19:26:25 INFO  : Registering command handlers for Vitis TCF services
19:26:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\temp_xsdb_launch_script.tcl
19:26:27 INFO  : Platform repository initialization has completed.
19:26:28 INFO  : XSCT server has started successfully.
19:26:28 INFO  : plnx-install-location is set to ''
19:26:28 INFO  : Successfully done setting XSCT server connection channel  
19:26:28 INFO  : Successfully done setting workspace for the tool. 
19:26:28 INFO  : Successfully done query RDI_DATADIR 
19:29:46 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:29:46 INFO  : Result from executing command 'getPlatforms': 
19:29:46 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
19:29:48 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
19:30:17 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:30:17 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:30:17 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
19:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:27 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
19:30:27 INFO  : 'jtag frequency' command is executed.
19:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
19:30:29 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
19:30:30 INFO  : Context for processor 'microblaze_0' is selected.
19:30:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:30:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:30:30 INFO  : Context for processor 'microblaze_0' is selected.
19:30:30 INFO  : System reset is completed.
19:30:33 INFO  : 'after 3000' command is executed.
19:30:33 INFO  : Context for processor 'microblaze_0' is selected.
19:30:33 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
19:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

19:30:34 INFO  : Context for processor 'microblaze_0' is selected.
19:30:34 INFO  : 'con' command is executed.
19:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:30:34 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
19:32:57 INFO  : Successfully done sdx_reload_mss "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss"
19:56:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:56:12 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:56:12 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
19:56:25 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:04:32 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:05:03 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:06:07 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:06:40 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:06:48 INFO  : Disconnected from the channel tcfchan#2.
20:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:49 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:06:49 INFO  : 'jtag frequency' command is executed.
20:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:06:52 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:06:52 INFO  : Context for processor 'microblaze_0' is selected.
20:06:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:06:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:06:52 INFO  : Context for processor 'microblaze_0' is selected.
20:06:52 INFO  : System reset is completed.
20:06:55 INFO  : 'after 3000' command is executed.
20:06:55 INFO  : Context for processor 'microblaze_0' is selected.
20:06:55 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:06:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:06:55 INFO  : Context for processor 'microblaze_0' is selected.
20:06:55 INFO  : 'con' command is executed.
20:06:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:06:55 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:07:16 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:07:20 INFO  : Disconnected from the channel tcfchan#4.
20:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:21 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:07:21 INFO  : 'jtag frequency' command is executed.
20:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:07:23 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:07:23 INFO  : Context for processor 'microblaze_0' is selected.
20:07:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:07:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:07:23 INFO  : Context for processor 'microblaze_0' is selected.
20:07:23 INFO  : System reset is completed.
20:07:26 INFO  : 'after 3000' command is executed.
20:07:26 INFO  : Context for processor 'microblaze_0' is selected.
20:07:26 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:07:27 INFO  : Context for processor 'microblaze_0' is selected.
20:07:27 INFO  : 'con' command is executed.
20:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:07:27 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:07:41 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:07:42 INFO  : Disconnected from the channel tcfchan#5.
20:07:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:43 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:07:43 INFO  : 'jtag frequency' command is executed.
20:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:07:45 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:07:46 INFO  : Context for processor 'microblaze_0' is selected.
20:07:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:07:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:07:46 INFO  : Context for processor 'microblaze_0' is selected.
20:07:46 INFO  : System reset is completed.
20:07:49 INFO  : 'after 3000' command is executed.
20:07:49 INFO  : Context for processor 'microblaze_0' is selected.
20:07:49 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:07:49 INFO  : Context for processor 'microblaze_0' is selected.
20:07:49 INFO  : 'con' command is executed.
20:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:07:49 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:09:10 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:09:12 INFO  : Disconnected from the channel tcfchan#6.
20:09:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:13 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:09:13 INFO  : 'jtag frequency' command is executed.
20:09:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:09:15 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:09:15 INFO  : Context for processor 'microblaze_0' is selected.
20:09:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:09:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:09:15 INFO  : Context for processor 'microblaze_0' is selected.
20:09:15 INFO  : System reset is completed.
20:09:18 INFO  : 'after 3000' command is executed.
20:09:18 INFO  : Context for processor 'microblaze_0' is selected.
20:09:18 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:09:18 INFO  : Context for processor 'microblaze_0' is selected.
20:09:18 INFO  : 'con' command is executed.
20:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:09:18 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:09:53 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:09:56 INFO  : Disconnected from the channel tcfchan#7.
20:09:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:57 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:09:57 INFO  : 'jtag frequency' command is executed.
20:09:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:10:00 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:10:00 INFO  : Context for processor 'microblaze_0' is selected.
20:10:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:10:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:10:00 INFO  : Context for processor 'microblaze_0' is selected.
20:10:00 INFO  : System reset is completed.
20:10:03 INFO  : 'after 3000' command is executed.
20:10:03 INFO  : Context for processor 'microblaze_0' is selected.
20:10:03 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:10:03 INFO  : Context for processor 'microblaze_0' is selected.
20:10:03 INFO  : 'con' command is executed.
20:10:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:10:03 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:11:17 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:11:20 INFO  : Disconnected from the channel tcfchan#8.
20:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:21 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:11:21 INFO  : 'jtag frequency' command is executed.
20:11:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:11:23 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:11:23 INFO  : Context for processor 'microblaze_0' is selected.
20:11:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:11:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:11:23 INFO  : Context for processor 'microblaze_0' is selected.
20:11:23 INFO  : System reset is completed.
20:11:26 INFO  : 'after 3000' command is executed.
20:11:27 INFO  : Context for processor 'microblaze_0' is selected.
20:11:27 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:11:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:11:27 INFO  : Context for processor 'microblaze_0' is selected.
20:11:27 INFO  : 'con' command is executed.
20:11:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:11:27 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:12:45 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:12:46 INFO  : Disconnected from the channel tcfchan#9.
20:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:47 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:12:47 INFO  : 'jtag frequency' command is executed.
20:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:12:50 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:12:50 INFO  : Context for processor 'microblaze_0' is selected.
20:12:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:12:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:12:50 INFO  : Context for processor 'microblaze_0' is selected.
20:12:50 INFO  : System reset is completed.
20:12:53 INFO  : 'after 3000' command is executed.
20:12:53 INFO  : Context for processor 'microblaze_0' is selected.
20:12:53 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:12:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:12:53 INFO  : Context for processor 'microblaze_0' is selected.
20:12:53 INFO  : 'con' command is executed.
20:12:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:12:53 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:13:04 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:13:06 INFO  : Disconnected from the channel tcfchan#10.
20:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:07 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:13:07 INFO  : 'jtag frequency' command is executed.
20:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:13:09 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:13:09 INFO  : Context for processor 'microblaze_0' is selected.
20:13:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:13:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:13:09 INFO  : Context for processor 'microblaze_0' is selected.
20:13:09 INFO  : System reset is completed.
20:13:12 INFO  : 'after 3000' command is executed.
20:13:12 INFO  : Context for processor 'microblaze_0' is selected.
20:13:12 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:13:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:13:12 INFO  : Context for processor 'microblaze_0' is selected.
20:13:13 INFO  : 'con' command is executed.
20:13:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:13:13 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:14:12 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:14:23 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:14:26 INFO  : Disconnected from the channel tcfchan#11.
20:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:27 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:14:27 INFO  : 'jtag frequency' command is executed.
20:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:14:29 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:14:29 INFO  : Context for processor 'microblaze_0' is selected.
20:14:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:14:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:14:29 INFO  : Context for processor 'microblaze_0' is selected.
20:14:29 INFO  : System reset is completed.
20:14:32 INFO  : 'after 3000' command is executed.
20:14:32 INFO  : Context for processor 'microblaze_0' is selected.
20:14:33 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:14:33 INFO  : Context for processor 'microblaze_0' is selected.
20:14:33 INFO  : 'con' command is executed.
20:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:14:33 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:16:02 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:16:04 INFO  : Disconnected from the channel tcfchan#12.
20:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:06 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:16:06 INFO  : 'jtag frequency' command is executed.
20:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:16:08 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:16:08 INFO  : Context for processor 'microblaze_0' is selected.
20:16:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:16:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:16:08 INFO  : Context for processor 'microblaze_0' is selected.
20:16:08 INFO  : System reset is completed.
20:16:11 INFO  : 'after 3000' command is executed.
20:16:11 INFO  : Context for processor 'microblaze_0' is selected.
20:16:11 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:16:11 INFO  : Context for processor 'microblaze_0' is selected.
20:16:11 INFO  : 'con' command is executed.
20:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:16:11 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:16:33 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:16:34 INFO  : Disconnected from the channel tcfchan#13.
20:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:35 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:16:35 INFO  : 'jtag frequency' command is executed.
20:16:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:16:37 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:16:37 INFO  : Context for processor 'microblaze_0' is selected.
20:16:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:16:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:16:37 INFO  : Context for processor 'microblaze_0' is selected.
20:16:37 INFO  : System reset is completed.
20:16:40 INFO  : 'after 3000' command is executed.
20:16:40 INFO  : Context for processor 'microblaze_0' is selected.
20:16:40 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:16:40 INFO  : Context for processor 'microblaze_0' is selected.
20:16:41 INFO  : 'con' command is executed.
20:16:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:16:41 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:17:09 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:17:15 INFO  : Disconnected from the channel tcfchan#14.
20:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:17:17 INFO  : 'jtag frequency' command is executed.
20:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:17:19 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:17:19 INFO  : Context for processor 'microblaze_0' is selected.
20:17:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:17:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:17:19 INFO  : Context for processor 'microblaze_0' is selected.
20:17:19 INFO  : System reset is completed.
20:17:22 INFO  : 'after 3000' command is executed.
20:17:22 INFO  : Context for processor 'microblaze_0' is selected.
20:17:22 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:17:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:17:22 INFO  : Context for processor 'microblaze_0' is selected.
20:17:22 INFO  : 'con' command is executed.
20:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:17:22 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:17:34 INFO  : Disconnected from the channel tcfchan#15.
20:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:35 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:17:35 INFO  : 'jtag frequency' command is executed.
20:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:17:38 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:17:38 INFO  : Context for processor 'microblaze_0' is selected.
20:17:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:17:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:17:38 INFO  : Context for processor 'microblaze_0' is selected.
20:17:38 INFO  : System reset is completed.
20:17:41 INFO  : 'after 3000' command is executed.
20:17:41 INFO  : Context for processor 'microblaze_0' is selected.
20:17:41 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:17:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:17:41 INFO  : Context for processor 'microblaze_0' is selected.
20:17:41 INFO  : 'con' command is executed.
20:17:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:17:41 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:18:40 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:18:50 INFO  : Disconnected from the channel tcfchan#16.
20:18:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:51 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:18:51 INFO  : 'jtag frequency' command is executed.
20:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:18:53 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:18:53 INFO  : Context for processor 'microblaze_0' is selected.
20:18:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:18:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:18:53 INFO  : Context for processor 'microblaze_0' is selected.
20:18:53 INFO  : System reset is completed.
20:18:56 INFO  : 'after 3000' command is executed.
20:18:56 INFO  : Context for processor 'microblaze_0' is selected.
20:18:56 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:18:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:18:56 INFO  : Context for processor 'microblaze_0' is selected.
20:18:57 INFO  : 'con' command is executed.
20:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:18:57 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:20:39 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:20:41 INFO  : Disconnected from the channel tcfchan#17.
20:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:42 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:20:42 INFO  : 'jtag frequency' command is executed.
20:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:20:44 ERROR : 'fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
20:20:44 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
20:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:20:44 ERROR : 'fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
20:20:53 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:21:05 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:11 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:21:11 INFO  : 'jtag frequency' command is executed.
20:21:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:21:13 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:21:13 INFO  : Context for processor 'microblaze_0' is selected.
20:21:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:21:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:21:13 INFO  : Context for processor 'microblaze_0' is selected.
20:21:13 INFO  : System reset is completed.
20:21:16 INFO  : 'after 3000' command is executed.
20:21:16 INFO  : Context for processor 'microblaze_0' is selected.
20:21:16 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:21:16 INFO  : Context for processor 'microblaze_0' is selected.
20:21:16 INFO  : 'con' command is executed.
20:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:21:16 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:24:10 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:24:11 INFO  : Disconnected from the channel tcfchan#18.
20:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:12 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:24:12 INFO  : 'jtag frequency' command is executed.
20:24:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:24:15 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:24:15 INFO  : Context for processor 'microblaze_0' is selected.
20:24:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:24:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:24:15 INFO  : Context for processor 'microblaze_0' is selected.
20:24:15 INFO  : System reset is completed.
20:24:18 INFO  : 'after 3000' command is executed.
20:24:18 INFO  : Context for processor 'microblaze_0' is selected.
20:24:18 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:24:18 INFO  : Context for processor 'microblaze_0' is selected.
20:24:18 INFO  : 'con' command is executed.
20:24:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:24:18 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:24:59 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:25:23 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:25:41 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:25:43 INFO  : Disconnected from the channel tcfchan#19.
20:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:44 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:25:44 INFO  : 'jtag frequency' command is executed.
20:25:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:25:47 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:25:47 INFO  : Context for processor 'microblaze_0' is selected.
20:25:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:25:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:25:47 INFO  : Context for processor 'microblaze_0' is selected.
20:25:47 INFO  : System reset is completed.
20:25:50 INFO  : 'after 3000' command is executed.
20:25:50 INFO  : Context for processor 'microblaze_0' is selected.
20:25:50 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:25:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:25:50 INFO  : Context for processor 'microblaze_0' is selected.
20:25:50 INFO  : 'con' command is executed.
20:25:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:25:50 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:28:15 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:28:17 INFO  : Disconnected from the channel tcfchan#20.
20:28:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:18 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:28:18 INFO  : 'jtag frequency' command is executed.
20:28:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:28:20 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:28:20 INFO  : Context for processor 'microblaze_0' is selected.
20:28:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:28:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:28:20 INFO  : Context for processor 'microblaze_0' is selected.
20:28:20 INFO  : System reset is completed.
20:28:23 INFO  : 'after 3000' command is executed.
20:28:23 INFO  : Context for processor 'microblaze_0' is selected.
20:28:23 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:28:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:28:23 INFO  : Context for processor 'microblaze_0' is selected.
20:28:24 INFO  : 'con' command is executed.
20:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:28:24 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:31:40 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:31:55 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:31:58 INFO  : Disconnected from the channel tcfchan#21.
20:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:59 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:31:59 INFO  : 'jtag frequency' command is executed.
20:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:32:02 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:32:02 INFO  : Context for processor 'microblaze_0' is selected.
20:32:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:32:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:32:02 INFO  : Context for processor 'microblaze_0' is selected.
20:32:02 INFO  : System reset is completed.
20:32:05 INFO  : 'after 3000' command is executed.
20:32:05 INFO  : Context for processor 'microblaze_0' is selected.
20:32:05 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:32:05 INFO  : Context for processor 'microblaze_0' is selected.
20:32:05 INFO  : 'con' command is executed.
20:32:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:32:05 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:32:53 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:32:56 INFO  : Disconnected from the channel tcfchan#22.
20:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:57 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:32:57 INFO  : 'jtag frequency' command is executed.
20:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:33:00 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:33:00 INFO  : Context for processor 'microblaze_0' is selected.
20:33:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:33:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:33:00 INFO  : Context for processor 'microblaze_0' is selected.
20:33:00 INFO  : System reset is completed.
20:33:03 INFO  : 'after 3000' command is executed.
20:33:03 INFO  : Context for processor 'microblaze_0' is selected.
20:33:03 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:33:03 INFO  : Context for processor 'microblaze_0' is selected.
20:33:03 INFO  : 'con' command is executed.
20:33:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:33:03 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:34:22 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:34:26 INFO  : Disconnected from the channel tcfchan#23.
20:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:27 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:34:27 INFO  : 'jtag frequency' command is executed.
20:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:34:29 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:34:30 INFO  : Context for processor 'microblaze_0' is selected.
20:34:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:34:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:34:30 INFO  : Context for processor 'microblaze_0' is selected.
20:34:30 INFO  : System reset is completed.
20:34:33 INFO  : 'after 3000' command is executed.
20:34:33 INFO  : Context for processor 'microblaze_0' is selected.
20:34:33 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:34:33 INFO  : Context for processor 'microblaze_0' is selected.
20:34:33 INFO  : 'con' command is executed.
20:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:34:33 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:35:15 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:35:17 INFO  : Disconnected from the channel tcfchan#24.
20:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:19 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:35:19 INFO  : 'jtag frequency' command is executed.
20:35:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:35:21 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:35:21 INFO  : Context for processor 'microblaze_0' is selected.
20:35:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:35:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:35:21 INFO  : Context for processor 'microblaze_0' is selected.
20:35:21 INFO  : System reset is completed.
20:35:24 INFO  : 'after 3000' command is executed.
20:35:24 INFO  : Context for processor 'microblaze_0' is selected.
20:35:24 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:35:24 INFO  : Context for processor 'microblaze_0' is selected.
20:35:24 INFO  : 'con' command is executed.
20:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:35:24 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:35:53 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:35:55 INFO  : Disconnected from the channel tcfchan#25.
20:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:56 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:35:56 INFO  : 'jtag frequency' command is executed.
20:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:35:58 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:35:58 INFO  : Context for processor 'microblaze_0' is selected.
20:35:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:35:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:35:58 INFO  : Context for processor 'microblaze_0' is selected.
20:35:58 INFO  : System reset is completed.
20:36:01 INFO  : 'after 3000' command is executed.
20:36:01 INFO  : Context for processor 'microblaze_0' is selected.
20:36:01 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:36:01 INFO  : Context for processor 'microblaze_0' is selected.
20:36:02 INFO  : 'con' command is executed.
20:36:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:36:02 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:36:56 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:38:18 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:43:14 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:43:18 INFO  : Disconnected from the channel tcfchan#26.
20:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:19 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:43:19 INFO  : 'jtag frequency' command is executed.
20:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:43:22 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:43:22 INFO  : Context for processor 'microblaze_0' is selected.
20:43:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:43:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:43:22 INFO  : Context for processor 'microblaze_0' is selected.
20:43:22 INFO  : System reset is completed.
20:43:25 INFO  : 'after 3000' command is executed.
20:43:25 INFO  : Context for processor 'microblaze_0' is selected.
20:43:25 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:43:25 INFO  : Context for processor 'microblaze_0' is selected.
20:43:25 INFO  : 'con' command is executed.
20:43:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:43:25 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:44:11 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:44:38 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:45:31 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:46:27 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:46:29 INFO  : Disconnected from the channel tcfchan#27.
20:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:30 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:46:30 INFO  : 'jtag frequency' command is executed.
20:46:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:46:32 ERROR : 'fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
20:46:32 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
20:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:46:32 ERROR : 'fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
20:46:41 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:46:50 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:54 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:46:54 INFO  : 'jtag frequency' command is executed.
20:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:46:56 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:46:56 INFO  : Context for processor 'microblaze_0' is selected.
20:46:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:46:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:46:56 INFO  : Context for processor 'microblaze_0' is selected.
20:46:56 INFO  : System reset is completed.
20:46:59 INFO  : 'after 3000' command is executed.
20:46:59 INFO  : Context for processor 'microblaze_0' is selected.
20:46:59 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:47:00 INFO  : Context for processor 'microblaze_0' is selected.
20:47:00 INFO  : 'con' command is executed.
20:47:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:47:00 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:48:11 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:48:15 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:48:18 INFO  : Disconnected from the channel tcfchan#28.
20:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:19 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:48:19 INFO  : 'jtag frequency' command is executed.
20:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:48:21 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:48:21 INFO  : Context for processor 'microblaze_0' is selected.
20:48:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:48:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:48:21 INFO  : Context for processor 'microblaze_0' is selected.
20:48:21 INFO  : System reset is completed.
20:48:24 INFO  : 'after 3000' command is executed.
20:48:24 INFO  : Context for processor 'microblaze_0' is selected.
20:48:25 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:48:25 INFO  : Context for processor 'microblaze_0' is selected.
20:48:25 INFO  : 'con' command is executed.
20:48:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:48:25 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
20:50:48 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:51:06 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:51:20 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
20:51:21 INFO  : Disconnected from the channel tcfchan#29.
20:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:22 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
20:51:22 INFO  : 'jtag frequency' command is executed.
20:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
20:51:24 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
20:51:25 INFO  : Context for processor 'microblaze_0' is selected.
20:51:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:51:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:51:25 INFO  : Context for processor 'microblaze_0' is selected.
20:51:25 INFO  : System reset is completed.
20:51:28 INFO  : 'after 3000' command is executed.
20:51:28 INFO  : Context for processor 'microblaze_0' is selected.
20:51:28 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
20:51:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

20:51:28 INFO  : Context for processor 'microblaze_0' is selected.
20:51:28 INFO  : 'con' command is executed.
20:51:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:51:28 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:08:25 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:08:29 INFO  : Disconnected from the channel tcfchan#30.
21:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:30 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:08:30 INFO  : 'jtag frequency' command is executed.
21:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:08:33 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:08:33 INFO  : Context for processor 'microblaze_0' is selected.
21:08:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:08:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:08:33 INFO  : Context for processor 'microblaze_0' is selected.
21:08:33 INFO  : System reset is completed.
21:08:36 INFO  : 'after 3000' command is executed.
21:08:36 INFO  : Context for processor 'microblaze_0' is selected.
21:08:36 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:08:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:08:36 INFO  : Context for processor 'microblaze_0' is selected.
21:08:36 INFO  : 'con' command is executed.
21:08:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:08:36 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:08:50 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:08:52 INFO  : Disconnected from the channel tcfchan#31.
21:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:53 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:08:53 INFO  : 'jtag frequency' command is executed.
21:08:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:08:56 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:08:56 INFO  : Context for processor 'microblaze_0' is selected.
21:08:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:08:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:08:56 INFO  : Context for processor 'microblaze_0' is selected.
21:08:56 INFO  : System reset is completed.
21:08:59 INFO  : 'after 3000' command is executed.
21:08:59 INFO  : Context for processor 'microblaze_0' is selected.
21:08:59 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:08:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:08:59 INFO  : Context for processor 'microblaze_0' is selected.
21:08:59 INFO  : 'con' command is executed.
21:08:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:08:59 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:09:24 INFO  : Successfully done sdx_reload_mss "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss"
21:09:37 INFO  : Successfully done sdx_reload_mss "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss"
21:09:37 INFO  : No changes in MSS file content so sources will not be generated.
21:13:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:13:55 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:13:55 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:13:57 INFO  : Disconnected from the channel tcfchan#32.
21:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:58 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:13:58 INFO  : 'jtag frequency' command is executed.
21:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:14:00 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:14:00 INFO  : Context for processor 'microblaze_0' is selected.
21:14:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:14:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:14:00 INFO  : Context for processor 'microblaze_0' is selected.
21:14:00 INFO  : System reset is completed.
21:14:03 INFO  : 'after 3000' command is executed.
21:14:03 INFO  : Context for processor 'microblaze_0' is selected.
21:14:03 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:14:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:14:03 INFO  : Context for processor 'microblaze_0' is selected.
21:14:03 INFO  : 'con' command is executed.
21:14:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:14:03 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:17:27 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:17:30 INFO  : Disconnected from the channel tcfchan#34.
21:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:31 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:17:31 INFO  : 'jtag frequency' command is executed.
21:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:17:33 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:17:33 INFO  : Context for processor 'microblaze_0' is selected.
21:17:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:17:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:17:33 INFO  : Context for processor 'microblaze_0' is selected.
21:17:33 INFO  : System reset is completed.
21:17:36 INFO  : 'after 3000' command is executed.
21:17:36 INFO  : Context for processor 'microblaze_0' is selected.
21:17:36 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:17:36 INFO  : Context for processor 'microblaze_0' is selected.
21:17:36 INFO  : 'con' command is executed.
21:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:17:36 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:20:15 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:20:17 INFO  : Disconnected from the channel tcfchan#35.
21:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:18 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:20:18 INFO  : 'jtag frequency' command is executed.
21:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:20:20 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:20:21 INFO  : Context for processor 'microblaze_0' is selected.
21:20:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:20:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:20:21 INFO  : Context for processor 'microblaze_0' is selected.
21:20:21 INFO  : System reset is completed.
21:20:24 INFO  : 'after 3000' command is executed.
21:20:24 INFO  : Context for processor 'microblaze_0' is selected.
21:20:24 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:20:24 INFO  : Context for processor 'microblaze_0' is selected.
21:20:24 INFO  : 'con' command is executed.
21:20:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:20:24 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:22:40 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:22:57 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:23:02 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:23:07 INFO  : Disconnected from the channel tcfchan#36.
21:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:08 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:23:08 INFO  : 'jtag frequency' command is executed.
21:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:23:10 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:23:10 INFO  : Context for processor 'microblaze_0' is selected.
21:23:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:23:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:23:10 INFO  : Context for processor 'microblaze_0' is selected.
21:23:10 INFO  : System reset is completed.
21:23:13 INFO  : 'after 3000' command is executed.
21:23:13 INFO  : Context for processor 'microblaze_0' is selected.
21:23:13 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:23:13 INFO  : Context for processor 'microblaze_0' is selected.
21:23:13 INFO  : 'con' command is executed.
21:23:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:23:13 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:26:05 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:26:08 INFO  : Disconnected from the channel tcfchan#37.
21:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:09 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:26:09 INFO  : 'jtag frequency' command is executed.
21:26:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:26:11 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:26:11 INFO  : Context for processor 'microblaze_0' is selected.
21:26:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:26:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:26:11 INFO  : Context for processor 'microblaze_0' is selected.
21:26:11 INFO  : System reset is completed.
21:26:14 INFO  : 'after 3000' command is executed.
21:26:14 INFO  : Context for processor 'microblaze_0' is selected.
21:26:14 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:26:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:26:14 INFO  : Context for processor 'microblaze_0' is selected.
21:26:14 INFO  : 'con' command is executed.
21:26:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:26:14 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:27:13 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:27:16 INFO  : Disconnected from the channel tcfchan#38.
21:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:27:17 INFO  : 'jtag frequency' command is executed.
21:27:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:27:19 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:27:19 INFO  : Context for processor 'microblaze_0' is selected.
21:27:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:27:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:27:19 INFO  : Context for processor 'microblaze_0' is selected.
21:27:19 INFO  : System reset is completed.
21:27:22 INFO  : 'after 3000' command is executed.
21:27:22 INFO  : Context for processor 'microblaze_0' is selected.
21:27:22 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:27:22 INFO  : Context for processor 'microblaze_0' is selected.
21:27:22 INFO  : 'con' command is executed.
21:27:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:27:22 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:27:50 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:27:55 INFO  : Disconnected from the channel tcfchan#39.
21:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:56 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:27:56 INFO  : 'jtag frequency' command is executed.
21:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:27:59 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:27:59 INFO  : Context for processor 'microblaze_0' is selected.
21:27:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:27:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:27:59 INFO  : Context for processor 'microblaze_0' is selected.
21:27:59 INFO  : System reset is completed.
21:28:02 INFO  : 'after 3000' command is executed.
21:28:02 INFO  : Context for processor 'microblaze_0' is selected.
21:28:02 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:28:02 INFO  : Context for processor 'microblaze_0' is selected.
21:28:02 INFO  : 'con' command is executed.
21:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:28:02 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:29:02 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:29:04 INFO  : Disconnected from the channel tcfchan#40.
21:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:05 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:29:05 INFO  : 'jtag frequency' command is executed.
21:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:29:07 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:29:07 INFO  : Context for processor 'microblaze_0' is selected.
21:29:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:29:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:29:07 INFO  : Context for processor 'microblaze_0' is selected.
21:29:07 INFO  : System reset is completed.
21:29:10 INFO  : 'after 3000' command is executed.
21:29:10 INFO  : Context for processor 'microblaze_0' is selected.
21:29:10 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:29:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:29:11 INFO  : Context for processor 'microblaze_0' is selected.
21:29:11 INFO  : 'con' command is executed.
21:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:29:11 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:30:49 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:30:51 INFO  : Disconnected from the channel tcfchan#41.
21:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:52 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:30:52 INFO  : 'jtag frequency' command is executed.
21:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:30:54 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:30:54 INFO  : Context for processor 'microblaze_0' is selected.
21:30:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:30:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:30:54 INFO  : Context for processor 'microblaze_0' is selected.
21:30:54 INFO  : System reset is completed.
21:30:57 INFO  : 'after 3000' command is executed.
21:30:57 INFO  : Context for processor 'microblaze_0' is selected.
21:30:57 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:30:57 INFO  : Context for processor 'microblaze_0' is selected.
21:30:57 INFO  : 'con' command is executed.
21:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:30:57 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:31:37 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:31:39 INFO  : Disconnected from the channel tcfchan#42.
21:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:31:40 INFO  : 'jtag frequency' command is executed.
21:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:31:43 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:31:43 INFO  : Context for processor 'microblaze_0' is selected.
21:31:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:31:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:31:43 INFO  : Context for processor 'microblaze_0' is selected.
21:31:43 INFO  : System reset is completed.
21:31:46 INFO  : 'after 3000' command is executed.
21:31:46 INFO  : Context for processor 'microblaze_0' is selected.
21:31:46 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:31:46 INFO  : Context for processor 'microblaze_0' is selected.
21:31:46 INFO  : 'con' command is executed.
21:31:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:31:46 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:34:00 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:34:02 INFO  : Disconnected from the channel tcfchan#43.
21:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:03 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:34:03 INFO  : 'jtag frequency' command is executed.
21:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:34:05 ERROR : 'fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
21:34:05 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
21:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:34:05 ERROR : 'fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
21:34:14 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:34:17 INFO  : 'jtag frequency' command is executed.
21:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:34:19 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:34:19 INFO  : Context for processor 'microblaze_0' is selected.
21:34:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:34:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:34:19 INFO  : Context for processor 'microblaze_0' is selected.
21:34:19 INFO  : System reset is completed.
21:34:22 INFO  : 'after 3000' command is executed.
21:34:22 INFO  : Context for processor 'microblaze_0' is selected.
21:34:22 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:34:23 INFO  : Context for processor 'microblaze_0' is selected.
21:34:23 INFO  : 'con' command is executed.
21:34:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:34:23 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:40:16 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:40:26 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:40:51 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:41:07 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:41:38 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:41:43 INFO  : Disconnected from the channel tcfchan#44.
21:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:44 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:41:44 INFO  : 'jtag frequency' command is executed.
21:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:41:47 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:41:47 INFO  : Context for processor 'microblaze_0' is selected.
21:41:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:41:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:41:47 INFO  : Context for processor 'microblaze_0' is selected.
21:41:47 INFO  : System reset is completed.
21:41:50 INFO  : 'after 3000' command is executed.
21:41:50 INFO  : Context for processor 'microblaze_0' is selected.
21:41:50 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:41:50 INFO  : Context for processor 'microblaze_0' is selected.
21:41:50 INFO  : 'con' command is executed.
21:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:41:50 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:43:22 INFO  : Disconnected from the channel tcfchan#45.
21:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:23 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:43:23 INFO  : 'jtag frequency' command is executed.
21:43:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:43:25 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:43:25 INFO  : Context for processor 'microblaze_0' is selected.
21:43:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:43:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:43:25 INFO  : Context for processor 'microblaze_0' is selected.
21:43:25 INFO  : System reset is completed.
21:43:28 INFO  : 'after 3000' command is executed.
21:43:28 INFO  : Context for processor 'microblaze_0' is selected.
21:43:29 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:43:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:43:29 INFO  : Context for processor 'microblaze_0' is selected.
21:43:29 INFO  : 'con' command is executed.
21:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:43:29 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
21:46:43 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:52:55 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:53:03 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:53:30 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:54:16 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:54:33 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:54:50 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
21:55:00 INFO  : Disconnected from the channel tcfchan#46.
21:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:01 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
21:55:01 INFO  : 'jtag frequency' command is executed.
21:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
21:55:04 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
21:55:04 INFO  : Context for processor 'microblaze_0' is selected.
21:55:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:55:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:55:04 INFO  : Context for processor 'microblaze_0' is selected.
21:55:04 INFO  : System reset is completed.
21:55:07 INFO  : 'after 3000' command is executed.
21:55:07 INFO  : Context for processor 'microblaze_0' is selected.
21:55:07 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
21:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

21:55:07 INFO  : Context for processor 'microblaze_0' is selected.
21:55:07 INFO  : 'con' command is executed.
21:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:55:07 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
22:03:32 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
22:04:07 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
22:04:24 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
22:04:29 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
22:04:31 INFO  : Disconnected from the channel tcfchan#47.
22:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:32 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
22:04:32 INFO  : 'jtag frequency' command is executed.
22:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
22:04:35 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
22:04:35 INFO  : Context for processor 'microblaze_0' is selected.
22:04:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:04:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:04:35 INFO  : Context for processor 'microblaze_0' is selected.
22:04:35 INFO  : System reset is completed.
22:04:38 INFO  : 'after 3000' command is executed.
22:04:38 INFO  : Context for processor 'microblaze_0' is selected.
22:04:38 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
22:04:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

22:04:38 INFO  : Context for processor 'microblaze_0' is selected.
22:04:38 INFO  : 'con' command is executed.
22:04:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:04:38 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
22:05:41 INFO  : Disconnected from the channel tcfchan#48.
22:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:42 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
22:05:42 INFO  : 'jtag frequency' command is executed.
22:05:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
22:05:44 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
22:05:44 INFO  : Context for processor 'microblaze_0' is selected.
22:05:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:05:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:05:44 INFO  : Context for processor 'microblaze_0' is selected.
22:05:44 INFO  : System reset is completed.
22:05:47 INFO  : 'after 3000' command is executed.
22:05:47 INFO  : Context for processor 'microblaze_0' is selected.
22:05:47 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
22:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

22:05:47 INFO  : Context for processor 'microblaze_0' is selected.
22:05:47 INFO  : 'con' command is executed.
22:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:05:47 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
22:06:18 INFO  : Disconnected from the channel tcfchan#49.
22:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:19 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
22:06:19 INFO  : 'jtag frequency' command is executed.
22:06:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
22:06:21 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
22:06:22 INFO  : Context for processor 'microblaze_0' is selected.
22:06:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:06:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:06:22 INFO  : Context for processor 'microblaze_0' is selected.
22:06:22 INFO  : System reset is completed.
22:06:25 INFO  : 'after 3000' command is executed.
22:06:25 INFO  : Context for processor 'microblaze_0' is selected.
22:06:25 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
22:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

22:06:25 INFO  : Context for processor 'microblaze_0' is selected.
22:06:25 INFO  : 'con' command is executed.
22:06:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:06:25 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
22:06:33 INFO  : Disconnected from the channel tcfchan#50.
22:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:34 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
22:06:34 INFO  : 'jtag frequency' command is executed.
22:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
22:06:37 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
22:06:37 INFO  : Context for processor 'microblaze_0' is selected.
22:06:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:06:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:06:37 INFO  : Context for processor 'microblaze_0' is selected.
22:06:37 INFO  : System reset is completed.
22:06:40 INFO  : 'after 3000' command is executed.
22:06:40 INFO  : Context for processor 'microblaze_0' is selected.
22:06:40 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
22:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

22:06:40 INFO  : Context for processor 'microblaze_0' is selected.
22:06:40 INFO  : 'con' command is executed.
22:06:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:06:40 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
22:09:32 INFO  : Checking for BSP changes to sync application flags for project 'ucp_app'...
22:09:34 INFO  : Disconnected from the channel tcfchan#51.
22:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:35 INFO  : Jtag cable 'Digilent Nexys4DDR 210292A6EFB1A' is selected.
22:09:35 INFO  : 'jtag frequency' command is executed.
22:09:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}' command is executed.
22:09:37 INFO  : FPGA configured successfully with bitstream "C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit"
22:09:37 INFO  : Context for processor 'microblaze_0' is selected.
22:09:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:09:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:09:37 INFO  : Context for processor 'microblaze_0' is selected.
22:09:37 INFO  : System reset is completed.
22:09:40 INFO  : 'after 3000' command is executed.
22:09:40 INFO  : Context for processor 'microblaze_0' is selected.
22:09:40 INFO  : The application 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf' is downloaded to processor 'microblaze_0'.
22:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A6EFB1A" && level==0 && jtag_device_ctx=="jsn-Nexys4DDR-210292A6EFB1A-13631093-0"}
fpga -file C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/vitis/ucp_app/Debug/ucp_app.elf
----------------End of Script----------------

22:09:40 INFO  : Context for processor 'microblaze_0' is selected.
22:09:41 INFO  : 'con' command is executed.
22:09:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:09:41 INFO  : Launch script is exported to file 'C:\Users\alise\Desktop\VIVADO\PROJECTS\UART_COMMAND_PARSER\vitis\.sdk\launch_scripts\single_application_debug\debugger_ucp_app-default.tcl'
22:17:34 INFO  : Disconnected from the channel tcfchan#52.
