# compile verilog/system verilog design source files
verilog xil_defaultlib  "lab4_toptb_time_impl.v"
verilog xil_defaultlib  "../../../../project_4.srcs/sources_1/new/lfsr.v"
verilog xil_defaultlib  "../../../../project_4.srcs/sim_1/new/lab4_toptb.v"

# Do not sort compile order
nosort
