#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f9d5bb04080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f9d5bb041f0 .scope module, "image_audio_splitter_tb" "image_audio_splitter_tb" 3 3;
 .timescale 0 0;
v0x600001cecb40_0 .net "addr", 23 0, v0x600001cec3f0_0;  1 drivers
v0x600001cecbd0_0 .net "addr_axiov", 0 0, v0x600001cec480_0;  1 drivers
v0x600001cecc60_0 .net "audio", 7 0, v0x600001cec510_0;  1 drivers
v0x600001ceccf0_0 .net "audio_axiov", 0 0, v0x600001cec5a0_0;  1 drivers
v0x600001cecd80_0 .var "axiid", 1 0;
v0x600001cece10_0 .var "axiiv", 0 0;
v0x600001cecea0_0 .var "clk", 0 0;
v0x600001cecf30_0 .net "pixel", 7 0, v0x600001cec900_0;  1 drivers
v0x600001cecfc0_0 .net "pixel_axiov", 0 0, v0x600001cec990_0;  1 drivers
v0x600001ced050_0 .var "rst", 0 0;
S_0x7f9d5bb04360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 51, 3 51 0, S_0x7f9d5bb041f0;
 .timescale 0 0;
v0x600001cec000_0 .var/2s "i", 31 0;
S_0x7f9d5bb044d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 58, 3 58 0, S_0x7f9d5bb041f0;
 .timescale 0 0;
v0x600001cec090_0 .var/2s "i", 31 0;
S_0x7f9d5bb04640 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 63, 3 63 0, S_0x7f9d5bb041f0;
 .timescale 0 0;
v0x600001cec120_0 .var/2s "i", 31 0;
S_0x7f9d5bb047b0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 76, 3 76 0, S_0x7f9d5bb041f0;
 .timescale 0 0;
v0x600001cec1b0_0 .var/2s "i", 31 0;
S_0x7f9d5bb04920 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 81, 3 81 0, S_0x7f9d5bb041f0;
 .timescale 0 0;
v0x600001cec240_0 .var/2s "i", 31 0;
S_0x7f9d5bb04a90 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 88, 3 88 0, S_0x7f9d5bb041f0;
 .timescale 0 0;
v0x600001cec2d0_0 .var/2s "i", 31 0;
S_0x7f9d5bb04c00 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 93, 3 93 0, S_0x7f9d5bb041f0;
 .timescale 0 0;
v0x600001cec360_0 .var/2s "i", 31 0;
S_0x7f9d5bb04d70 .scope module, "image_audio_splitter" "image_audio_splitter" 3 18, 4 4 0, S_0x7f9d5bb041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "addr_axiov";
    .port_info 5 /OUTPUT 1 "pixel_axiov";
    .port_info 6 /OUTPUT 1 "audio_axiov";
    .port_info 7 /OUTPUT 24 "addr";
    .port_info 8 /OUTPUT 8 "pixel";
    .port_info 9 /OUTPUT 8 "audio";
enum0x600001ce8000 .enum2/s (32)
   "Idle" 0,
   "RecieveAddr" 1,
   "RecievePixels" 2,
   "RecieveAudio" 3
 ;
v0x600001cec3f0_0 .var "addr", 23 0;
v0x600001cec480_0 .var "addr_axiov", 0 0;
v0x600001cec510_0 .var "audio", 7 0;
v0x600001cec5a0_0 .var "audio_axiov", 0 0;
v0x600001cec630_0 .net "axiid", 1 0, v0x600001cecd80_0;  1 drivers
v0x600001cec6c0_0 .net "axiiv", 0 0, v0x600001cece10_0;  1 drivers
v0x600001cec750_0 .var "byte_bit_counter", 2 0;
v0x600001cec7e0_0 .net "clk", 0 0, v0x600001cecea0_0;  1 drivers
v0x600001cec870_0 .var "output_counter", 8 0;
v0x600001cec900_0 .var "pixel", 7 0;
v0x600001cec990_0 .var "pixel_axiov", 0 0;
v0x600001ceca20_0 .net "rst", 0 0, v0x600001ced050_0;  1 drivers
v0x600001cecab0_0 .var "state", 1 0;
E_0x6000020e0270 .event posedge, v0x600001cec7e0_0;
    .scope S_0x7f9d5bb04d70;
T_0 ;
    %wait E_0x6000020e0270;
    %load/vec4 v0x600001ceca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001cecab0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600001cec870_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001cec750_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001cec3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001cec900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001cec510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cec480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cec990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cec5a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600001cec6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600001cec750_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001cec750_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x600001cec750_0;
    %addi 2, 0, 3;
    %assign/vec4 v0x600001cec750_0, 0;
T_0.5 ;
    %load/vec4 v0x600001cecab0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x600001cec870_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v0x600001cec630_0;
    %parti/s 1, 1, 2;
    %ix/load 5, 0, 0;
    %pushi/vec4 17, 0, 32;
    %load/vec4 v0x600001cec750_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x600001cec3f0_0, 4, 5;
    %load/vec4 v0x600001cec630_0;
    %parti/s 1, 0, 2;
    %ix/load 5, 0, 0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001cec750_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x600001cec3f0_0, 4, 5;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x600001cec870_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x600001cec630_0;
    %parti/s 1, 1, 2;
    %ix/load 5, 0, 0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x600001cec750_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x600001cec3f0_0, 4, 5;
    %load/vec4 v0x600001cec630_0;
    %parti/s 1, 0, 2;
    %ix/load 5, 0, 0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x600001cec750_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x600001cec3f0_0, 4, 5;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x600001cec870_0;
    %pad/u 32;
    %cmpi/u 22, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.14, 5;
    %load/vec4 v0x600001cec630_0;
    %parti/s 1, 1, 2;
    %ix/load 5, 0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x600001cec750_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x600001cec3f0_0, 4, 5;
    %load/vec4 v0x600001cec630_0;
    %parti/s 1, 0, 2;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x600001cec750_0;
    %assign/vec4/off/d v0x600001cec3f0_0, 4, 5;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %load/vec4 v0x600001cec870_0;
    %pad/u 32;
    %cmpi/u 22, 0, 32;
    %jmp/0xz  T_0.16, 5;
    %load/vec4 v0x600001cec870_0;
    %addi 2, 0, 9;
    %assign/vec4 v0x600001cec870_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001cec480_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600001cec870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001cecab0_0, 0;
T_0.17 ;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cec480_0, 0;
    %load/vec4 v0x600001cec750_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001cec990_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cec990_0, 0;
T_0.19 ;
    %load/vec4 v0x600001cec630_0;
    %load/vec4 v0x600001cec900_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001cec900_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cec480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cec990_0, 0;
    %load/vec4 v0x600001cec750_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001cec5a0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cec5a0_0, 0;
T_0.21 ;
    %load/vec4 v0x600001cec630_0;
    %load/vec4 v0x600001cec510_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001cec510_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001cecab0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600001cec870_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001cec750_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9d5bb041f0;
T_1 ;
    %delay 1316134912, 2328;
    %load/vec4 v0x600001cecea0_0;
    %nor/r;
    %store/vec4 v0x600001cecea0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9d5bb041f0;
T_2 ;
    %vpi_call/w 3 39 "$dumpfile", "obj/image_audio_splitter.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9d5bb041f0 {0 0 0};
    %vpi_call/w 3 41 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cecea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ced050_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ced050_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ced050_0, 0, 1;
    %delay 1316134912, 2328;
    %fork t_1, S_0x7f9d5bb04360;
    %jmp t_0;
    .scope S_0x7f9d5bb04360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cec000_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x600001cec000_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cece10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001cecd80_0, 0, 2;
    %delay 2632269824, 4656;
    %load/vec4 v0x600001cec000_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600001cec000_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x7f9d5bb041f0;
t_0 %join;
    %load/vec4 v0x600001cecbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x600001cecb40_0;
    %cmpi/ne 5592405, 0, 24;
    %flag_or 4, 8;
    %jmp/0xz  T_2.2, 4;
    %vpi_call/w 3 56 "$display", "Test1: Error in addr" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 57 "$display", "Test1: addr looks good!" {0 0 0};
T_2.3 ;
    %fork t_3, S_0x7f9d5bb044d0;
    %jmp t_2;
    .scope S_0x7f9d5bb044d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cec090_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x600001cec090_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cece10_0, 0, 1;
    %load/vec4 v0x600001cec090_0;
    %pad/s 2;
    %store/vec4 v0x600001cecd80_0, 0, 2;
    %delay 2632269824, 4656;
    %load/vec4 v0x600001cec090_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600001cec090_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0x7f9d5bb041f0;
t_2 %join;
    %fork t_5, S_0x7f9d5bb04640;
    %jmp t_4;
    .scope S_0x7f9d5bb04640;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cec120_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x600001cec120_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cece10_0, 0, 1;
    %load/vec4 v0x600001cec120_0;
    %pad/s 2;
    %store/vec4 v0x600001cecd80_0, 0, 2;
    %delay 2632269824, 4656;
    %load/vec4 v0x600001cec120_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600001cec120_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_0x7f9d5bb041f0;
t_4 %join;
    %load/vec4 v0x600001cecfc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x600001cecf30_0;
    %cmpi/ne 228, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_2.8, 4;
    %vpi_call/w 3 68 "$display", "Test2: Error in pixel" {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call/w 3 69 "$display", "Test2: pixel looks good!" {0 0 0};
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ced050_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ced050_0, 0, 1;
    %fork t_7, S_0x7f9d5bb047b0;
    %jmp t_6;
    .scope S_0x7f9d5bb047b0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cec1b0_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x600001cec1b0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cece10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001cecd80_0, 0, 2;
    %delay 2632269824, 4656;
    %load/vec4 v0x600001cec1b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600001cec1b0_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %end;
    .scope S_0x7f9d5bb041f0;
t_6 %join;
    %fork t_9, S_0x7f9d5bb04920;
    %jmp t_8;
    .scope S_0x7f9d5bb04920;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cec240_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x600001cec240_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cece10_0, 0, 1;
    %load/vec4 v0x600001cec240_0;
    %pad/s 2;
    %store/vec4 v0x600001cecd80_0, 0, 2;
    %delay 2632269824, 4656;
    %load/vec4 v0x600001cec240_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600001cec240_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %end;
    .scope S_0x7f9d5bb041f0;
t_8 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cece10_0, 0, 1;
    %delay 2632269824, 4656;
    %fork t_11, S_0x7f9d5bb04a90;
    %jmp t_10;
    .scope S_0x7f9d5bb04a90;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cec2d0_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x600001cec2d0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.15, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cece10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001cecd80_0, 0, 2;
    %delay 2632269824, 4656;
    %load/vec4 v0x600001cec2d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600001cec2d0_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %end;
    .scope S_0x7f9d5bb041f0;
t_10 %join;
    %fork t_13, S_0x7f9d5bb04c00;
    %jmp t_12;
    .scope S_0x7f9d5bb04c00;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cec360_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x600001cec360_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.17, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cece10_0, 0, 1;
    %load/vec4 v0x600001cec360_0;
    %pad/s 2;
    %store/vec4 v0x600001cecd80_0, 0, 2;
    %delay 2632269824, 4656;
    %load/vec4 v0x600001cec360_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600001cec360_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
    %end;
    .scope S_0x7f9d5bb041f0;
t_12 %join;
    %delay 969572352, 9313;
    %vpi_call/w 3 100 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 101 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/image_audio_splitter_tb.sv";
    "src/image_audio_splitter.sv";
