{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629216735673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629216735675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 10:12:15 2021 " "Processing started: Tue Aug 17 10:12:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629216735675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1629216735675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1629216735675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1629216736354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1629216736354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_1-archSum_1 " "Found design unit 1: sumador_1-archSum_1" {  } { { "sumador_1.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629216746114 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_1 " "Found entity 1: sumador_1" {  } { { "sumador_1.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629216746114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629216746114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_1_tb-arch " "Found design unit 1: sumador_1_tb-arch" {  } { { "sumador_1_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1_tb.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629216746121 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_1_tb " "Found entity 1: sumador_1_tb" {  } { { "sumador_1_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629216746121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629216746121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4-archSum_4 " "Found design unit 1: sumador_4-archSum_4" {  } { { "sumador_4.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629216746129 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4 " "Found entity 1: sumador_4" {  } { { "sumador_4.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629216746129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629216746129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4_tb-arch " "Found design unit 1: sumador_4_tb-arch" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629216746136 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4_tb " "Found entity 1: sumador_4_tb" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629216746136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629216746136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sumador_4_tb " "Elaborating entity \"sumador_4_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1629216746196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s sumador_4_tb.vhd(18) " "Verilog HDL or VHDL warning at sumador_4_tb.vhd(18): object \"s\" assigned a value but never read" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1629216746203 "|sumador_4_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out sumador_4_tb.vhd(19) " "Verilog HDL or VHDL warning at sumador_4_tb.vhd(19): object \"c_out\" assigned a value but never read" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1629216746203 "|sumador_4_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "sumador_4_tb.vhd(23) " "VHDL warning at sumador_4_tb.vhd(23): synthesis ignores all but the first waveform" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 23 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1629216746203 "|sumador_4_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "sumador_4_tb.vhd(25) " "VHDL warning at sumador_4_tb.vhd(25): synthesis ignores all but the first waveform" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 25 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1629216746203 "|sumador_4_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "sumador_4_tb.vhd(30) " "VHDL warning at sumador_4_tb.vhd(30): synthesis ignores all but the first waveform" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 30 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1629216746203 "|sumador_4_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sumador_4 sumador_4:sum A:archsum_4 " "Elaborating entity \"sumador_4\" using architecture \"A:archsum_4\" for hierarchy \"sumador_4:sum\"" {  } { { "sumador_4_tb.vhd" "sum" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1629216746209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sumador_1 sumador_4:sum\|sumador_1:sum0 A:archsum_1 " "Elaborating entity \"sumador_1\" using architecture \"A:archsum_1\" for hierarchy \"sumador_4:sum\|sumador_1:sum0\"" {  } { { "sumador_4.vhd" "sum0" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1629216746216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629216746403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 10:12:26 2021 " "Processing ended: Tue Aug 17 10:12:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629216746403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629216746403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629216746403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1629216746403 ""}
