
grid_toplevel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e5cc  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005bc  20000000  0000e5cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000205bc  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000205bc  2**0
                  CONTENTS
  4 .bss          0000782c  200005c0  0000eb90  000205c0  2**4
                  ALLOC
  5 .stack        00010004  20007dec  000163bc  000205c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000205bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000205ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   0009271b  00000000  00000000  00020643  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000c10f  00000000  00000000  000b2d5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00030812  00000000  00000000  000bee6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00002320  00000000  00000000  000ef67f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00003260  00000000  00000000  000f199f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0004865e  00000000  00000000  000f4bff  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0004038a  00000000  00000000  0013d25d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011ac6d  00000000  00000000  0017d5e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000068b0  00000000  00000000  00298254  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
	grid_led_hardware_start_transfer(mod);
	
}


void grid_hardwaretest_port_test(uint32_t loop){
       0:	f0 7d 01 20 f1 02 00 00 ed 02 00 00 ed 02 00 00     .}. ............

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
      10:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
      2c:	ed 02 00 00 ed 02 00 00 00 00 00 00 ed 02 00 00     ................
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
      3c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
      4c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
      5c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
      6c:	51 6c 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     Ql..............
	tmp &= ~PORT_PINCFG_PMUXEN;
      7c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
      8c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	tmp &= ~PORT_PINCFG_PMUXEN;
      9c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
      ac:	ed 02 00 00 ed 02 00 00 5d 68 00 00 71 68 00 00     ........]h..qh..
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
      bc:	95 66 00 00 a1 66 00 00 ad 66 00 00 b9 66 00 00     .f...f...f...f..
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
      cc:	c5 66 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     .f..............
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
      dc:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
      f4:	85 6a 00 00 6d 77 00 00 81 77 00 00 95 77 00 00     .j..mw...w...w..
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     104:	a9 77 00 00 bd 77 00 00 d1 77 00 00 e5 77 00 00     .w...w...w...w..
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     114:	f9 77 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     .w..............
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     124:	ed 02 00 00 0d 78 00 00 21 78 00 00 35 78 00 00     .....x..!x..5x..
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     134:	49 78 00 00 5d 78 00 00 71 78 00 00 85 78 00 00     Ix..]x..qx...x..
	gpio_set_pin_direction(PB09, GPIO_DIRECTION_OUT);
	gpio_set_pin_function(PB09, GPIO_PIN_FUNCTION_OFF);
			

		
	if (loop%1000 == 0){
     144:	99 78 00 00 ad 78 00 00 c1 78 00 00 d5 78 00 00     .x...x...x...x..
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     154:	e9 78 00 00 fd 78 00 00 11 79 00 00 25 79 00 00     .x...x...y..%y..
     164:	39 79 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     9y..............
     174:	ed 02 00 00 00 00 00 00 00 00 00 00 55 98 00 00     ............U...
     184:	61 98 00 00 6d 98 00 00 79 98 00 00 00 00 00 00     a...m...y.......
     194:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
			
		gpio_set_pin_level(PB08, true);
		gpio_set_pin_level(PB09, true);
			
	}
	if (loop%1000 == 750){
     1a4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     1b4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     1c4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1d4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1e4:	ed 02 00 00 ed 02 00 00 5d 85 00 00 71 85 00 00     ........]...q...
     1f4:	85 85 00 00 99 85 00 00 ed 02 00 00 ed 02 00 00     ................
     204:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     214:	ed 02 00 00 29 63 00 00 3d 63 00 00 51 63 00 00     ....)c..=c..Qc..
     224:	65 63 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ec..............
     234:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     244:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	if (loop%1000 == 500){
     254:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200005c0 	.word	0x200005c0
     280:	00000000 	.word	0x00000000
     284:	0000e5cc 	.word	0x0000e5cc

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	0000e5cc 	.word	0x0000e5cc
     2c4:	200005c4 	.word	0x200005c4
     2c8:	0000e5cc 	.word	0x0000e5cc
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b03      	ldr	r3, [pc, #12]	; (2e0 <atmel_start_init+0x10>)
     2d4:	4798      	blx	r3
	usb_init();
     2d6:	4b03      	ldr	r3, [pc, #12]	; (2e4 <atmel_start_init+0x14>)
     2d8:	4798      	blx	r3
	stdio_redirect_init();
     2da:	4b03      	ldr	r3, [pc, #12]	; (2e8 <atmel_start_init+0x18>)
     2dc:	4798      	blx	r3
     2de:	bd08      	pop	{r3, pc}
     2e0:	00000e25 	.word	0x00000e25
     2e4:	0000bb79 	.word	0x0000bb79
     2e8:	0000a771 	.word	0x0000a771

000002ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     2ec:	e7fe      	b.n	2ec <Dummy_Handler>
	...

000002f0 <Reset_Handler>:
{
     2f0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     2f2:	4b1c      	ldr	r3, [pc, #112]	; (364 <Reset_Handler+0x74>)
     2f4:	4a1c      	ldr	r2, [pc, #112]	; (368 <Reset_Handler+0x78>)
     2f6:	429a      	cmp	r2, r3
     2f8:	d010      	beq.n	31c <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     2fa:	4b1c      	ldr	r3, [pc, #112]	; (36c <Reset_Handler+0x7c>)
     2fc:	4a19      	ldr	r2, [pc, #100]	; (364 <Reset_Handler+0x74>)
     2fe:	429a      	cmp	r2, r3
     300:	d20c      	bcs.n	31c <Reset_Handler+0x2c>
     302:	3b01      	subs	r3, #1
     304:	1a9b      	subs	r3, r3, r2
     306:	f023 0303 	bic.w	r3, r3, #3
     30a:	3304      	adds	r3, #4
     30c:	4413      	add	r3, r2
     30e:	4916      	ldr	r1, [pc, #88]	; (368 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
     310:	f851 0b04 	ldr.w	r0, [r1], #4
     314:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     318:	429a      	cmp	r2, r3
     31a:	d1f9      	bne.n	310 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     31c:	4b14      	ldr	r3, [pc, #80]	; (370 <Reset_Handler+0x80>)
     31e:	4a15      	ldr	r2, [pc, #84]	; (374 <Reset_Handler+0x84>)
     320:	429a      	cmp	r2, r3
     322:	d20a      	bcs.n	33a <Reset_Handler+0x4a>
     324:	3b01      	subs	r3, #1
     326:	1a9b      	subs	r3, r3, r2
     328:	f023 0303 	bic.w	r3, r3, #3
     32c:	3304      	adds	r3, #4
     32e:	4413      	add	r3, r2
                *pDest++ = 0;
     330:	2100      	movs	r1, #0
     332:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     336:	4293      	cmp	r3, r2
     338:	d1fb      	bne.n	332 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     33a:	4b0f      	ldr	r3, [pc, #60]	; (378 <Reset_Handler+0x88>)
     33c:	4a0f      	ldr	r2, [pc, #60]	; (37c <Reset_Handler+0x8c>)
     33e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     342:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     344:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     348:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     34c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     350:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     354:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     358:	4b09      	ldr	r3, [pc, #36]	; (380 <Reset_Handler+0x90>)
     35a:	4798      	blx	r3
        main();
     35c:	4b09      	ldr	r3, [pc, #36]	; (384 <Reset_Handler+0x94>)
     35e:	4798      	blx	r3
     360:	e7fe      	b.n	360 <Reset_Handler+0x70>
     362:	bf00      	nop
     364:	20000000 	.word	0x20000000
     368:	0000e5cc 	.word	0x0000e5cc
     36c:	200005bc 	.word	0x200005bc
     370:	20007dec 	.word	0x20007dec
     374:	200005c0 	.word	0x200005c0
     378:	e000ed00 	.word	0xe000ed00
     37c:	00000000 	.word	0x00000000
     380:	0000c359 	.word	0x0000c359
     384:	0000a23d 	.word	0x0000a23d

00000388 <ADC_0_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_0_init(void)
{
     388:	b5f0      	push	{r4, r5, r6, r7, lr}
     38a:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     38c:	4a1b      	ldr	r2, [pc, #108]	; (3fc <ADC_0_init+0x74>)
     38e:	6a13      	ldr	r3, [r2, #32]
     390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     394:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     396:	2241      	movs	r2, #65	; 0x41
     398:	4b19      	ldr	r3, [pc, #100]	; (400 <ADC_0_init+0x78>)
     39a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
     39e:	4e19      	ldr	r6, [pc, #100]	; (404 <ADC_0_init+0x7c>)
     3a0:	4d19      	ldr	r5, [pc, #100]	; (408 <ADC_0_init+0x80>)
     3a2:	2400      	movs	r4, #0
     3a4:	9402      	str	r4, [sp, #8]
     3a6:	4b19      	ldr	r3, [pc, #100]	; (40c <ADC_0_init+0x84>)
     3a8:	9301      	str	r3, [sp, #4]
     3aa:	2301      	movs	r3, #1
     3ac:	9300      	str	r3, [sp, #0]
     3ae:	4623      	mov	r3, r4
     3b0:	4632      	mov	r2, r6
     3b2:	4917      	ldr	r1, [pc, #92]	; (410 <ADC_0_init+0x88>)
     3b4:	4628      	mov	r0, r5
     3b6:	4f17      	ldr	r7, [pc, #92]	; (414 <ADC_0_init+0x8c>)
     3b8:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
     3ba:	2310      	movs	r3, #16
     3bc:	1d32      	adds	r2, r6, #4
     3be:	4621      	mov	r1, r4
     3c0:	4628      	mov	r0, r5
     3c2:	4c15      	ldr	r4, [pc, #84]	; (418 <ADC_0_init+0x90>)
     3c4:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     3c6:	4b15      	ldr	r3, [pc, #84]	; (41c <ADC_0_init+0x94>)
     3c8:	2280      	movs	r2, #128	; 0x80
     3ca:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     3cc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     3d0:	629a      	str	r2, [r3, #40]	; 0x28
     3d2:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     3d6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3d8:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     3dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3e0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3e8:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3ec:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     3f0:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3f4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
     3f8:	b005      	add	sp, #20
     3fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3fc:	40000800 	.word	0x40000800
     400:	40001c00 	.word	0x40001c00
     404:	200005dc 	.word	0x200005dc
     408:	20001058 	.word	0x20001058
     40c:	20001154 	.word	0x20001154
     410:	43001c00 	.word	0x43001c00
     414:	000046cd 	.word	0x000046cd
     418:	00004771 	.word	0x00004771
     41c:	41008000 	.word	0x41008000

00000420 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_1_init(void)
{
     420:	b5f0      	push	{r4, r5, r6, r7, lr}
     422:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
     424:	4a1e      	ldr	r2, [pc, #120]	; (4a0 <ADC_1_init+0x80>)
     426:	6a13      	ldr	r3, [r2, #32]
     428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     42c:	6213      	str	r3, [r2, #32]
     42e:	2241      	movs	r2, #65	; 0x41
     430:	4b1c      	ldr	r3, [pc, #112]	; (4a4 <ADC_1_init+0x84>)
     432:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
     436:	4e1c      	ldr	r6, [pc, #112]	; (4a8 <ADC_1_init+0x88>)
     438:	4d1c      	ldr	r5, [pc, #112]	; (4ac <ADC_1_init+0x8c>)
     43a:	2400      	movs	r4, #0
     43c:	9402      	str	r4, [sp, #8]
     43e:	4b1c      	ldr	r3, [pc, #112]	; (4b0 <ADC_1_init+0x90>)
     440:	9301      	str	r3, [sp, #4]
     442:	2301      	movs	r3, #1
     444:	9300      	str	r3, [sp, #0]
     446:	4623      	mov	r3, r4
     448:	f106 0214 	add.w	r2, r6, #20
     44c:	4919      	ldr	r1, [pc, #100]	; (4b4 <ADC_1_init+0x94>)
     44e:	4628      	mov	r0, r5
     450:	4f19      	ldr	r7, [pc, #100]	; (4b8 <ADC_1_init+0x98>)
     452:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
     454:	2310      	movs	r3, #16
     456:	f106 0218 	add.w	r2, r6, #24
     45a:	4621      	mov	r1, r4
     45c:	4628      	mov	r0, r5
     45e:	4c17      	ldr	r4, [pc, #92]	; (4bc <ADC_1_init+0x9c>)
     460:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     462:	4b17      	ldr	r3, [pc, #92]	; (4c0 <ADC_1_init+0xa0>)
     464:	2204      	movs	r2, #4
     466:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     46a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     46e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     472:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     476:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     47a:	f893 2142 	ldrb.w	r2, [r3, #322]	; 0x142
	tmp &= ~PORT_PINCFG_PMUXEN;
     47e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     482:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     486:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     48a:	f893 2131 	ldrb.w	r2, [r3, #305]	; 0x131
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     48e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     492:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     496:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
     49a:	b005      	add	sp, #20
     49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     49e:	bf00      	nop
     4a0:	40000800 	.word	0x40000800
     4a4:	40001c00 	.word	0x40001c00
     4a8:	200005dc 	.word	0x200005dc
     4ac:	2000122c 	.word	0x2000122c
     4b0:	20000ff4 	.word	0x20000ff4
     4b4:	43002000 	.word	0x43002000
     4b8:	000046cd 	.word	0x000046cd
     4bc:	00004771 	.word	0x00004771
     4c0:	41008000 	.word	0x41008000

000004c4 <CRC_0_init>:
 * \brief CRC initialization function
 *
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
     4c4:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     4c6:	4a05      	ldr	r2, [pc, #20]	; (4dc <CRC_0_init+0x18>)
     4c8:	6993      	ldr	r3, [r2, #24]
     4ca:	f043 0302 	orr.w	r3, r3, #2
     4ce:	6193      	str	r3, [r2, #24]
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
     4d0:	4903      	ldr	r1, [pc, #12]	; (4e0 <CRC_0_init+0x1c>)
     4d2:	4804      	ldr	r0, [pc, #16]	; (4e4 <CRC_0_init+0x20>)
     4d4:	4b04      	ldr	r3, [pc, #16]	; (4e8 <CRC_0_init+0x24>)
     4d6:	4798      	blx	r3
     4d8:	bd08      	pop	{r3, pc}
     4da:	bf00      	nop
     4dc:	40000800 	.word	0x40000800
     4e0:	41002000 	.word	0x41002000
     4e4:	20000ff0 	.word	0x20000ff0
     4e8:	00004a0d 	.word	0x00004a0d

000004ec <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
     4ec:	b508      	push	{r3, lr}
     4ee:	4b09      	ldr	r3, [pc, #36]	; (514 <EVENT_SYSTEM_0_init+0x28>)
     4f0:	2240      	movs	r2, #64	; 0x40
     4f2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
     4f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
     4fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
     4fe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
     502:	4a05      	ldr	r2, [pc, #20]	; (518 <EVENT_SYSTEM_0_init+0x2c>)
     504:	6993      	ldr	r3, [r2, #24]
     506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     50a:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
     50c:	4b03      	ldr	r3, [pc, #12]	; (51c <EVENT_SYSTEM_0_init+0x30>)
     50e:	4798      	blx	r3
     510:	bd08      	pop	{r3, pc}
     512:	bf00      	nop
     514:	40001c00 	.word	0x40001c00
     518:	40000800 	.word	0x40000800
     51c:	00004a91 	.word	0x00004a91

00000520 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     520:	4a02      	ldr	r2, [pc, #8]	; (52c <FLASH_0_CLOCK_init+0xc>)
     522:	6913      	ldr	r3, [r2, #16]
     524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     528:	6113      	str	r3, [r2, #16]
     52a:	4770      	bx	lr
     52c:	40000800 	.word	0x40000800

00000530 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
     530:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     532:	4b03      	ldr	r3, [pc, #12]	; (540 <FLASH_0_init+0x10>)
     534:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     536:	4903      	ldr	r1, [pc, #12]	; (544 <FLASH_0_init+0x14>)
     538:	4803      	ldr	r0, [pc, #12]	; (548 <FLASH_0_init+0x18>)
     53a:	4b04      	ldr	r3, [pc, #16]	; (54c <FLASH_0_init+0x1c>)
     53c:	4798      	blx	r3
     53e:	bd08      	pop	{r3, pc}
     540:	00000521 	.word	0x00000521
     544:	41004000 	.word	0x41004000
     548:	20000fd4 	.word	0x20000fd4
     54c:	00004ab1 	.word	0x00004ab1

00000550 <QSPI_INSTANCE_PORT_init>:
}

void QSPI_INSTANCE_PORT_init(void)
{
     550:	b430      	push	{r4, r5}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     552:	4b5a      	ldr	r3, [pc, #360]	; (6bc <QSPI_INSTANCE_PORT_init+0x16c>)
     554:	f44f 6500 	mov.w	r5, #2048	; 0x800
     558:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     55c:	4a58      	ldr	r2, [pc, #352]	; (6c0 <QSPI_INSTANCE_PORT_init+0x170>)
     55e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     562:	4858      	ldr	r0, [pc, #352]	; (6c4 <QSPI_INSTANCE_PORT_init+0x174>)
     564:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     568:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
     56c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     570:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     574:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
	tmp &= ~PORT_PINCFG_PMUXEN;
     578:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     57c:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     580:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     584:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     588:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     58c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     590:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     594:	f44f 7280 	mov.w	r2, #256	; 0x100
     598:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     59a:	494b      	ldr	r1, [pc, #300]	; (6c8 <QSPI_INSTANCE_PORT_init+0x178>)
     59c:	6299      	str	r1, [r3, #40]	; 0x28
     59e:	f04f 4440 	mov.w	r4, #3221225472	; 0xc0000000
     5a2:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5a4:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5a6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
     5aa:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5b2:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     5b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5ba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5c2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     5c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     5ca:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     5d2:	f44f 7200 	mov.w	r2, #512	; 0x200
     5d6:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5d8:	f501 7180 	add.w	r1, r1, #256	; 0x100
     5dc:	6299      	str	r1, [r3, #40]	; 0x28
     5de:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5e0:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5e2:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
     5e6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ea:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5ee:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     5f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5fa:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5fe:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     602:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     606:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     60a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     60e:	f44f 6180 	mov.w	r1, #1024	; 0x400
     612:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     614:	4a2d      	ldr	r2, [pc, #180]	; (6cc <QSPI_INSTANCE_PORT_init+0x17c>)
     616:	629a      	str	r2, [r3, #40]	; 0x28
     618:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     61a:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     61c:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
     620:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     624:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     628:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     62c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     630:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     634:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     638:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     63c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     640:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     648:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     64a:	4a21      	ldr	r2, [pc, #132]	; (6d0 <QSPI_INSTANCE_PORT_init+0x180>)
     64c:	629a      	str	r2, [r3, #40]	; 0x28
     64e:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     650:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     652:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
     656:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     65a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     65e:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     662:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     666:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     66a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     66e:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     672:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     676:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     67a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     67e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     682:	4a14      	ldr	r2, [pc, #80]	; (6d4 <QSPI_INSTANCE_PORT_init+0x184>)
     684:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     688:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     68c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
     690:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     694:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     698:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
	tmp &= ~PORT_PINCFG_PMUXEN;
     69c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6a0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     6a4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6a8:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     6ac:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     6b0:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6b4:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
     6b8:	bc30      	pop	{r4, r5}
     6ba:	4770      	bx	lr
     6bc:	41008000 	.word	0x41008000
     6c0:	40020800 	.word	0x40020800
     6c4:	c0020000 	.word	0xc0020000
     6c8:	40000100 	.word	0x40000100
     6cc:	40000400 	.word	0x40000400
     6d0:	40000800 	.word	0x40000800
     6d4:	40020400 	.word	0x40020400

000006d8 <QSPI_INSTANCE_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
     6d8:	4b06      	ldr	r3, [pc, #24]	; (6f4 <QSPI_INSTANCE_CLOCK_init+0x1c>)
     6da:	691a      	ldr	r2, [r3, #16]
     6dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6e0:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
     6e2:	691a      	ldr	r2, [r3, #16]
     6e4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
     6e8:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
     6ea:	69da      	ldr	r2, [r3, #28]
     6ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6f0:	61da      	str	r2, [r3, #28]
     6f2:	4770      	bx	lr
     6f4:	40000800 	.word	0x40000800

000006f8 <QSPI_INSTANCE_init>:
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}

void QSPI_INSTANCE_init(void)
{
     6f8:	b508      	push	{r3, lr}
	QSPI_INSTANCE_CLOCK_init();
     6fa:	4b04      	ldr	r3, [pc, #16]	; (70c <QSPI_INSTANCE_init+0x14>)
     6fc:	4798      	blx	r3
	qspi_dma_init(&QSPI_INSTANCE, QSPI);
     6fe:	4904      	ldr	r1, [pc, #16]	; (710 <QSPI_INSTANCE_init+0x18>)
     700:	4804      	ldr	r0, [pc, #16]	; (714 <QSPI_INSTANCE_init+0x1c>)
     702:	4b05      	ldr	r3, [pc, #20]	; (718 <QSPI_INSTANCE_init+0x20>)
     704:	4798      	blx	r3
	QSPI_INSTANCE_PORT_init();
     706:	4b05      	ldr	r3, [pc, #20]	; (71c <QSPI_INSTANCE_init+0x24>)
     708:	4798      	blx	r3
     70a:	bd08      	pop	{r3, pc}
     70c:	000006d9 	.word	0x000006d9
     710:	42003400 	.word	0x42003400
     714:	20001298 	.word	0x20001298
     718:	00004c5d 	.word	0x00004c5d
     71c:	00000551 	.word	0x00000551

00000720 <USART_EAST_CLOCK_init>:
     720:	4b06      	ldr	r3, [pc, #24]	; (73c <USART_EAST_CLOCK_init+0x1c>)
     722:	2241      	movs	r2, #65	; 0x41
     724:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     728:	2242      	movs	r2, #66	; 0x42
     72a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     72e:	4a04      	ldr	r2, [pc, #16]	; (740 <USART_EAST_CLOCK_init+0x20>)
     730:	6953      	ldr	r3, [r2, #20]
     732:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     736:	6153      	str	r3, [r2, #20]
     738:	4770      	bx	lr
     73a:	bf00      	nop
     73c:	40001c00 	.word	0x40001c00
     740:	40000800 	.word	0x40000800

00000744 <USART_EAST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     744:	4b10      	ldr	r3, [pc, #64]	; (788 <USART_EAST_PORT_init+0x44>)
     746:	f893 2151 	ldrb.w	r2, [r3, #337]	; 0x151
	tmp &= ~PORT_PINCFG_PMUXEN;
     74a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     74e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     752:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     756:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     75a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     75e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     762:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     766:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
	tmp &= ~PORT_PINCFG_PMUXEN;
     76a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     76e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     772:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     776:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     77a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     77e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     782:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
     786:	4770      	bx	lr
     788:	41008000 	.word	0x41008000

0000078c <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
     78c:	b510      	push	{r4, lr}
     78e:	b082      	sub	sp, #8
	USART_EAST_CLOCK_init();
     790:	4b06      	ldr	r3, [pc, #24]	; (7ac <USART_EAST_init+0x20>)
     792:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
     794:	2300      	movs	r3, #0
     796:	9300      	str	r3, [sp, #0]
     798:	2310      	movs	r3, #16
     79a:	4a05      	ldr	r2, [pc, #20]	; (7b0 <USART_EAST_init+0x24>)
     79c:	4905      	ldr	r1, [pc, #20]	; (7b4 <USART_EAST_init+0x28>)
     79e:	4806      	ldr	r0, [pc, #24]	; (7b8 <USART_EAST_init+0x2c>)
     7a0:	4c06      	ldr	r4, [pc, #24]	; (7bc <USART_EAST_init+0x30>)
     7a2:	47a0      	blx	r4
	USART_EAST_PORT_init();
     7a4:	4b06      	ldr	r3, [pc, #24]	; (7c0 <USART_EAST_init+0x34>)
     7a6:	4798      	blx	r3
}
     7a8:	b002      	add	sp, #8
     7aa:	bd10      	pop	{r4, pc}
     7ac:	00000721 	.word	0x00000721
     7b0:	20000604 	.word	0x20000604
     7b4:	40003000 	.word	0x40003000
     7b8:	20001084 	.word	0x20001084
     7bc:	0000553d 	.word	0x0000553d
     7c0:	00000745 	.word	0x00000745

000007c4 <USART_NORTH_CLOCK_init>:
     7c4:	4b06      	ldr	r3, [pc, #24]	; (7e0 <USART_NORTH_CLOCK_init+0x1c>)
     7c6:	2241      	movs	r2, #65	; 0x41
     7c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
     7cc:	2242      	movs	r2, #66	; 0x42
     7ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
     7d2:	4a04      	ldr	r2, [pc, #16]	; (7e4 <USART_NORTH_CLOCK_init+0x20>)
     7d4:	6953      	ldr	r3, [r2, #20]
     7d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     7da:	6153      	str	r3, [r2, #20]
     7dc:	4770      	bx	lr
     7de:	bf00      	nop
     7e0:	40001c00 	.word	0x40001c00
     7e4:	40000800 	.word	0x40000800

000007e8 <USART_NORTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7e8:	4b10      	ldr	r3, [pc, #64]	; (82c <USART_NORTH_PORT_init+0x44>)
     7ea:	f893 215b 	ldrb.w	r2, [r3, #347]	; 0x15b
	tmp &= ~PORT_PINCFG_PMUXEN;
     7ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7f2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7f6:	f883 215b 	strb.w	r2, [r3, #347]	; 0x15b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7fa:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     7fe:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     802:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     806:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     80a:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
	tmp &= ~PORT_PINCFG_PMUXEN;
     80e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     812:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     816:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     81a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     81e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     822:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     826:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
     82a:	4770      	bx	lr
     82c:	41008000 	.word	0x41008000

00000830 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
     830:	b510      	push	{r4, lr}
     832:	b082      	sub	sp, #8
	USART_NORTH_CLOCK_init();
     834:	4b06      	ldr	r3, [pc, #24]	; (850 <USART_NORTH_init+0x20>)
     836:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
     838:	2300      	movs	r3, #0
     83a:	9300      	str	r3, [sp, #0]
     83c:	2310      	movs	r3, #16
     83e:	4a05      	ldr	r2, [pc, #20]	; (854 <USART_NORTH_init+0x24>)
     840:	4905      	ldr	r1, [pc, #20]	; (858 <USART_NORTH_init+0x28>)
     842:	4806      	ldr	r0, [pc, #24]	; (85c <USART_NORTH_init+0x2c>)
     844:	4c06      	ldr	r4, [pc, #24]	; (860 <USART_NORTH_init+0x30>)
     846:	47a0      	blx	r4
	USART_NORTH_PORT_init();
     848:	4b06      	ldr	r3, [pc, #24]	; (864 <USART_NORTH_init+0x34>)
     84a:	4798      	blx	r3
}
     84c:	b002      	add	sp, #8
     84e:	bd10      	pop	{r4, pc}
     850:	000007c5 	.word	0x000007c5
     854:	20000614 	.word	0x20000614
     858:	40003400 	.word	0x40003400
     85c:	200010d8 	.word	0x200010d8
     860:	0000553d 	.word	0x0000553d
     864:	000007e9 	.word	0x000007e9

00000868 <GRID_AUX_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     868:	4b10      	ldr	r3, [pc, #64]	; (8ac <GRID_AUX_PORT_init+0x44>)
     86a:	f893 20d9 	ldrb.w	r2, [r3, #217]	; 0xd9
	tmp &= ~PORT_PINCFG_PMUXEN;
     86e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     872:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     876:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     87a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     87e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     882:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     886:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     88a:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
	tmp &= ~PORT_PINCFG_PMUXEN;
     88e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     892:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     896:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     89a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     89e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     8a2:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8a6:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
     8aa:	4770      	bx	lr
     8ac:	41008000 	.word	0x41008000

000008b0 <GRID_AUX_CLOCK_init>:
     8b0:	4b06      	ldr	r3, [pc, #24]	; (8cc <GRID_AUX_CLOCK_init+0x1c>)
     8b2:	2241      	movs	r2, #65	; 0x41
     8b4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     8b8:	2242      	movs	r2, #66	; 0x42
     8ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     8be:	4a04      	ldr	r2, [pc, #16]	; (8d0 <GRID_AUX_CLOCK_init+0x20>)
     8c0:	6993      	ldr	r3, [r2, #24]
     8c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     8c6:	6193      	str	r3, [r2, #24]
     8c8:	4770      	bx	lr
     8ca:	bf00      	nop
     8cc:	40001c00 	.word	0x40001c00
     8d0:	40000800 	.word	0x40000800

000008d4 <GRID_AUX_init>:

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
}

void GRID_AUX_init(void)
{
     8d4:	b508      	push	{r3, lr}
	GRID_AUX_CLOCK_init();
     8d6:	4b05      	ldr	r3, [pc, #20]	; (8ec <GRID_AUX_init+0x18>)
     8d8:	4798      	blx	r3
	usart_sync_init(&GRID_AUX, SERCOM2, (void *)NULL);
     8da:	2200      	movs	r2, #0
     8dc:	4904      	ldr	r1, [pc, #16]	; (8f0 <GRID_AUX_init+0x1c>)
     8de:	4805      	ldr	r0, [pc, #20]	; (8f4 <GRID_AUX_init+0x20>)
     8e0:	4b05      	ldr	r3, [pc, #20]	; (8f8 <GRID_AUX_init+0x24>)
     8e2:	4798      	blx	r3
	GRID_AUX_PORT_init();
     8e4:	4b05      	ldr	r3, [pc, #20]	; (8fc <GRID_AUX_init+0x28>)
     8e6:	4798      	blx	r3
     8e8:	bd08      	pop	{r3, pc}
     8ea:	bf00      	nop
     8ec:	000008b1 	.word	0x000008b1
     8f0:	41012000 	.word	0x41012000
     8f4:	2000104c 	.word	0x2000104c
     8f8:	000057c5 	.word	0x000057c5
     8fc:	00000869 	.word	0x00000869

00000900 <UI_SPI_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     900:	4b2b      	ldr	r3, [pc, #172]	; (9b0 <UI_SPI_PORT_init+0xb0>)
     902:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     906:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     90a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     90e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
     912:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     916:	4a27      	ldr	r2, [pc, #156]	; (9b4 <UI_SPI_PORT_init+0xb4>)
     918:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     91c:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
	tmp &= ~PORT_PINCFG_PMUXEN;
     920:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     924:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     928:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     92c:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     930:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     934:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     938:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     93c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     940:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     944:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     948:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     94c:	4a1a      	ldr	r2, [pc, #104]	; (9b8 <UI_SPI_PORT_init+0xb8>)
     94e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     952:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
	tmp &= ~PORT_PINCFG_PMUXEN;
     956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     95a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     95e:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     962:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     966:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     96a:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     96e:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     972:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     974:	4a11      	ldr	r2, [pc, #68]	; (9bc <UI_SPI_PORT_init+0xbc>)
     976:	629a      	str	r2, [r3, #40]	; 0x28
     978:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
     97c:	3210      	adds	r2, #16
     97e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     980:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
     984:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     988:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     98c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     990:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     994:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     998:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     99c:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     9a0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     9a4:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     9a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     9ac:	4770      	bx	lr
     9ae:	bf00      	nop
     9b0:	41008000 	.word	0x41008000
     9b4:	c0000010 	.word	0xc0000010
     9b8:	c0000020 	.word	0xc0000020
     9bc:	40020000 	.word	0x40020000

000009c0 <UI_SPI_CLOCK_init>:
     9c0:	4b06      	ldr	r3, [pc, #24]	; (9dc <UI_SPI_CLOCK_init+0x1c>)
     9c2:	2241      	movs	r2, #65	; 0x41
     9c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     9c8:	2243      	movs	r2, #67	; 0x43
     9ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     9ce:	4a04      	ldr	r2, [pc, #16]	; (9e0 <UI_SPI_CLOCK_init+0x20>)
     9d0:	6993      	ldr	r3, [r2, #24]
     9d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     9d6:	6193      	str	r3, [r2, #24]
     9d8:	4770      	bx	lr
     9da:	bf00      	nop
     9dc:	40001c00 	.word	0x40001c00
     9e0:	40000800 	.word	0x40000800

000009e4 <UI_SPI_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void UI_SPI_init(void)
{
     9e4:	b508      	push	{r3, lr}
	UI_SPI_CLOCK_init();
     9e6:	4b04      	ldr	r3, [pc, #16]	; (9f8 <UI_SPI_init+0x14>)
     9e8:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
     9ea:	4904      	ldr	r1, [pc, #16]	; (9fc <UI_SPI_init+0x18>)
     9ec:	4804      	ldr	r0, [pc, #16]	; (a00 <UI_SPI_init+0x1c>)
     9ee:	4b05      	ldr	r3, [pc, #20]	; (a04 <UI_SPI_init+0x20>)
     9f0:	4798      	blx	r3
	UI_SPI_PORT_init();
     9f2:	4b05      	ldr	r3, [pc, #20]	; (a08 <UI_SPI_init+0x24>)
     9f4:	4798      	blx	r3
     9f6:	bd08      	pop	{r3, pc}
     9f8:	000009c1 	.word	0x000009c1
     9fc:	41014000 	.word	0x41014000
     a00:	20000f4c 	.word	0x20000f4c
     a04:	00004e4d 	.word	0x00004e4d
     a08:	00000901 	.word	0x00000901

00000a0c <USART_WEST_CLOCK_init>:
     a0c:	4b06      	ldr	r3, [pc, #24]	; (a28 <USART_WEST_CLOCK_init+0x1c>)
     a0e:	2241      	movs	r2, #65	; 0x41
     a10:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     a14:	2242      	movs	r2, #66	; 0x42
     a16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     a1a:	4a04      	ldr	r2, [pc, #16]	; (a2c <USART_WEST_CLOCK_init+0x20>)
     a1c:	6a13      	ldr	r3, [r2, #32]
     a1e:	f043 0301 	orr.w	r3, r3, #1
     a22:	6213      	str	r3, [r2, #32]
     a24:	4770      	bx	lr
     a26:	bf00      	nop
     a28:	40001c00 	.word	0x40001c00
     a2c:	40000800 	.word	0x40000800

00000a30 <USART_WEST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a30:	4b10      	ldr	r3, [pc, #64]	; (a74 <USART_WEST_PORT_init+0x44>)
     a32:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     a36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a3a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a3e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a42:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     a46:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a4a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a4e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a52:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     a56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a5a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a5e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a62:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a66:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a6a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a6e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     a72:	4770      	bx	lr
     a74:	41008000 	.word	0x41008000

00000a78 <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
     a78:	b510      	push	{r4, lr}
     a7a:	b082      	sub	sp, #8
	USART_WEST_CLOCK_init();
     a7c:	4b07      	ldr	r3, [pc, #28]	; (a9c <USART_WEST_init+0x24>)
     a7e:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
     a80:	2300      	movs	r3, #0
     a82:	9300      	str	r3, [sp, #0]
     a84:	2310      	movs	r3, #16
     a86:	4a06      	ldr	r2, [pc, #24]	; (aa0 <USART_WEST_init+0x28>)
     a88:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     a8c:	4805      	ldr	r0, [pc, #20]	; (aa4 <USART_WEST_init+0x2c>)
     a8e:	4c06      	ldr	r4, [pc, #24]	; (aa8 <USART_WEST_init+0x30>)
     a90:	47a0      	blx	r4
	USART_WEST_PORT_init();
     a92:	4b06      	ldr	r3, [pc, #24]	; (aac <USART_WEST_init+0x34>)
     a94:	4798      	blx	r3
}
     a96:	b002      	add	sp, #8
     a98:	bd10      	pop	{r4, pc}
     a9a:	bf00      	nop
     a9c:	00000a0d 	.word	0x00000a0d
     aa0:	20000624 	.word	0x20000624
     aa4:	2000118c 	.word	0x2000118c
     aa8:	0000553d 	.word	0x0000553d
     aac:	00000a31 	.word	0x00000a31

00000ab0 <SYS_I2C_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ab0:	4b16      	ldr	r3, [pc, #88]	; (b0c <SYS_I2C_PORT_init+0x5c>)
     ab2:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
     ab6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     aba:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     abe:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
     ac2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ac6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aca:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ace:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     ad2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     ad6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ada:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ade:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
     ae2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     ae6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     aea:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
     aee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     af2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     af6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     afa:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     afe:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     b02:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b06:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
     b0a:	4770      	bx	lr
     b0c:	41008000 	.word	0x41008000

00000b10 <SYS_I2C_CLOCK_init>:
     b10:	4b06      	ldr	r3, [pc, #24]	; (b2c <SYS_I2C_CLOCK_init+0x1c>)
     b12:	2241      	movs	r2, #65	; 0x41
     b14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
     b18:	2242      	movs	r2, #66	; 0x42
     b1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     b1e:	4a04      	ldr	r2, [pc, #16]	; (b30 <SYS_I2C_CLOCK_init+0x20>)
     b20:	6a13      	ldr	r3, [r2, #32]
     b22:	f043 0302 	orr.w	r3, r3, #2
     b26:	6213      	str	r3, [r2, #32]
     b28:	4770      	bx	lr
     b2a:	bf00      	nop
     b2c:	40001c00 	.word	0x40001c00
     b30:	40000800 	.word	0x40000800

00000b34 <SYS_I2C_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SYS_I2C_init(void)
{
     b34:	b508      	push	{r3, lr}
	SYS_I2C_CLOCK_init();
     b36:	4b04      	ldr	r3, [pc, #16]	; (b48 <SYS_I2C_init+0x14>)
     b38:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
     b3a:	4904      	ldr	r1, [pc, #16]	; (b4c <SYS_I2C_init+0x18>)
     b3c:	4804      	ldr	r0, [pc, #16]	; (b50 <SYS_I2C_init+0x1c>)
     b3e:	4b05      	ldr	r3, [pc, #20]	; (b54 <SYS_I2C_init+0x20>)
     b40:	4798      	blx	r3
	SYS_I2C_PORT_init();
     b42:	4b05      	ldr	r3, [pc, #20]	; (b58 <SYS_I2C_init+0x24>)
     b44:	4798      	blx	r3
     b46:	bd08      	pop	{r3, pc}
     b48:	00000b11 	.word	0x00000b11
     b4c:	43000400 	.word	0x43000400
     b50:	2000100c 	.word	0x2000100c
     b54:	00004b91 	.word	0x00004b91
     b58:	00000ab1 	.word	0x00000ab1

00000b5c <USART_SOUTH_CLOCK_init>:
     b5c:	4b06      	ldr	r3, [pc, #24]	; (b78 <USART_SOUTH_CLOCK_init+0x1c>)
     b5e:	2241      	movs	r2, #65	; 0x41
     b60:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
     b64:	2242      	movs	r2, #66	; 0x42
     b66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
     b6a:	4a04      	ldr	r2, [pc, #16]	; (b7c <USART_SOUTH_CLOCK_init+0x20>)
     b6c:	6a13      	ldr	r3, [r2, #32]
     b6e:	f043 0304 	orr.w	r3, r3, #4
     b72:	6213      	str	r3, [r2, #32]
     b74:	4770      	bx	lr
     b76:	bf00      	nop
     b78:	40001c00 	.word	0x40001c00
     b7c:	40000800 	.word	0x40000800

00000b80 <USART_SOUTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b80:	4b10      	ldr	r3, [pc, #64]	; (bc4 <USART_SOUTH_PORT_init+0x44>)
     b82:	f893 214d 	ldrb.w	r2, [r3, #333]	; 0x14d
	tmp &= ~PORT_PINCFG_PMUXEN;
     b86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b8a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b8e:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b92:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     b96:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     b9a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b9e:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ba2:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
	tmp &= ~PORT_PINCFG_PMUXEN;
     ba6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     baa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bae:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     bb2:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     bb6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     bba:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     bbe:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
     bc2:	4770      	bx	lr
     bc4:	41008000 	.word	0x41008000

00000bc8 <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
     bc8:	b510      	push	{r4, lr}
     bca:	b082      	sub	sp, #8
	USART_SOUTH_CLOCK_init();
     bcc:	4b06      	ldr	r3, [pc, #24]	; (be8 <USART_SOUTH_init+0x20>)
     bce:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
     bd0:	2300      	movs	r3, #0
     bd2:	9300      	str	r3, [sp, #0]
     bd4:	2310      	movs	r3, #16
     bd6:	4a05      	ldr	r2, [pc, #20]	; (bec <USART_SOUTH_init+0x24>)
     bd8:	4905      	ldr	r1, [pc, #20]	; (bf0 <USART_SOUTH_init+0x28>)
     bda:	4806      	ldr	r0, [pc, #24]	; (bf4 <USART_SOUTH_init+0x2c>)
     bdc:	4c06      	ldr	r4, [pc, #24]	; (bf8 <USART_SOUTH_init+0x30>)
     bde:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
     be0:	4b06      	ldr	r3, [pc, #24]	; (bfc <USART_SOUTH_init+0x34>)
     be2:	4798      	blx	r3
}
     be4:	b002      	add	sp, #8
     be6:	bd10      	pop	{r4, pc}
     be8:	00000b5d 	.word	0x00000b5d
     bec:	20000634 	.word	0x20000634
     bf0:	43000800 	.word	0x43000800
     bf4:	200011dc 	.word	0x200011dc
     bf8:	0000553d 	.word	0x0000553d
     bfc:	00000b81 	.word	0x00000b81

00000c00 <GRID_LED_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c00:	4b29      	ldr	r3, [pc, #164]	; (ca8 <GRID_LED_PORT_init+0xa8>)
     c02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     c06:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c0e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c12:	4926      	ldr	r1, [pc, #152]	; (cac <GRID_LED_PORT_init+0xac>)
     c14:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c18:	f893 10de 	ldrb.w	r1, [r3, #222]	; 0xde
	tmp &= ~PORT_PINCFG_PMUXEN;
     c1c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c20:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c24:	f883 10de 	strb.w	r1, [r3, #222]	; 0xde
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c28:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c2c:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c30:	f041 0102 	orr.w	r1, r1, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c34:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c38:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
     c3c:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c40:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c44:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c48:	4919      	ldr	r1, [pc, #100]	; (cb0 <GRID_LED_PORT_init+0xb0>)
     c4a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c4e:	f893 10df 	ldrb.w	r1, [r3, #223]	; 0xdf
	tmp &= ~PORT_PINCFG_PMUXEN;
     c52:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c56:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c5a:	f883 10df 	strb.w	r1, [r3, #223]	; 0xdf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c5e:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     c62:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     c66:	f041 0120 	orr.w	r1, r1, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c6a:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c6e:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c70:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     c74:	629a      	str	r2, [r3, #40]	; 0x28
     c76:	4a0f      	ldr	r2, [pc, #60]	; (cb4 <GRID_LED_PORT_init+0xb4>)
     c78:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c7a:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
     c7e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     c82:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c86:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
	tmp &= ~PORT_PINCFG_PMUXEN;
     c8a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c8e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c92:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c96:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c9a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c9e:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
     ca6:	4770      	bx	lr
     ca8:	41008000 	.word	0x41008000
     cac:	c0004000 	.word	0xc0004000
     cb0:	c0008000 	.word	0xc0008000
     cb4:	c0024000 	.word	0xc0024000

00000cb8 <GRID_LED_CLOCK_init>:
     cb8:	4b06      	ldr	r3, [pc, #24]	; (cd4 <GRID_LED_CLOCK_init+0x1c>)
     cba:	2241      	movs	r2, #65	; 0x41
     cbc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
     cc0:	2242      	movs	r2, #66	; 0x42
     cc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
     cc6:	4a04      	ldr	r2, [pc, #16]	; (cd8 <GRID_LED_CLOCK_init+0x20>)
     cc8:	6a13      	ldr	r3, [r2, #32]
     cca:	f043 0308 	orr.w	r3, r3, #8
     cce:	6213      	str	r3, [r2, #32]
     cd0:	4770      	bx	lr
     cd2:	bf00      	nop
     cd4:	40001c00 	.word	0x40001c00
     cd8:	40000800 	.word	0x40000800

00000cdc <GRID_LED_init>:

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}

void GRID_LED_init(void)
{
     cdc:	b508      	push	{r3, lr}
	GRID_LED_CLOCK_init();
     cde:	4b04      	ldr	r3, [pc, #16]	; (cf0 <GRID_LED_init+0x14>)
     ce0:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
     ce2:	4904      	ldr	r1, [pc, #16]	; (cf4 <GRID_LED_init+0x18>)
     ce4:	4804      	ldr	r0, [pc, #16]	; (cf8 <GRID_LED_init+0x1c>)
     ce6:	4b05      	ldr	r3, [pc, #20]	; (cfc <GRID_LED_init+0x20>)
     ce8:	4798      	blx	r3
	GRID_LED_PORT_init();
     cea:	4b05      	ldr	r3, [pc, #20]	; (d00 <GRID_LED_init+0x24>)
     cec:	4798      	blx	r3
     cee:	bd08      	pop	{r3, pc}
     cf0:	00000cb9 	.word	0x00000cb9
     cf4:	43000c00 	.word	0x43000c00
     cf8:	20001128 	.word	0x20001128
     cfc:	000050b1 	.word	0x000050b1
     d00:	00000c01 	.word	0x00000c01

00000d04 <delay_driver_init>:
}

void delay_driver_init(void)
{
     d04:	b508      	push	{r3, lr}
	delay_init(SysTick);
     d06:	4802      	ldr	r0, [pc, #8]	; (d10 <delay_driver_init+0xc>)
     d08:	4b02      	ldr	r3, [pc, #8]	; (d14 <delay_driver_init+0x10>)
     d0a:	4798      	blx	r3
     d0c:	bd08      	pop	{r3, pc}
     d0e:	bf00      	nop
     d10:	e000e010 	.word	0xe000e010
     d14:	00004a3d 	.word	0x00004a3d

00000d18 <USB_DEVICE_INSTANCE_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d18:	4b1e      	ldr	r3, [pc, #120]	; (d94 <USB_DEVICE_INSTANCE_PORT_init+0x7c>)
     d1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     d1e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d20:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     d24:	6299      	str	r1, [r3, #40]	; 0x28
     d26:	481c      	ldr	r0, [pc, #112]	; (d98 <USB_DEVICE_INSTANCE_PORT_init+0x80>)
     d28:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d2a:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d2c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     d30:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d38:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     d3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d40:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d48:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     d4c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     d50:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     d5c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d5e:	6299      	str	r1, [r3, #40]	; 0x28
     d60:	490e      	ldr	r1, [pc, #56]	; (d9c <USB_DEVICE_INSTANCE_PORT_init+0x84>)
     d62:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d64:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d66:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     d6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d6e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d72:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     d76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d7a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d7e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d82:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     d86:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     d8a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     d92:	4770      	bx	lr
     d94:	41008000 	.word	0x41008000
     d98:	c0000100 	.word	0xc0000100
     d9c:	c0000200 	.word	0xc0000200

00000da0 <USB_DEVICE_INSTANCE_CLOCK_init>:
     da0:	2241      	movs	r2, #65	; 0x41
     da2:	4b07      	ldr	r3, [pc, #28]	; (dc0 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
     da4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     da8:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     dac:	691a      	ldr	r2, [r3, #16]
     dae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     db2:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     db4:	699a      	ldr	r2, [r3, #24]
     db6:	f042 0201 	orr.w	r2, r2, #1
     dba:	619a      	str	r2, [r3, #24]
     dbc:	4770      	bx	lr
     dbe:	bf00      	nop
     dc0:	40001c00 	.word	0x40001c00

00000dc4 <USB_DEVICE_INSTANCE_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_DEVICE_INSTANCE_init(void)
{
     dc4:	b508      	push	{r3, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
     dc6:	4b03      	ldr	r3, [pc, #12]	; (dd4 <USB_DEVICE_INSTANCE_init+0x10>)
     dc8:	4798      	blx	r3
	usb_d_init();
     dca:	4b03      	ldr	r3, [pc, #12]	; (dd8 <USB_DEVICE_INSTANCE_init+0x14>)
     dcc:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
     dce:	4b03      	ldr	r3, [pc, #12]	; (ddc <USB_DEVICE_INSTANCE_init+0x18>)
     dd0:	4798      	blx	r3
     dd2:	bd08      	pop	{r3, pc}
     dd4:	00000da1 	.word	0x00000da1
     dd8:	00005a8d 	.word	0x00005a8d
     ddc:	00000d19 	.word	0x00000d19

00000de0 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
     de0:	4a02      	ldr	r2, [pc, #8]	; (dec <WDT_0_CLOCK_init+0xc>)
     de2:	6953      	ldr	r3, [r2, #20]
     de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     de8:	6153      	str	r3, [r2, #20]
     dea:	4770      	bx	lr
     dec:	40000800 	.word	0x40000800

00000df0 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
     df0:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
     df2:	4b06      	ldr	r3, [pc, #24]	; (e0c <WDT_0_init+0x1c>)
     df4:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
     df6:	2248      	movs	r2, #72	; 0x48
     df8:	4905      	ldr	r1, [pc, #20]	; (e10 <WDT_0_init+0x20>)
     dfa:	2001      	movs	r0, #1
     dfc:	4b05      	ldr	r3, [pc, #20]	; (e14 <WDT_0_init+0x24>)
     dfe:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
     e00:	4805      	ldr	r0, [pc, #20]	; (e18 <WDT_0_init+0x28>)
     e02:	4b06      	ldr	r3, [pc, #24]	; (e1c <WDT_0_init+0x2c>)
     e04:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
     e06:	4b06      	ldr	r3, [pc, #24]	; (e20 <WDT_0_init+0x30>)
     e08:	4798      	blx	r3
     e0a:	bd08      	pop	{r3, pc}
     e0c:	00000de1 	.word	0x00000de1
     e10:	0000d828 	.word	0x0000d828
     e14:	00005de5 	.word	0x00005de5
     e18:	200010d4 	.word	0x200010d4
     e1c:	40002000 	.word	0x40002000
     e20:	00009885 	.word	0x00009885

00000e24 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
     e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     e28:	4ba3      	ldr	r3, [pc, #652]	; (10b8 <system_init+0x294>)
     e2a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     e2c:	4ba3      	ldr	r3, [pc, #652]	; (10bc <system_init+0x298>)
     e2e:	2220      	movs	r2, #32
     e30:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     e32:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e34:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     e38:	629a      	str	r2, [r3, #40]	; 0x28
     e3a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     e3e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e40:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     e44:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e48:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e4c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
     e50:	6058      	str	r0, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e52:	4e9b      	ldr	r6, [pc, #620]	; (10c0 <system_init+0x29c>)
     e54:	629e      	str	r6, [r3, #40]	; 0x28
     e56:	499b      	ldr	r1, [pc, #620]	; (10c4 <system_init+0x2a0>)
     e58:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e5a:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
     e5e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e62:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e66:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
     e6a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e6e:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e72:	2180      	movs	r1, #128	; 0x80
     e74:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e78:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     e7c:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     e80:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     e84:	4d90      	ldr	r5, [pc, #576]	; (10c8 <system_init+0x2a4>)
     e86:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e8a:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
     e8e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e92:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e96:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     e9a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e9e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ea2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     ea6:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     eaa:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     eae:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     eb2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     eb6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     eba:	f893 10cd 	ldrb.w	r1, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     ebe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ec2:	f883 10cd 	strb.w	r1, [r3, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ec6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     eca:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     ece:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ed2:	f04f 2740 	mov.w	r7, #1073758208	; 0x40004000
     ed6:	f8c3 70a8 	str.w	r7, [r3, #168]	; 0xa8
     eda:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ede:	f893 40ce 	ldrb.w	r4, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     ee2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ee6:	f883 40ce 	strb.w	r4, [r3, #206]	; 0xce
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     eea:	f44f 4400 	mov.w	r4, #32768	; 0x8000
     eee:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ef2:	4c76      	ldr	r4, [pc, #472]	; (10cc <system_init+0x2a8>)
     ef4:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     ef8:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     efc:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
     f00:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     f04:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f08:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     f0c:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f10:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f14:	f44f 6400 	mov.w	r4, #2048	; 0x800
     f18:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f1c:	f8df e23c 	ldr.w	lr, [pc, #572]	; 115c <system_init+0x338>
     f20:	f8c3 e128 	str.w	lr, [r3, #296]	; 0x128
     f24:	f8c3 5128 	str.w	r5, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f28:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     f2c:	f893 514b 	ldrb.w	r5, [r3, #331]	; 0x14b
     f30:	f045 0504 	orr.w	r5, r5, #4
     f34:	f883 514b 	strb.w	r5, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     f38:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f3c:	f893 414b 	ldrb.w	r4, [r3, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
     f40:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f44:	f883 414b 	strb.w	r4, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f48:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f4c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f50:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
     f54:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f58:	f893 214e 	ldrb.w	r2, [r3, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
     f5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f60:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f64:	f44f 2280 	mov.w	r2, #262144	; 0x40000
     f68:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f6c:	f8c3 6128 	str.w	r6, [r3, #296]	; 0x128
     f70:	4a57      	ldr	r2, [pc, #348]	; (10d0 <system_init+0x2ac>)
     f72:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     f76:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
     f7a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     f7e:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f82:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
	tmp &= ~PORT_PINCFG_PMUXEN;
     f86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f8a:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
     f92:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f96:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     f9e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fa2:	494c      	ldr	r1, [pc, #304]	; (10d4 <system_init+0x2b0>)
     fa4:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fa8:	f893 1153 	ldrb.w	r1, [r3, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
     fac:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fb0:	f883 1153 	strb.w	r1, [r3, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fb4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     fb8:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fbc:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fc0:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fc4:	4944      	ldr	r1, [pc, #272]	; (10d8 <system_init+0x2b4>)
     fc6:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fca:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
     fce:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fd2:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fd6:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fda:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fde:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fe2:	4a3e      	ldr	r2, [pc, #248]	; (10dc <system_init+0x2b8>)
     fe4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fe8:	f893 2155 	ldrb.w	r2, [r3, #341]	; 0x155
	tmp &= ~PORT_PINCFG_PMUXEN;
     fec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ff0:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
	// Set pin direction to output
	gpio_set_pin_direction(MUX_C, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     ff4:	4b3a      	ldr	r3, [pc, #232]	; (10e0 <system_init+0x2bc>)
     ff6:	4798      	blx	r3
	ADC_1_init();
     ff8:	4b3a      	ldr	r3, [pc, #232]	; (10e4 <system_init+0x2c0>)
     ffa:	4798      	blx	r3

	CRC_0_init();
     ffc:	4b3a      	ldr	r3, [pc, #232]	; (10e8 <system_init+0x2c4>)
     ffe:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    1000:	4b3a      	ldr	r3, [pc, #232]	; (10ec <system_init+0x2c8>)
    1002:	4798      	blx	r3

	FLASH_0_init();
    1004:	4b3a      	ldr	r3, [pc, #232]	; (10f0 <system_init+0x2cc>)
    1006:	4798      	blx	r3

	QSPI_INSTANCE_init();
    1008:	4b3a      	ldr	r3, [pc, #232]	; (10f4 <system_init+0x2d0>)
    100a:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
    100c:	4c3a      	ldr	r4, [pc, #232]	; (10f8 <system_init+0x2d4>)
    100e:	6963      	ldr	r3, [r4, #20]
    1010:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    1014:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    1016:	4b39      	ldr	r3, [pc, #228]	; (10fc <system_init+0x2d8>)
    1018:	4798      	blx	r3
    101a:	4602      	mov	r2, r0
    101c:	4938      	ldr	r1, [pc, #224]	; (1100 <system_init+0x2dc>)
    101e:	4839      	ldr	r0, [pc, #228]	; (1104 <system_init+0x2e0>)
    1020:	4d39      	ldr	r5, [pc, #228]	; (1108 <system_init+0x2e4>)
    1022:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
    1024:	4b39      	ldr	r3, [pc, #228]	; (110c <system_init+0x2e8>)
    1026:	4798      	blx	r3
	USART_NORTH_init();
    1028:	4b39      	ldr	r3, [pc, #228]	; (1110 <system_init+0x2ec>)
    102a:	4798      	blx	r3

	GRID_AUX_init();
    102c:	4b39      	ldr	r3, [pc, #228]	; (1114 <system_init+0x2f0>)
    102e:	4798      	blx	r3

	UI_SPI_init();
    1030:	4b39      	ldr	r3, [pc, #228]	; (1118 <system_init+0x2f4>)
    1032:	4798      	blx	r3
	USART_WEST_init();
    1034:	4b39      	ldr	r3, [pc, #228]	; (111c <system_init+0x2f8>)
    1036:	4798      	blx	r3

	SYS_I2C_init();
    1038:	4b39      	ldr	r3, [pc, #228]	; (1120 <system_init+0x2fc>)
    103a:	4798      	blx	r3
	USART_SOUTH_init();
    103c:	4b39      	ldr	r3, [pc, #228]	; (1124 <system_init+0x300>)
    103e:	4798      	blx	r3

	GRID_LED_init();
    1040:	4b39      	ldr	r3, [pc, #228]	; (1128 <system_init+0x304>)
    1042:	4798      	blx	r3

	delay_driver_init();
    1044:	4b39      	ldr	r3, [pc, #228]	; (112c <system_init+0x308>)
    1046:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    1048:	6963      	ldr	r3, [r4, #20]
    104a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    104e:	6163      	str	r3, [r4, #20]
    1050:	f5a7 5710 	sub.w	r7, r7, #9216	; 0x2400
    1054:	f04f 0840 	mov.w	r8, #64	; 0x40
    1058:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    105c:	4e34      	ldr	r6, [pc, #208]	; (1130 <system_init+0x30c>)
    105e:	47b0      	blx	r6
    1060:	4602      	mov	r2, r0
    1062:	4934      	ldr	r1, [pc, #208]	; (1134 <system_init+0x310>)
    1064:	4834      	ldr	r0, [pc, #208]	; (1138 <system_init+0x314>)
    1066:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    1068:	6963      	ldr	r3, [r4, #20]
    106a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    106e:	6163      	str	r3, [r4, #20]
    1070:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
    1074:	47b0      	blx	r6
    1076:	4602      	mov	r2, r0
    1078:	4930      	ldr	r1, [pc, #192]	; (113c <system_init+0x318>)
    107a:	4831      	ldr	r0, [pc, #196]	; (1140 <system_init+0x31c>)
    107c:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    107e:	69a3      	ldr	r3, [r4, #24]
    1080:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1084:	61a3      	str	r3, [r4, #24]
    1086:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
    108a:	47b0      	blx	r6
    108c:	4602      	mov	r2, r0
    108e:	492d      	ldr	r1, [pc, #180]	; (1144 <system_init+0x320>)
    1090:	482d      	ldr	r0, [pc, #180]	; (1148 <system_init+0x324>)
    1092:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    1094:	69a3      	ldr	r3, [r4, #24]
    1096:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    109a:	61a3      	str	r3, [r4, #24]
    109c:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
    10a0:	47b0      	blx	r6
    10a2:	4602      	mov	r2, r0
    10a4:	4929      	ldr	r1, [pc, #164]	; (114c <system_init+0x328>)
    10a6:	482a      	ldr	r0, [pc, #168]	; (1150 <system_init+0x32c>)
    10a8:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	USB_DEVICE_INSTANCE_init();
    10aa:	4b2a      	ldr	r3, [pc, #168]	; (1154 <system_init+0x330>)
    10ac:	4798      	blx	r3

	WDT_0_init();
    10ae:	4b2a      	ldr	r3, [pc, #168]	; (1158 <system_init+0x334>)
    10b0:	4798      	blx	r3
    10b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    10b6:	bf00      	nop
    10b8:	000063a9 	.word	0x000063a9
    10bc:	41008000 	.word	0x41008000
    10c0:	40020000 	.word	0x40020000
    10c4:	c0020020 	.word	0xc0020020
    10c8:	c0020000 	.word	0xc0020000
    10cc:	40028000 	.word	0x40028000
    10d0:	c0020004 	.word	0xc0020004
    10d4:	c0000008 	.word	0xc0000008
    10d8:	c0000010 	.word	0xc0000010
    10dc:	c0000020 	.word	0xc0000020
    10e0:	00000389 	.word	0x00000389
    10e4:	00000421 	.word	0x00000421
    10e8:	000004c5 	.word	0x000004c5
    10ec:	000004ed 	.word	0x000004ed
    10f0:	00000531 	.word	0x00000531
    10f4:	000006f9 	.word	0x000006f9
    10f8:	40000800 	.word	0x40000800
    10fc:	00006c49 	.word	0x00006c49
    1100:	40002400 	.word	0x40002400
    1104:	20000f94 	.word	0x20000f94
    1108:	00005259 	.word	0x00005259
    110c:	0000078d 	.word	0x0000078d
    1110:	00000831 	.word	0x00000831
    1114:	000008d5 	.word	0x000008d5
    1118:	000009e5 	.word	0x000009e5
    111c:	00000a79 	.word	0x00000a79
    1120:	00000b35 	.word	0x00000b35
    1124:	00000bc9 	.word	0x00000bc9
    1128:	00000cdd 	.word	0x00000cdd
    112c:	00000d05 	.word	0x00000d05
    1130:	00008555 	.word	0x00008555
    1134:	40003800 	.word	0x40003800
    1138:	20001278 	.word	0x20001278
    113c:	40003c00 	.word	0x40003c00
    1140:	2000116c 	.word	0x2000116c
    1144:	4101a000 	.word	0x4101a000
    1148:	20000fb4 	.word	0x20000fb4
    114c:	4101c000 	.word	0x4101c000
    1150:	20001258 	.word	0x20001258
    1154:	00000dc5 	.word	0x00000dc5
    1158:	00000df1 	.word	0x00000df1
    115c:	40020800 	.word	0x40020800

00001160 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    1160:	b538      	push	{r3, r4, r5, lr}
    1162:	4604      	mov	r4, r0
    1164:	460d      	mov	r5, r1
	
	instance->buffer_depth = buffer_depth;
    1166:	7101      	strb	r1, [r0, #4]
	
	instance->result_format = result_format;
    1168:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
    116a:	7183      	strb	r3, [r0, #6]
	
	instance->result_average = 0;
    116c:	2300      	movs	r3, #0
    116e:	8143      	strh	r3, [r0, #10]
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    1170:	0048      	lsls	r0, r1, #1
    1172:	4b09      	ldr	r3, [pc, #36]	; (1198 <grid_ain_channel_init+0x38>)
    1174:	4798      	blx	r3
    1176:	6020      	str	r0, [r4, #0]
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1178:	b14d      	cbz	r5, 118e <grid_ain_channel_init+0x2e>
    117a:	2300      	movs	r3, #0
		instance->buffer[i] = 0;
    117c:	4619      	mov	r1, r3
    117e:	6822      	ldr	r2, [r4, #0]
    1180:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1184:	3301      	adds	r3, #1
    1186:	b2db      	uxtb	r3, r3
    1188:	7922      	ldrb	r2, [r4, #4]
    118a:	429a      	cmp	r2, r3
    118c:	d8f7      	bhi.n	117e <grid_ain_channel_init+0x1e>
	}
	
	instance->result_changed = 0;
    118e:	2000      	movs	r0, #0
    1190:	81a0      	strh	r0, [r4, #12]
	instance->result_value = 0;
    1192:	8120      	strh	r0, [r4, #8]
		
	return 0;
}
    1194:	bd38      	pop	{r3, r4, r5, pc}
    1196:	bf00      	nop
    1198:	0000c3a1 	.word	0x0000c3a1

0000119c <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    119c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    11a0:	4605      	mov	r5, r0
    11a2:	4689      	mov	r9, r1
    11a4:	4617      	mov	r7, r2
    11a6:	4698      	mov	r8, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    11a8:	0100      	lsls	r0, r0, #4
    11aa:	4b0c      	ldr	r3, [pc, #48]	; (11dc <grid_ain_init+0x40>)
    11ac:	4798      	blx	r3
    11ae:	4b0c      	ldr	r3, [pc, #48]	; (11e0 <grid_ain_init+0x44>)
    11b0:	6018      	str	r0, [r3, #0]

	for (uint8_t i=0; i<length; i++){
    11b2:	b185      	cbz	r5, 11d6 <grid_ain_init+0x3a>
    11b4:	3d01      	subs	r5, #1
    11b6:	b2ed      	uxtb	r5, r5
    11b8:	3501      	adds	r5, #1
    11ba:	012d      	lsls	r5, r5, #4
    11bc:	2400      	movs	r4, #0
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    11be:	469a      	mov	sl, r3
    11c0:	4e08      	ldr	r6, [pc, #32]	; (11e4 <grid_ain_init+0x48>)
    11c2:	4643      	mov	r3, r8
    11c4:	463a      	mov	r2, r7
    11c6:	4649      	mov	r1, r9
    11c8:	f8da 0000 	ldr.w	r0, [sl]
    11cc:	4420      	add	r0, r4
    11ce:	47b0      	blx	r6
    11d0:	3410      	adds	r4, #16
	for (uint8_t i=0; i<length; i++){
    11d2:	42ac      	cmp	r4, r5
    11d4:	d1f5      	bne.n	11c2 <grid_ain_init+0x26>
	}

	return 0;
}
    11d6:	2000      	movs	r0, #0
    11d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    11dc:	0000c3a1 	.word	0x0000c3a1
    11e0:	200022e0 	.word	0x200022e0
    11e4:	00001161 	.word	0x00001161

000011e8 <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
    11e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    11ec:	0100      	lsls	r0, r0, #4
    11ee:	4b3c      	ldr	r3, [pc, #240]	; (12e0 <grid_ain_add_sample+0xf8>)
    11f0:	f8d3 a000 	ldr.w	sl, [r3]
    11f4:	eb0a 0c00 	add.w	ip, sl, r0
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    11f8:	f89c 6004 	ldrb.w	r6, [ip, #4]
    11fc:	2e00      	cmp	r6, #0
    11fe:	d05b      	beq.n	12b8 <grid_ain_add_sample+0xd0>
    1200:	f85a 5000 	ldr.w	r5, [sl, r0]
    1204:	3d02      	subs	r5, #2
	
		uint16_t current = instance->buffer[i];
    1206:	2200      	movs	r2, #0
    1208:	4690      	mov	r8, r2
    120a:	4691      	mov	r9, r2
    120c:	4696      	mov	lr, r2
    120e:	f64f 77ff 	movw	r7, #65535	; 0xffff
    1212:	4614      	mov	r4, r2
    1214:	fa5f fb82 	uxtb.w	fp, r2
    1218:	f835 3f02 	ldrh.w	r3, [r5, #2]!
		
		sum += current;
    121c:	441c      	add	r4, r3
		
		if (current > maximum){
    121e:	4573      	cmp	r3, lr
    1220:	bf84      	itt	hi
    1222:	46d8      	movhi	r8, fp
			maximum = current;
    1224:	469e      	movhi	lr, r3
			maximum_index = i;
		}
		
		if (current < minimum){
    1226:	42bb      	cmp	r3, r7
    1228:	bf3c      	itt	cc
    122a:	46d9      	movcc	r9, fp
			minimum = current;
    122c:	461f      	movcc	r7, r3
    122e:	3201      	adds	r2, #1
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    1230:	b2d3      	uxtb	r3, r2
    1232:	42b3      	cmp	r3, r6
    1234:	d3ee      	bcc.n	1214 <grid_ain_add_sample+0x2c>
			minimum_index = i;
		}
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
    1236:	fbb4 f6f6 	udiv	r6, r4, r6
	
	if (value>average){		
    123a:	b2b6      	uxth	r6, r6
    123c:	428e      	cmp	r6, r1
    123e:	d23f      	bcs.n	12c0 <grid_ain_add_sample+0xd8>
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    1240:	f85a 3000 	ldr.w	r3, [sl, r0]
    1244:	440c      	add	r4, r1
    1246:	f833 2019 	ldrh.w	r2, [r3, r9, lsl #1]
    124a:	1aa4      	subs	r4, r4, r2
		instance->buffer[minimum_index] = value;		
    124c:	f823 1019 	strh.w	r1, [r3, r9, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
		instance->buffer[maximum_index] = value;
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    1250:	f89c 3004 	ldrb.w	r3, [ip, #4]
    1254:	fbb4 f4f3 	udiv	r4, r4, r3
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    1258:	f89c 3006 	ldrb.w	r3, [ip, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    125c:	f89c 5005 	ldrb.w	r5, [ip, #5]
	
	
	uint16_t downsampled = average>>downscale_factor;
    1260:	b2a6      	uxth	r6, r4
	uint8_t downscale_factor = (16-instance->result_resolution);
    1262:	f1c3 0010 	rsb	r0, r3, #16
	uint16_t downsampled = average>>downscale_factor;
    1266:	b2c0      	uxtb	r0, r0
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    1268:	1aeb      	subs	r3, r5, r3
	uint16_t upscaled    = downsampled<<upscale_factor;
    126a:	b2d9      	uxtb	r1, r3
	uint16_t downsampled = average>>downscale_factor;
    126c:	fa46 f300 	asr.w	r3, r6, r0
	uint16_t upscaled    = downsampled<<upscale_factor;
    1270:	b29b      	uxth	r3, r3
    1272:	408b      	lsls	r3, r1
    1274:	b29f      	uxth	r7, r3
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    1276:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    127a:	1b92      	subs	r2, r2, r6
    127c:	2a00      	cmp	r2, #0
    127e:	bfb8      	it	lt
    1280:	4252      	neglt	r2, r2
    1282:	2601      	movs	r6, #1
    1284:	fa06 f000 	lsl.w	r0, r6, r0
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    1288:	f8bc 6008 	ldrh.w	r6, [ip, #8]
    128c:	42be      	cmp	r6, r7
    128e:	d020      	beq.n	12d2 <grid_ain_add_sample+0xea>
    1290:	4282      	cmp	r2, r0
    1292:	dc08      	bgt.n	12a6 <grid_ain_add_sample+0xbe>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    1294:	2201      	movs	r2, #1
    1296:	fa02 f505 	lsl.w	r5, r2, r5
    129a:	fa02 f101 	lsl.w	r1, r2, r1
    129e:	1a69      	subs	r1, r5, r1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    12a0:	428f      	cmp	r7, r1
    12a2:	d000      	beq.n	12a6 <grid_ain_add_sample+0xbe>
    12a4:	b9c7      	cbnz	r7, 12d8 <grid_ain_add_sample+0xf0>
	average = sum/instance->buffer_depth;
    12a6:	f8ac 400a 	strh.w	r4, [ip, #10]
		
		instance->result_average = average;
		instance->result_value = upscaled;
    12aa:	f8ac 7008 	strh.w	r7, [ip, #8]
		instance->result_changed = 1;
    12ae:	2001      	movs	r0, #1
    12b0:	f8ac 000c 	strh.w	r0, [ip, #12]
		return 1;
    12b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t maximum_index = 0;
    12b8:	46b0      	mov	r8, r6
	uint8_t minimum_index = 0;
    12ba:	46b1      	mov	r9, r6
	uint32_t sum = 0;
    12bc:	2400      	movs	r4, #0
    12be:	e7ba      	b.n	1236 <grid_ain_add_sample+0x4e>
		sum = sum - instance->buffer[maximum_index] + value;
    12c0:	f85a 3000 	ldr.w	r3, [sl, r0]
    12c4:	440c      	add	r4, r1
    12c6:	f833 2018 	ldrh.w	r2, [r3, r8, lsl #1]
    12ca:	1aa4      	subs	r4, r4, r2
		instance->buffer[maximum_index] = value;
    12cc:	f823 1018 	strh.w	r1, [r3, r8, lsl #1]
    12d0:	e7be      	b.n	1250 <grid_ain_add_sample+0x68>
	}else{		
		return 0;
    12d2:	2000      	movs	r0, #0
    12d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    12d8:	2000      	movs	r0, #0
	}
	
}
    12da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    12de:	bf00      	nop
    12e0:	200022e0 	.word	0x200022e0

000012e4 <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    12e4:	4b02      	ldr	r3, [pc, #8]	; (12f0 <grid_ain_get_changed+0xc>)
    12e6:	681b      	ldr	r3, [r3, #0]
    12e8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    12ec:	7b00      	ldrb	r0, [r0, #12]
    12ee:	4770      	bx	lr
    12f0:	200022e0 	.word	0x200022e0

000012f4 <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    12f4:	4b09      	ldr	r3, [pc, #36]	; (131c <grid_ain_get_average+0x28>)
    12f6:	681b      	ldr	r3, [r3, #0]
    12f8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	instance->result_changed = 0;
    12fc:	2300      	movs	r3, #0
    12fe:	8183      	strh	r3, [r0, #12]
	
	if (resolution>6 && resolution<15){
    1300:	1fcb      	subs	r3, r1, #7
    1302:	b2db      	uxtb	r3, r3
    1304:	2b07      	cmp	r3, #7
    1306:	d806      	bhi.n	1316 <grid_ain_get_average+0x22>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    1308:	8903      	ldrh	r3, [r0, #8]
    130a:	7940      	ldrb	r0, [r0, #5]
    130c:	1a40      	subs	r0, r0, r1
    130e:	fa43 f000 	asr.w	r0, r3, r0
		
	}
	else{
		return 0;
	}
}
    1312:	b280      	uxth	r0, r0
    1314:	4770      	bx	lr
    1316:	2000      	movs	r0, #0
    1318:	e7fb      	b.n	1312 <grid_ain_get_average+0x1e>
    131a:	bf00      	nop
    131c:	200022e0 	.word	0x200022e0

00001320 <grid_buffer_init>:
// PORTS




uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
    1320:	b538      	push	{r3, r4, r5, lr}
    1322:	4604      	mov	r4, r0
    1324:	460d      	mov	r5, r1
	
	buf->buffer_length = length;
    1326:	8001      	strh	r1, [r0, #0]
	
	buf->read_length   = 0;
    1328:	2300      	movs	r3, #0
    132a:	81c3      	strh	r3, [r0, #14]
	
	buf->read_start    = 0;
    132c:	8103      	strh	r3, [r0, #8]
	buf->read_stop     = 0;
    132e:	8143      	strh	r3, [r0, #10]
	buf->read_active   = 0;
    1330:	8183      	strh	r3, [r0, #12]
	
	buf->write_start    = 0;
    1332:	8203      	strh	r3, [r0, #16]
	buf->write_stop     = 0;
    1334:	8243      	strh	r3, [r0, #18]
	buf->write_active   = 0;
    1336:	8283      	strh	r3, [r0, #20]
	

	buf->buffer_storage = (uint8_t*) malloc(sizeof(uint8_t)*buf->buffer_length);
    1338:	4608      	mov	r0, r1
    133a:	4b08      	ldr	r3, [pc, #32]	; (135c <grid_buffer_init+0x3c>)
    133c:	4798      	blx	r3
    133e:	6060      	str	r0, [r4, #4]
	
	while (buf->buffer_storage == NULL){
    1340:	b900      	cbnz	r0, 1344 <grid_buffer_init+0x24>
    1342:	e7fe      	b.n	1342 <grid_buffer_init+0x22>
		// TRAP: MALLOC FAILED
	}

	for (uint16_t i=0; i<buf->buffer_length; i++){
    1344:	b145      	cbz	r5, 1358 <grid_buffer_init+0x38>
    1346:	2300      	movs	r3, #0
		buf->buffer_storage[i] = 0;
    1348:	4619      	mov	r1, r3
    134a:	6862      	ldr	r2, [r4, #4]
    134c:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i=0; i<buf->buffer_length; i++){
    134e:	3301      	adds	r3, #1
    1350:	b29b      	uxth	r3, r3
    1352:	8822      	ldrh	r2, [r4, #0]
    1354:	429a      	cmp	r2, r3
    1356:	d8f8      	bhi.n	134a <grid_buffer_init+0x2a>
	}
	
	return 1;
	
}
    1358:	2001      	movs	r0, #1
    135a:	bd38      	pop	{r3, r4, r5, pc}
    135c:	0000c3a1 	.word	0x0000c3a1

00001360 <grid_buffer_write_size>:
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1360:	8903      	ldrh	r3, [r0, #8]
    1362:	8a02      	ldrh	r2, [r0, #16]
    1364:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    1366:	bf8f      	iteee	hi
    1368:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    136a:	8800      	ldrhls	r0, [r0, #0]
    136c:	18c0      	addls	r0, r0, r3
    136e:	1a80      	subls	r0, r0, r2
    1370:	b280      	uxth	r0, r0

	return space;

	
	
}
    1372:	4770      	bx	lr

00001374 <grid_buffer_write_init>:


uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    1374:	b410      	push	{r4}
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1376:	8903      	ldrh	r3, [r0, #8]
    1378:	8a02      	ldrh	r2, [r0, #16]
    137a:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    137c:	bf9c      	itt	ls
    137e:	8804      	ldrhls	r4, [r0, #0]
    1380:	191b      	addls	r3, r3, r4
    1382:	1a9b      	subs	r3, r3, r2
    1384:	b29b      	uxth	r3, r3
	}
	
	
	
	if (space>length){
    1386:	428b      	cmp	r3, r1
    1388:	d90a      	bls.n	13a0 <grid_buffer_write_init+0x2c>
		
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    138a:	440a      	add	r2, r1
    138c:	8804      	ldrh	r4, [r0, #0]
    138e:	fb92 f3f4 	sdiv	r3, r2, r4
    1392:	fb04 2213 	mls	r2, r4, r3, r2
    1396:	8242      	strh	r2, [r0, #18]
		
		return length;
    1398:	4608      	mov	r0, r1
	else{
		return 0; // failed
	}
	
	
}
    139a:	f85d 4b04 	ldr.w	r4, [sp], #4
    139e:	4770      	bx	lr
		return 0; // failed
    13a0:	2000      	movs	r0, #0
    13a2:	e7fa      	b.n	139a <grid_buffer_write_init+0x26>

000013a4 <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    13a4:	8a83      	ldrh	r3, [r0, #20]
    13a6:	6842      	ldr	r2, [r0, #4]
    13a8:	54d1      	strb	r1, [r2, r3]
		
	buf->write_active++;
    13aa:	8a83      	ldrh	r3, [r0, #20]
    13ac:	3301      	adds	r3, #1
	buf->write_active %= buf->buffer_length;
    13ae:	b29b      	uxth	r3, r3
    13b0:	8801      	ldrh	r1, [r0, #0]
    13b2:	fbb3 f2f1 	udiv	r2, r3, r1
    13b6:	fb01 3312 	mls	r3, r1, r2, r3
    13ba:	8283      	strh	r3, [r0, #20]
		
	return 1;
		

}
    13bc:	2001      	movs	r0, #1
    13be:	4770      	bx	lr

000013c0 <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    13c0:	8a83      	ldrh	r3, [r0, #20]
    13c2:	8a42      	ldrh	r2, [r0, #18]
    13c4:	429a      	cmp	r2, r3
    13c6:	d000      	beq.n	13ca <grid_buffer_write_acknowledge+0xa>
    13c8:	e7fe      	b.n	13c8 <grid_buffer_write_acknowledge+0x8>
		
		
		buf->write_start = buf->write_active;
    13ca:	8203      	strh	r3, [r0, #16]
			//TRAP xx
		}
	}
	
	
}
    13cc:	2001      	movs	r0, #1
    13ce:	4770      	bx	lr

000013d0 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    13d0:	8983      	ldrh	r3, [r0, #12]
    13d2:	8942      	ldrh	r2, [r0, #10]
    13d4:	429a      	cmp	r2, r3
    13d6:	d000      	beq.n	13da <grid_buffer_read_size+0xa>
    13d8:	e7fe      	b.n	13d8 <grid_buffer_read_size+0x8>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    13da:	8902      	ldrh	r2, [r0, #8]
    13dc:	429a      	cmp	r2, r3
    13de:	d000      	beq.n	13e2 <grid_buffer_read_size+0x12>
    13e0:	e7fe      	b.n	13e0 <grid_buffer_read_size+0x10>
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    13e2:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    13e4:	8a05      	ldrh	r5, [r0, #16]
    13e6:	42ab      	cmp	r3, r5
    13e8:	d025      	beq.n	1436 <grid_buffer_read_size+0x66>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    13ea:	8804      	ldrh	r4, [r0, #0]
    13ec:	b1fc      	cbz	r4, 142e <grid_buffer_read_size+0x5e>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    13ee:	4626      	mov	r6, r4
    13f0:	fb93 f2f4 	sdiv	r2, r3, r4
    13f4:	fb04 3212 	mls	r2, r4, r2, r3
		
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;
    13f8:	b291      	uxth	r1, r2
    13fa:	428d      	cmp	r5, r1
    13fc:	d01d      	beq.n	143a <grid_buffer_read_size+0x6a>
		
		if (buf->buffer_storage[index] == '\n'){
    13fe:	6840      	ldr	r0, [r0, #4]
    1400:	5c42      	ldrb	r2, [r0, r1]
    1402:	2a0a      	cmp	r2, #10
    1404:	d114      	bne.n	1430 <grid_buffer_read_size+0x60>
    1406:	2300      	movs	r3, #0
						
			return i+1; // packet length
    1408:	3301      	adds	r3, #1
    140a:	b298      	uxth	r0, r3
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    140c:	bcf0      	pop	{r4, r5, r6, r7}
    140e:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1410:	fb92 f1f6 	sdiv	r1, r2, r6
    1414:	fb06 2111 	mls	r1, r6, r1, r2
		if (index == buf->write_start) return 0;
    1418:	b28f      	uxth	r7, r1
    141a:	42bd      	cmp	r5, r7
    141c:	d00f      	beq.n	143e <grid_buffer_read_size+0x6e>
    141e:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    1420:	5dc1      	ldrb	r1, [r0, r7]
    1422:	290a      	cmp	r1, #10
    1424:	d0f0      	beq.n	1408 <grid_buffer_read_size+0x38>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    1426:	3301      	adds	r3, #1
    1428:	b29b      	uxth	r3, r3
    142a:	42a3      	cmp	r3, r4
    142c:	d1f0      	bne.n	1410 <grid_buffer_read_size+0x40>
    142e:	e7fe      	b.n	142e <grid_buffer_read_size+0x5e>
    1430:	1c5a      	adds	r2, r3, #1
		if (buf->buffer_storage[index] == '\n'){
    1432:	2300      	movs	r3, #0
    1434:	e7f7      	b.n	1426 <grid_buffer_read_size+0x56>
		return 0;
    1436:	2000      	movs	r0, #0
    1438:	e7e8      	b.n	140c <grid_buffer_read_size+0x3c>
		if (index == buf->write_start) return 0;
    143a:	2000      	movs	r0, #0
    143c:	e7e6      	b.n	140c <grid_buffer_read_size+0x3c>
    143e:	2000      	movs	r0, #0
    1440:	e7e4      	b.n	140c <grid_buffer_read_size+0x3c>

00001442 <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    1442:	8982      	ldrh	r2, [r0, #12]
    1444:	8943      	ldrh	r3, [r0, #10]
    1446:	4293      	cmp	r3, r2
    1448:	d000      	beq.n	144c <grid_buffer_read_init+0xa>
    144a:	e7fe      	b.n	144a <grid_buffer_read_init+0x8>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    144c:	8903      	ldrh	r3, [r0, #8]
    144e:	4293      	cmp	r3, r2
    1450:	d000      	beq.n	1454 <grid_buffer_read_init+0x12>
    1452:	e7fe      	b.n	1452 <grid_buffer_read_init+0x10>
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    1454:	b5f0      	push	{r4, r5, r6, r7, lr}
		while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    1456:	8a05      	ldrh	r5, [r0, #16]
    1458:	42aa      	cmp	r2, r5
    145a:	d031      	beq.n	14c0 <grid_buffer_read_init+0x7e>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    145c:	8804      	ldrh	r4, [r0, #0]
    145e:	b35c      	cbz	r4, 14b8 <grid_buffer_read_init+0x76>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1460:	4626      	mov	r6, r4
    1462:	fb92 f3f4 	sdiv	r3, r2, r4
    1466:	fb04 2313 	mls	r3, r4, r3, r2
			
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;	
    146a:	b299      	uxth	r1, r3
    146c:	428d      	cmp	r5, r1
    146e:	d029      	beq.n	14c4 <grid_buffer_read_init+0x82>
					
		if (buf->buffer_storage[index] == '\n'){
    1470:	6847      	ldr	r7, [r0, #4]
    1472:	460b      	mov	r3, r1
    1474:	5c79      	ldrb	r1, [r7, r1]
    1476:	290a      	cmp	r1, #10
    1478:	d11f      	bne.n	14ba <grid_buffer_read_init+0x78>
    147a:	2100      	movs	r1, #0
								
			buf->read_stop = (index+1)%buf->buffer_length;
    147c:	3301      	adds	r3, #1
    147e:	fb93 f2f4 	sdiv	r2, r3, r4
    1482:	fb04 3312 	mls	r3, r4, r2, r3
    1486:	8143      	strh	r3, [r0, #10]
					
			buf->read_length = i+1;
    1488:	1c4b      	adds	r3, r1, #1
    148a:	b29b      	uxth	r3, r3
    148c:	81c3      	strh	r3, [r0, #14]
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    148e:	4618      	mov	r0, r3
    1490:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1492:	fb92 f3f6 	sdiv	r3, r2, r6
    1496:	fb06 2313 	mls	r3, r6, r3, r2
		if (index == buf->write_start) return 0;	
    149a:	fa1f fe83 	uxth.w	lr, r3
    149e:	4575      	cmp	r5, lr
    14a0:	d012      	beq.n	14c8 <grid_buffer_read_init+0x86>
    14a2:	4673      	mov	r3, lr
    14a4:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    14a6:	f817 e00e 	ldrb.w	lr, [r7, lr]
    14aa:	f1be 0f0a 	cmp.w	lr, #10
    14ae:	d0e5      	beq.n	147c <grid_buffer_read_init+0x3a>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    14b0:	3101      	adds	r1, #1
    14b2:	b289      	uxth	r1, r1
    14b4:	42a1      	cmp	r1, r4
    14b6:	d1ec      	bne.n	1492 <grid_buffer_read_init+0x50>
    14b8:	e7fe      	b.n	14b8 <grid_buffer_read_init+0x76>
    14ba:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    14bc:	2100      	movs	r1, #0
    14be:	e7f7      	b.n	14b0 <grid_buffer_read_init+0x6e>
		return 0;
    14c0:	2300      	movs	r3, #0
    14c2:	e7e4      	b.n	148e <grid_buffer_read_init+0x4c>
		if (index == buf->write_start) return 0;	
    14c4:	2300      	movs	r3, #0
    14c6:	e7e2      	b.n	148e <grid_buffer_read_init+0x4c>
    14c8:	2300      	movs	r3, #0
    14ca:	e7e0      	b.n	148e <grid_buffer_read_init+0x4c>

000014cc <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    14cc:	8983      	ldrh	r3, [r0, #12]
    14ce:	8941      	ldrh	r1, [r0, #10]
    14d0:	4299      	cmp	r1, r3
    14d2:	d00e      	beq.n	14f2 <grid_buffer_read_character+0x26>
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    14d4:	b410      	push	{r4}
    14d6:	4602      	mov	r2, r0
		
		uint8_t character = buf->buffer_storage[buf->read_active];
    14d8:	6841      	ldr	r1, [r0, #4]
    14da:	5cc8      	ldrb	r0, [r1, r3]
		
		buf->read_active++;
    14dc:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    14de:	b29b      	uxth	r3, r3
    14e0:	8814      	ldrh	r4, [r2, #0]
    14e2:	fbb3 f1f4 	udiv	r1, r3, r4
    14e6:	fb04 3311 	mls	r3, r4, r1, r3
    14ea:	8193      	strh	r3, [r2, #12]
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    14ec:	f85d 4b04 	ldr.w	r4, [sp], #4
    14f0:	4770      	bx	lr
    14f2:	e7fe      	b.n	14f2 <grid_buffer_read_character+0x26>

000014f4 <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    14f4:	8983      	ldrh	r3, [r0, #12]
    14f6:	8942      	ldrh	r2, [r0, #10]
    14f8:	429a      	cmp	r2, r3
    14fa:	d000      	beq.n	14fe <grid_buffer_read_acknowledge+0xa>
    14fc:	e7fe      	b.n	14fc <grid_buffer_read_acknowledge+0x8>
		buf->read_start = buf->read_stop;
    14fe:	8103      	strh	r3, [r0, #8]
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    1500:	2001      	movs	r0, #1
    1502:	4770      	bx	lr

00001504 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, uint16_t tx_buf_size, uint16_t rx_buf_size, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma, struct grid_ui_report* p_report){
    1504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1508:	4604      	mov	r4, r0
    150a:	4690      	mov	r8, r2
    150c:	461f      	mov	r7, r3
    150e:	f89d 5018 	ldrb.w	r5, [sp, #24]
	
	grid_buffer_init(&por->tx_buffer, tx_buf_size);
    1512:	f500 607d 	add.w	r0, r0, #4048	; 0xfd0
    1516:	4e3b      	ldr	r6, [pc, #236]	; (1604 <grid_port_init+0x100>)
    1518:	47b0      	blx	r6
	grid_buffer_init(&por->rx_buffer, rx_buf_size);
    151a:	4641      	mov	r1, r8
    151c:	f604 70e8 	addw	r0, r4, #4072	; 0xfe8
    1520:	47b0      	blx	r6
	
	por->ping_report = p_report;
    1522:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1524:	6063      	str	r3, [r4, #4]
	
	por->cooldown = 0;
    1526:	2300      	movs	r3, #0
    1528:	6023      	str	r3, [r4, #0]
	
	por->dma_channel = dma;
    152a:	f89d 2020 	ldrb.w	r2, [sp, #32]
    152e:	73a2      	strb	r2, [r4, #14]
	
	por->direction = dir;
    1530:	f89d 201c 	ldrb.w	r2, [sp, #28]
    1534:	7362      	strb	r2, [r4, #13]
	
	por->usart	= usart;
    1536:	60a7      	str	r7, [r4, #8]
	por->type		= type;
    1538:	7325      	strb	r5, [r4, #12]
	
	por->tx_double_buffer_status	= 0;
    153a:	8223      	strh	r3, [r4, #16]
	por->rx_double_buffer_status	= 0;
    153c:	6263      	str	r3, [r4, #36]	; 0x24
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;		
    153e:	4619      	mov	r1, r3
    1540:	18e2      	adds	r2, r4, r3
    1542:	f882 1030 	strb.w	r1, [r2, #48]	; 0x30
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    1546:	3301      	adds	r3, #1
    1548:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    154c:	d1f8      	bne.n	1540 <grid_port_init+0x3c>
    154e:	2300      	movs	r3, #0
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[i] = 0;
    1550:	4619      	mov	r1, r3
    1552:	18e2      	adds	r2, r4, r3
    1554:	f882 1800 	strb.w	r1, [r2, #2048]	; 0x800
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    1558:	3301      	adds	r3, #1
    155a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    155e:	d1f8      	bne.n	1552 <grid_port_init+0x4e>
	}
	
	por->partner_fi = 0;
    1560:	2300      	movs	r3, #0
    1562:	f241 0204 	movw	r2, #4100	; 0x1004
    1566:	54a3      	strb	r3, [r4, r2]
	
	por->partner_hwcfg = 0;
    1568:	f504 5280 	add.w	r2, r4, #4096	; 0x1000
    156c:	6013      	str	r3, [r2, #0]
	por->partner_status = 1;
    156e:	2201      	movs	r2, #1
    1570:	f241 0307 	movw	r3, #4103	; 0x1007
    1574:	54e2      	strb	r2, [r4, r3]
	
	
	
	if (type == GRID_PORT_TYPE_USART){	
    1576:	4295      	cmp	r5, r2
    1578:	d005      	beq.n	1586 <grid_port_init+0x82>
			por->dy = 0;
		}
		
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    157a:	2201      	movs	r2, #1
    157c:	f241 0307 	movw	r3, #4103	; 0x1007
    1580:	54e2      	strb	r2, [r4, r3]
    1582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		por->partner_status = 0;
    1586:	2300      	movs	r3, #0
    1588:	f241 0207 	movw	r2, #4103	; 0x1007
    158c:	54a3      	strb	r3, [r4, r2]
		por->partner_fi = 0;
    158e:	f241 0204 	movw	r2, #4100	; 0x1004
    1592:	54a3      	strb	r3, [r4, r2]
		if (por->direction == GRID_MSG_NORTH){
    1594:	7b63      	ldrb	r3, [r4, #13]
    1596:	b2db      	uxtb	r3, r3
    1598:	2b11      	cmp	r3, #17
    159a:	d015      	beq.n	15c8 <grid_port_init+0xc4>
		else if (por->direction == GRID_MSG_EAST){
    159c:	7b63      	ldrb	r3, [r4, #13]
    159e:	b2db      	uxtb	r3, r3
    15a0:	2b12      	cmp	r3, #18
    15a2:	d01b      	beq.n	15dc <grid_port_init+0xd8>
		else if (por->direction == GRID_MSG_SOUTH){
    15a4:	7b63      	ldrb	r3, [r4, #13]
    15a6:	b2db      	uxtb	r3, r3
    15a8:	2b13      	cmp	r3, #19
    15aa:	d021      	beq.n	15f0 <grid_port_init+0xec>
		else if (por->direction == GRID_MSG_WEST){
    15ac:	7b63      	ldrb	r3, [r4, #13]
    15ae:	b2db      	uxtb	r3, r3
    15b0:	2b14      	cmp	r3, #20
    15b2:	d1e6      	bne.n	1582 <grid_port_init+0x7e>
			por->dx = -1;
    15b4:	22ff      	movs	r2, #255	; 0xff
    15b6:	f241 0305 	movw	r3, #4101	; 0x1005
    15ba:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    15bc:	2200      	movs	r2, #0
    15be:	f241 0306 	movw	r3, #4102	; 0x1006
    15c2:	54e2      	strb	r2, [r4, r3]
    15c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 0;
    15c8:	2200      	movs	r2, #0
    15ca:	f241 0305 	movw	r3, #4101	; 0x1005
    15ce:	54e2      	strb	r2, [r4, r3]
			por->dy = 1;
    15d0:	2201      	movs	r2, #1
    15d2:	f241 0306 	movw	r3, #4102	; 0x1006
    15d6:	54e2      	strb	r2, [r4, r3]
    15d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 1;
    15dc:	2201      	movs	r2, #1
    15de:	f241 0305 	movw	r3, #4101	; 0x1005
    15e2:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    15e4:	2200      	movs	r2, #0
    15e6:	f241 0306 	movw	r3, #4102	; 0x1006
    15ea:	54e2      	strb	r2, [r4, r3]
    15ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 0;
    15f0:	2200      	movs	r2, #0
    15f2:	f241 0305 	movw	r3, #4101	; 0x1005
    15f6:	54e2      	strb	r2, [r4, r3]
			por->dy = -1;
    15f8:	22ff      	movs	r2, #255	; 0xff
    15fa:	f241 0306 	movw	r3, #4102	; 0x1006
    15fe:	54e2      	strb	r2, [r4, r3]
    1600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1604:	00001321 	.word	0x00001321

00001608 <grid_port_init_all>:
	}
	
}

void grid_port_init_all(void){
    1608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    160c:	b084      	sub	sp, #16
	
	struct grid_ui_model* mod = &grid_ui_state;
	
	grid_port_init(&GRID_PORT_N, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_MSG_NORTH ,0, &mod->report_array[GRID_REPORT_INDEX_PING_NORTH]);
    160e:	4f30      	ldr	r7, [pc, #192]	; (16d0 <grid_port_init_all+0xc8>)
    1610:	687b      	ldr	r3, [r7, #4]
    1612:	3310      	adds	r3, #16
    1614:	9303      	str	r3, [sp, #12]
    1616:	2500      	movs	r5, #0
    1618:	9502      	str	r5, [sp, #8]
    161a:	2311      	movs	r3, #17
    161c:	9301      	str	r3, [sp, #4]
    161e:	2401      	movs	r4, #1
    1620:	9400      	str	r4, [sp, #0]
    1622:	4b2c      	ldr	r3, [pc, #176]	; (16d4 <grid_port_init_all+0xcc>)
    1624:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    1628:	4611      	mov	r1, r2
    162a:	482b      	ldr	r0, [pc, #172]	; (16d8 <grid_port_init_all+0xd0>)
    162c:	4e2b      	ldr	r6, [pc, #172]	; (16dc <grid_port_init_all+0xd4>)
    162e:	47b0      	blx	r6
	grid_port_init(&GRID_PORT_E, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_MSG_EAST  ,1, &mod->report_array[GRID_REPORT_INDEX_PING_EAST]);
    1630:	687b      	ldr	r3, [r7, #4]
    1632:	3320      	adds	r3, #32
    1634:	9303      	str	r3, [sp, #12]
    1636:	9402      	str	r4, [sp, #8]
    1638:	2312      	movs	r3, #18
    163a:	9301      	str	r3, [sp, #4]
    163c:	9400      	str	r4, [sp, #0]
    163e:	4b28      	ldr	r3, [pc, #160]	; (16e0 <grid_port_init_all+0xd8>)
    1640:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    1644:	4611      	mov	r1, r2
    1646:	4827      	ldr	r0, [pc, #156]	; (16e4 <grid_port_init_all+0xdc>)
    1648:	47b0      	blx	r6
	grid_port_init(&GRID_PORT_S, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_MSG_SOUTH ,2, &mod->report_array[GRID_REPORT_INDEX_PING_SOUTH]);
    164a:	687b      	ldr	r3, [r7, #4]
    164c:	3330      	adds	r3, #48	; 0x30
    164e:	9303      	str	r3, [sp, #12]
    1650:	f04f 0802 	mov.w	r8, #2
    1654:	f8cd 8008 	str.w	r8, [sp, #8]
    1658:	2313      	movs	r3, #19
    165a:	9301      	str	r3, [sp, #4]
    165c:	9400      	str	r4, [sp, #0]
    165e:	4b22      	ldr	r3, [pc, #136]	; (16e8 <grid_port_init_all+0xe0>)
    1660:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    1664:	4611      	mov	r1, r2
    1666:	4821      	ldr	r0, [pc, #132]	; (16ec <grid_port_init_all+0xe4>)
    1668:	47b0      	blx	r6
	grid_port_init(&GRID_PORT_W, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_MSG_WEST  ,3, &mod->report_array[GRID_REPORT_INDEX_PING_WEST]);
    166a:	687b      	ldr	r3, [r7, #4]
    166c:	3340      	adds	r3, #64	; 0x40
    166e:	9303      	str	r3, [sp, #12]
    1670:	2703      	movs	r7, #3
    1672:	9702      	str	r7, [sp, #8]
    1674:	2314      	movs	r3, #20
    1676:	9301      	str	r3, [sp, #4]
    1678:	9400      	str	r4, [sp, #0]
    167a:	4b1d      	ldr	r3, [pc, #116]	; (16f0 <grid_port_init_all+0xe8>)
    167c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    1680:	4611      	mov	r1, r2
    1682:	481c      	ldr	r0, [pc, #112]	; (16f4 <grid_port_init_all+0xec>)
    1684:	47b0      	blx	r6
	
	grid_port_init(&GRID_PORT_U, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, NULL, GRID_PORT_TYPE_UI, 0, -1, NULL);
    1686:	f8df 9074 	ldr.w	r9, [pc, #116]	; 16fc <grid_port_init_all+0xf4>
    168a:	9503      	str	r5, [sp, #12]
    168c:	f04f 0aff 	mov.w	sl, #255	; 0xff
    1690:	f8cd a008 	str.w	sl, [sp, #8]
    1694:	9501      	str	r5, [sp, #4]
    1696:	9700      	str	r7, [sp, #0]
    1698:	462b      	mov	r3, r5
    169a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    169e:	4611      	mov	r1, r2
    16a0:	4648      	mov	r0, r9
    16a2:	47b0      	blx	r6
	grid_port_init(&GRID_PORT_H, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, NULL, GRID_PORT_TYPE_USB, 0, -1, NULL);	
    16a4:	4f14      	ldr	r7, [pc, #80]	; (16f8 <grid_port_init_all+0xf0>)
    16a6:	9503      	str	r5, [sp, #12]
    16a8:	f8cd a008 	str.w	sl, [sp, #8]
    16ac:	9501      	str	r5, [sp, #4]
    16ae:	f8cd 8000 	str.w	r8, [sp]
    16b2:	462b      	mov	r3, r5
    16b4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    16b8:	4611      	mov	r1, r2
    16ba:	4638      	mov	r0, r7
    16bc:	47b0      	blx	r6
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    16be:	f241 0307 	movw	r3, #4103	; 0x1007
    16c2:	f809 4003 	strb.w	r4, [r9, r3]
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    16c6:	54fc      	strb	r4, [r7, r3]
	
	
}
    16c8:	b004      	add	sp, #16
    16ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    16ce:	bf00      	nop
    16d0:	20003300 	.word	0x20003300
    16d4:	200010d8 	.word	0x200010d8
    16d8:	200012ac 	.word	0x200012ac
    16dc:	00001505 	.word	0x00001505
    16e0:	20001084 	.word	0x20001084
    16e4:	200067f0 	.word	0x200067f0
    16e8:	200011dc 	.word	0x200011dc
    16ec:	200047dc 	.word	0x200047dc
    16f0:	2000118c 	.word	0x2000118c
    16f4:	200037c0 	.word	0x200037c0
    16f8:	200057e8 	.word	0x200057e8
    16fc:	200022f8 	.word	0x200022f8

00001700 <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    1700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1704:	b093      	sub	sp, #76	; 0x4c
    1706:	af02      	add	r7, sp, #8
    1708:	4605      	mov	r5, r0
    170a:	468a      	mov	sl, r1
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    170c:	f600 73e8 	addw	r3, r0, #4072	; 0xfe8
    1710:	60bb      	str	r3, [r7, #8]
    1712:	4618      	mov	r0, r3
    1714:	4b5e      	ldr	r3, [pc, #376]	; (1890 <grid_port_process_inbound+0x190>)
    1716:	4798      	blx	r3
	
	if (!packet_size){
    1718:	b920      	cbnz	r0, 1724 <grid_port_process_inbound+0x24>
    171a:	2000      	movs	r0, #0
		}	

		
	}
		
}
    171c:	3744      	adds	r7, #68	; 0x44
    171e:	46bd      	mov	sp, r7
    1720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1724:	4680      	mov	r8, r0
	}else{
    1726:	f8c7 d004 	str.w	sp, [r7, #4]
		port_array_default[0] = &GRID_PORT_N;
    172a:	4b5a      	ldr	r3, [pc, #360]	; (1894 <grid_port_process_inbound+0x194>)
    172c:	613b      	str	r3, [r7, #16]
		port_array_default[1] = &GRID_PORT_E;
    172e:	4b5a      	ldr	r3, [pc, #360]	; (1898 <grid_port_process_inbound+0x198>)
    1730:	617b      	str	r3, [r7, #20]
		port_array_default[2] = &GRID_PORT_S;
    1732:	4b5a      	ldr	r3, [pc, #360]	; (189c <grid_port_process_inbound+0x19c>)
    1734:	61bb      	str	r3, [r7, #24]
		port_array_default[3] = &GRID_PORT_W;
    1736:	4b5a      	ldr	r3, [pc, #360]	; (18a0 <grid_port_process_inbound+0x1a0>)
    1738:	61fb      	str	r3, [r7, #28]
		port_array_default[4] = &GRID_PORT_U;
    173a:	4b5a      	ldr	r3, [pc, #360]	; (18a4 <grid_port_process_inbound+0x1a4>)
    173c:	623b      	str	r3, [r7, #32]
		port_array_default[5] = &GRID_PORT_H;
    173e:	4b5a      	ldr	r3, [pc, #360]	; (18a8 <grid_port_process_inbound+0x1a8>)
    1740:	627b      	str	r3, [r7, #36]	; 0x24
    1742:	f107 0310 	add.w	r3, r7, #16
    1746:	f107 0028 	add.w	r0, r7, #40	; 0x28
		uint8_t j=0;
    174a:	2400      	movs	r4, #0
			if (port_array_default[i]->partner_status != 0){
    174c:	f241 0107 	movw	r1, #4103	; 0x1007
    1750:	e001      	b.n	1756 <grid_port_process_inbound+0x56>
		for(uint8_t i=0; i<port_count; i++){
    1752:	4283      	cmp	r3, r0
    1754:	d00d      	beq.n	1772 <grid_port_process_inbound+0x72>
			if (port_array_default[i]->partner_status != 0){
    1756:	f853 2b04 	ldr.w	r2, [r3], #4
    175a:	5c56      	ldrb	r6, [r2, r1]
    175c:	2e00      	cmp	r6, #0
    175e:	d0f8      	beq.n	1752 <grid_port_process_inbound+0x52>
				port_array[j] = port_array_default[i];
    1760:	f107 0640 	add.w	r6, r7, #64	; 0x40
    1764:	eb06 0684 	add.w	r6, r6, r4, lsl #2
    1768:	f846 2c18 	str.w	r2, [r6, #-24]
				j++;
    176c:	3401      	adds	r4, #1
    176e:	b2e4      	uxtb	r4, r4
    1770:	e7ef      	b.n	1752 <grid_port_process_inbound+0x52>
		for (uint8_t i=0; i<port_count; i++)
    1772:	2c00      	cmp	r4, #0
    1774:	d079      	beq.n	186a <grid_port_process_inbound+0x16a>
    1776:	f107 0928 	add.w	r9, r7, #40	; 0x28
    177a:	1e66      	subs	r6, r4, #1
    177c:	b2f6      	uxtb	r6, r6
    177e:	3601      	adds	r6, #1
    1780:	eb09 0686 	add.w	r6, r9, r6, lsl #2
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    1784:	f8df b140 	ldr.w	fp, [pc, #320]	; 18c8 <grid_port_process_inbound+0x1c8>
    1788:	f8c7 900c 	str.w	r9, [r7, #12]
    178c:	e007      	b.n	179e <grid_port_process_inbound+0x9e>
    178e:	f500 607d 	add.w	r0, r0, #4048	; 0xfd0
    1792:	47d8      	blx	fp
    1794:	4580      	cmp	r8, r0
    1796:	d80c      	bhi.n	17b2 <grid_port_process_inbound+0xb2>
		for (uint8_t i=0; i<port_count; i++)
    1798:	68fb      	ldr	r3, [r7, #12]
    179a:	42b3      	cmp	r3, r6
    179c:	d016      	beq.n	17cc <grid_port_process_inbound+0xcc>
			if (port_array[i] != por || loopback){
    179e:	68fb      	ldr	r3, [r7, #12]
    17a0:	f853 0b04 	ldr.w	r0, [r3], #4
    17a4:	60fb      	str	r3, [r7, #12]
    17a6:	4285      	cmp	r5, r0
    17a8:	d1f1      	bne.n	178e <grid_port_process_inbound+0x8e>
    17aa:	f1ba 0f00 	cmp.w	sl, #0
    17ae:	d0f3      	beq.n	1798 <grid_port_process_inbound+0x98>
    17b0:	e7ed      	b.n	178e <grid_port_process_inbound+0x8e>
					grid_sys_alert_set_alert(&grid_sys_state, 100,100,0,2,200);
    17b2:	23c8      	movs	r3, #200	; 0xc8
    17b4:	9301      	str	r3, [sp, #4]
    17b6:	2302      	movs	r3, #2
    17b8:	9300      	str	r3, [sp, #0]
    17ba:	2300      	movs	r3, #0
    17bc:	2264      	movs	r2, #100	; 0x64
    17be:	4611      	mov	r1, r2
    17c0:	483a      	ldr	r0, [pc, #232]	; (18ac <grid_port_process_inbound+0x1ac>)
    17c2:	4c3b      	ldr	r4, [pc, #236]	; (18b0 <grid_port_process_inbound+0x1b0>)
    17c4:	47a0      	blx	r4
    17c6:	f8d7 d004 	ldr.w	sp, [r7, #4]
    17ca:	e7a6      	b.n	171a <grid_port_process_inbound+0x1a>
    17cc:	469b      	mov	fp, r3
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    17ce:	68b8      	ldr	r0, [r7, #8]
    17d0:	4b38      	ldr	r3, [pc, #224]	; (18b4 <grid_port_process_inbound+0x1b4>)
    17d2:	4798      	blx	r3
    17d4:	4580      	cmp	r8, r0
    17d6:	d000      	beq.n	17da <grid_port_process_inbound+0xda>
    17d8:	e7fe      	b.n	17d8 <grid_port_process_inbound+0xd8>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    17da:	4e37      	ldr	r6, [pc, #220]	; (18b8 <grid_port_process_inbound+0x1b8>)
    17dc:	e004      	b.n	17e8 <grid_port_process_inbound+0xe8>
			if (port_array[i] != por || loopback){
    17de:	f1ba 0f00 	cmp.w	sl, #0
    17e2:	d105      	bne.n	17f0 <grid_port_process_inbound+0xf0>
		for (uint8_t i=0; i<port_count; i++)
    17e4:	45d9      	cmp	r9, fp
    17e6:	d045      	beq.n	1874 <grid_port_process_inbound+0x174>
			if (port_array[i] != por || loopback){
    17e8:	f859 0b04 	ldr.w	r0, [r9], #4
    17ec:	4285      	cmp	r5, r0
    17ee:	d0f6      	beq.n	17de <grid_port_process_inbound+0xde>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    17f0:	4641      	mov	r1, r8
    17f2:	f500 607d 	add.w	r0, r0, #4048	; 0xfd0
    17f6:	47b0      	blx	r6
    17f8:	e7f4      	b.n	17e4 <grid_port_process_inbound+0xe4>
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    17fa:	6879      	ldr	r1, [r7, #4]
    17fc:	f500 607d 	add.w	r0, r0, #4048	; 0xfd0
    1800:	47c8      	blx	r9
			for (uint8_t i=0; i<port_count; i++){
    1802:	68fb      	ldr	r3, [r7, #12]
    1804:	42b3      	cmp	r3, r6
    1806:	d007      	beq.n	1818 <grid_port_process_inbound+0x118>
				if (port_array[i] != por || loopback){
    1808:	f856 0b04 	ldr.w	r0, [r6], #4
    180c:	4285      	cmp	r5, r0
    180e:	d1f4      	bne.n	17fa <grid_port_process_inbound+0xfa>
    1810:	f1ba 0f00 	cmp.w	sl, #0
    1814:	d0f5      	beq.n	1802 <grid_port_process_inbound+0x102>
    1816:	e7f0      	b.n	17fa <grid_port_process_inbound+0xfa>
    1818:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t j=0; j<packet_size; j++)
    181c:	fa1f f38b 	uxth.w	r3, fp
    1820:	4543      	cmp	r3, r8
    1822:	d208      	bcs.n	1836 <grid_port_process_inbound+0x136>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    1824:	68b8      	ldr	r0, [r7, #8]
    1826:	4b25      	ldr	r3, [pc, #148]	; (18bc <grid_port_process_inbound+0x1bc>)
    1828:	4798      	blx	r3
    182a:	6078      	str	r0, [r7, #4]
			for (uint8_t i=0; i<port_count; i++){
    182c:	2c00      	cmp	r4, #0
    182e:	d0f3      	beq.n	1818 <grid_port_process_inbound+0x118>
    1830:	f107 0628 	add.w	r6, r7, #40	; 0x28
    1834:	e7e8      	b.n	1808 <grid_port_process_inbound+0x108>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    1836:	68b8      	ldr	r0, [r7, #8]
    1838:	4b21      	ldr	r3, [pc, #132]	; (18c0 <grid_port_process_inbound+0x1c0>)
    183a:	4798      	blx	r3
		for (uint8_t i=0; i<port_count; i++)
    183c:	2c00      	cmp	r4, #0
    183e:	f43f af6d 	beq.w	171c <grid_port_process_inbound+0x1c>
    1842:	f107 0428 	add.w	r4, r7, #40	; 0x28
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    1846:	4e1f      	ldr	r6, [pc, #124]	; (18c4 <grid_port_process_inbound+0x1c4>)
    1848:	68fb      	ldr	r3, [r7, #12]
    184a:	4698      	mov	r8, r3
    184c:	e005      	b.n	185a <grid_port_process_inbound+0x15a>
			if (port_array[i] != por || loopback){
    184e:	f1ba 0f00 	cmp.w	sl, #0
    1852:	d106      	bne.n	1862 <grid_port_process_inbound+0x162>
		for (uint8_t i=0; i<port_count; i++)
    1854:	45a0      	cmp	r8, r4
    1856:	f43f af61 	beq.w	171c <grid_port_process_inbound+0x1c>
			if (port_array[i] != por || loopback){
    185a:	f854 0b04 	ldr.w	r0, [r4], #4
    185e:	4285      	cmp	r5, r0
    1860:	d0f5      	beq.n	184e <grid_port_process_inbound+0x14e>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    1862:	f500 607d 	add.w	r0, r0, #4048	; 0xfd0
    1866:	47b0      	blx	r6
    1868:	e7f4      	b.n	1854 <grid_port_process_inbound+0x154>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    186a:	68b8      	ldr	r0, [r7, #8]
    186c:	4b11      	ldr	r3, [pc, #68]	; (18b4 <grid_port_process_inbound+0x1b4>)
    186e:	4798      	blx	r3
    1870:	4540      	cmp	r0, r8
    1872:	d1b1      	bne.n	17d8 <grid_port_process_inbound+0xd8>
    1874:	1e63      	subs	r3, r4, #1
    1876:	b2db      	uxtb	r3, r3
    1878:	f107 0240 	add.w	r2, r7, #64	; 0x40
    187c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    1880:	3b14      	subs	r3, #20
		for (uint8_t i=0; i<port_count; i++)
    1882:	f04f 0b00 	mov.w	fp, #0
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    1886:	f8df 9044 	ldr.w	r9, [pc, #68]	; 18cc <grid_port_process_inbound+0x1cc>
    188a:	60fb      	str	r3, [r7, #12]
    188c:	e7ca      	b.n	1824 <grid_port_process_inbound+0x124>
    188e:	bf00      	nop
    1890:	000013d1 	.word	0x000013d1
    1894:	200012ac 	.word	0x200012ac
    1898:	200067f0 	.word	0x200067f0
    189c:	200047dc 	.word	0x200047dc
    18a0:	200037c0 	.word	0x200037c0
    18a4:	200022f8 	.word	0x200022f8
    18a8:	200057e8 	.word	0x200057e8
    18ac:	20003310 	.word	0x20003310
    18b0:	00003a05 	.word	0x00003a05
    18b4:	00001443 	.word	0x00001443
    18b8:	00001375 	.word	0x00001375
    18bc:	000014cd 	.word	0x000014cd
    18c0:	000014f5 	.word	0x000014f5
    18c4:	000013c1 	.word	0x000013c1
    18c8:	00001361 	.word	0x00001361
    18cc:	000013a5 	.word	0x000013a5

000018d0 <grid_port_process_outbound_usb>:



//=============================== PROCESS OUTBOUND ==============================//

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    18d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    18d4:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
    18d8:	af06      	add	r7, sp, #24
    18da:	62f8      	str	r0, [r7, #44]	; 0x2c
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    18dc:	f500 667d 	add.w	r6, r0, #4048	; 0xfd0
    18e0:	4630      	mov	r0, r6
    18e2:	4b8a      	ldr	r3, [pc, #552]	; (1b0c <grid_port_process_outbound_usb+0x23c>)
    18e4:	4798      	blx	r3
	
	if (!length){		
    18e6:	2800      	cmp	r0, #0
    18e8:	f000 8227 	beq.w	1d3a <grid_port_process_outbound_usb+0x46a>
    18ec:	4604      	mov	r4, r0
    18ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    18f0:	4613      	mov	r3, r2
    18f2:	332f      	adds	r3, #47	; 0x2f
    18f4:	f202 71ff 	addw	r1, r2, #2047	; 0x7ff


	if (length){
		
		for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
			por->tx_double_buffer[i] = 0;
    18f8:	2200      	movs	r2, #0
    18fa:	f803 2f01 	strb.w	r2, [r3, #1]!
		for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    18fe:	428b      	cmp	r3, r1
    1900:	d1fb      	bne.n	18fa <grid_port_process_outbound_usb+0x2a>
		}
		
		
		
		uint8_t temp[500] = {0};
    1902:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1906:	2100      	movs	r1, #0
    1908:	f107 0034 	add.w	r0, r7, #52	; 0x34
    190c:	4b80      	ldr	r3, [pc, #512]	; (1b10 <grid_port_process_outbound_usb+0x240>)
    190e:	4798      	blx	r3
			
		
		//uint8_t temp[length];
		
		// Let's transfer the packet to local memory
		grid_buffer_read_init(&por->tx_buffer);
    1910:	4630      	mov	r0, r6
    1912:	4b80      	ldr	r3, [pc, #512]	; (1b14 <grid_port_process_outbound_usb+0x244>)
    1914:	4798      	blx	r3
    1916:	2500      	movs	r5, #0
		
		for (uint8_t i = 0; i<length; i++){
			
			temp[i] = grid_buffer_read_character(&por->tx_buffer);
    1918:	f8df 9238 	ldr.w	r9, [pc, #568]	; 1b54 <grid_port_process_outbound_usb+0x284>
    191c:	f107 0834 	add.w	r8, r7, #52	; 0x34
    1920:	4630      	mov	r0, r6
    1922:	47c8      	blx	r9
    1924:	f808 0005 	strb.w	r0, [r8, r5]
		for (uint8_t i = 0; i<length; i++){
    1928:	3501      	adds	r5, #1
    192a:	b2ed      	uxtb	r5, r5
    192c:	b2ab      	uxth	r3, r5
    192e:	429c      	cmp	r4, r3
    1930:	d8f6      	bhi.n	1920 <grid_port_process_outbound_usb+0x50>
			
		}
				
		// Let's acknowledge the transactions	(should wait for partner to send ack)
		grid_buffer_read_acknowledge(&por->tx_buffer);
    1932:	4630      	mov	r0, r6
    1934:	4b78      	ldr	r3, [pc, #480]	; (1b18 <grid_port_process_outbound_usb+0x248>)
    1936:	4798      	blx	r3
		

		// GRID-2-HOST TRANSLATOR
		uint8_t id = grid_msg_get_id(temp);		
    1938:	f107 0034 	add.w	r0, r7, #52	; 0x34
    193c:	4b77      	ldr	r3, [pc, #476]	; (1b1c <grid_port_process_outbound_usb+0x24c>)
    193e:	4798      	blx	r3
    1940:	61f8      	str	r0, [r7, #28]
		int8_t dx = grid_msg_get_dx(temp) - GRID_SYS_DEFAULT_POSITION;
    1942:	f107 0034 	add.w	r0, r7, #52	; 0x34
    1946:	4b76      	ldr	r3, [pc, #472]	; (1b20 <grid_port_process_outbound_usb+0x250>)
    1948:	4798      	blx	r3
    194a:	4606      	mov	r6, r0
		int8_t dy = grid_msg_get_dy(temp) - GRID_SYS_DEFAULT_POSITION;		
    194c:	f107 0034 	add.w	r0, r7, #52	; 0x34
    1950:	4b74      	ldr	r3, [pc, #464]	; (1b24 <grid_port_process_outbound_usb+0x254>)
    1952:	4798      	blx	r3
    1954:	4680      	mov	r8, r0
		uint8_t age = grid_msg_get_age(temp);
    1956:	f107 0034 	add.w	r0, r7, #52	; 0x34
    195a:	4b73      	ldr	r3, [pc, #460]	; (1b28 <grid_port_process_outbound_usb+0x258>)
    195c:	4798      	blx	r3
    195e:	61b8      	str	r0, [r7, #24]
		uint8_t current_start		= 0;
		uint8_t current_stop		= 0;
		
		uint8_t output_cursor = 0;
		
		uint8_t error_flag = 0;
    1960:	2500      	movs	r5, #0
    1962:	f887 5033 	strb.w	r5, [r7, #51]	; 0x33
		int8_t dy = grid_msg_get_dy(temp) - GRID_SYS_DEFAULT_POSITION;		
    1966:	f1a8 087f 	sub.w	r8, r8, #127	; 0x7f
					uint8_t midi_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
					uint8_t midi_param1  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
					uint8_t midi_param2  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
					
					
					midi_channel = ((256-dy*2)%8+grid_sys_state.bank_select*8)%16;
    196a:	fa4f f388 	sxtb.w	r3, r8
    196e:	627b      	str	r3, [r7, #36]	; 0x24
    1970:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
    1974:	005b      	lsls	r3, r3, #1
    1976:	1aea      	subs	r2, r5, r3
    1978:	f003 0307 	and.w	r3, r3, #7
    197c:	4619      	mov	r1, r3
    197e:	f002 0307 	and.w	r3, r2, #7
    1982:	460a      	mov	r2, r1
    1984:	bf58      	it	pl
    1986:	425a      	negpl	r2, r3
    1988:	60fa      	str	r2, [r7, #12]
		int8_t dx = grid_msg_get_dx(temp) - GRID_SYS_DEFAULT_POSITION;
    198a:	3e7f      	subs	r6, #127	; 0x7f
					midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    198c:	b273      	sxtb	r3, r6
    198e:	623b      	str	r3, [r7, #32]
    1990:	011b      	lsls	r3, r3, #4
    1992:	60bb      	str	r3, [r7, #8]
    1994:	1e63      	subs	r3, r4, #1
    1996:	b29b      	uxth	r3, r3
    1998:	f103 0901 	add.w	r9, r3, #1
    199c:	46ab      	mov	fp, r5
					
									
				}
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
		
					uint8_t key_array_length = (current_stop-current_start-3)/6;
    199e:	464b      	mov	r3, r9
    19a0:	46d9      	mov	r9, fp
    19a2:	469a      	mov	sl, r3
    19a4:	e006      	b.n	19b4 <grid_port_process_outbound_usb+0xe4>
				current_start = i;
    19a6:	fa5f f58b 	uxtb.w	r5, fp
    19aa:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t i=0; i<length; i++){
    19ae:	45d3      	cmp	fp, sl
    19b0:	f000 81be 	beq.w	1d30 <grid_port_process_outbound_usb+0x460>
			if (temp[i] == GRID_MSG_START_OF_TEXT){
    19b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
    19b8:	f81b 3003 	ldrb.w	r3, [fp, r3]
    19bc:	2b02      	cmp	r3, #2
    19be:	d0f2      	beq.n	19a6 <grid_port_process_outbound_usb+0xd6>
			else if (temp[i] == GRID_MSG_END_OF_TEXT && current_start!=0){
    19c0:	2b03      	cmp	r3, #3
    19c2:	d1f2      	bne.n	19aa <grid_port_process_outbound_usb+0xda>
    19c4:	2d00      	cmp	r5, #0
    19c6:	d0f0      	beq.n	19aa <grid_port_process_outbound_usb+0xda>
				uint8_t msg_protocol = grid_sys_read_hex_string_value(&temp[current_start+1], 2, &error_flag);			
    19c8:	462c      	mov	r4, r5
    19ca:	f107 0233 	add.w	r2, r7, #51	; 0x33
    19ce:	2102      	movs	r1, #2
    19d0:	f507 730a 	add.w	r3, r7, #552	; 0x228
    19d4:	1958      	adds	r0, r3, r5
    19d6:	f2a0 10f3 	subw	r0, r0, #499	; 0x1f3
    19da:	4b54      	ldr	r3, [pc, #336]	; (1b2c <grid_port_process_outbound_usb+0x25c>)
    19dc:	4798      	blx	r3
				if (msg_protocol == GRID_MSG_PROTOCOL_MIDI){
    19de:	f010 06ff 	ands.w	r6, r0, #255	; 0xff
    19e2:	d019      	beq.n	1a18 <grid_port_process_outbound_usb+0x148>
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
    19e4:	2e01      	cmp	r6, #1
    19e6:	f000 80b7 	beq.w	1b58 <grid_port_process_outbound_usb+0x288>
					//usb_debug[2] = hiddf_keyboard_keys_state_change(key_array, key_array_length);
		
					
				
				}
				else if (msg_protocol == GRID_MSG_PROTOCOL_SYS){
    19ea:	2e04      	cmp	r6, #4
    19ec:	f000 812d 	beq.w	1c4a <grid_port_process_outbound_usb+0x37a>

					}
					
				
				}
				else if (msg_protocol == GRID_MSG_PROTOCOL_MOUSE){
    19f0:	2e02      	cmp	r6, #2
    19f2:	f000 819b 	beq.w	1d2c <grid_port_process_outbound_usb+0x45c>
					
					//hiddf_mouse_move(-20, HID_MOUSE_X_AXIS_MV);
					
				}	
				else{
					sprintf(&por->tx_double_buffer[output_cursor], "[UNKNOWN] -> Protocol: %d\n", msg_protocol);
    19f6:	f109 0430 	add.w	r4, r9, #48	; 0x30
    19fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    19fc:	441c      	add	r4, r3
    19fe:	b2c2      	uxtb	r2, r0
    1a00:	494b      	ldr	r1, [pc, #300]	; (1b30 <grid_port_process_outbound_usb+0x260>)
    1a02:	4620      	mov	r0, r4
    1a04:	4b4b      	ldr	r3, [pc, #300]	; (1b34 <grid_port_process_outbound_usb+0x264>)
    1a06:	4798      	blx	r3
					
					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1a08:	4620      	mov	r0, r4
    1a0a:	4b4b      	ldr	r3, [pc, #300]	; (1b38 <grid_port_process_outbound_usb+0x268>)
    1a0c:	4798      	blx	r3
    1a0e:	4481      	add	r9, r0
    1a10:	fa5f f989 	uxtb.w	r9, r9
				}
				
				current_start = 0;
    1a14:	2500      	movs	r5, #0
    1a16:	e7c8      	b.n	19aa <grid_port_process_outbound_usb+0xda>
					uint8_t midi_channel = grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1a18:	1ce8      	adds	r0, r5, #3
    1a1a:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1a1e:	2102      	movs	r1, #2
    1a20:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1a24:	4418      	add	r0, r3
    1a26:	4b41      	ldr	r3, [pc, #260]	; (1b2c <grid_port_process_outbound_usb+0x25c>)
    1a28:	4798      	blx	r3
					uint8_t midi_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1a2a:	1d68      	adds	r0, r5, #5
    1a2c:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1a30:	2102      	movs	r1, #2
    1a32:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1a36:	4418      	add	r0, r3
    1a38:	4b3c      	ldr	r3, [pc, #240]	; (1b2c <grid_port_process_outbound_usb+0x25c>)
    1a3a:	4798      	blx	r3
    1a3c:	fa5f f880 	uxtb.w	r8, r0
					uint8_t midi_param1  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1a40:	1de8      	adds	r0, r5, #7
    1a42:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1a46:	2102      	movs	r1, #2
    1a48:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1a4c:	4418      	add	r0, r3
    1a4e:	4b37      	ldr	r3, [pc, #220]	; (1b2c <grid_port_process_outbound_usb+0x25c>)
    1a50:	4798      	blx	r3
    1a52:	4604      	mov	r4, r0
					uint8_t midi_param2  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
    1a54:	f105 0009 	add.w	r0, r5, #9
    1a58:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1a5c:	2102      	movs	r1, #2
    1a5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1a62:	4418      	add	r0, r3
    1a64:	4b31      	ldr	r3, [pc, #196]	; (1b2c <grid_port_process_outbound_usb+0x25c>)
    1a66:	4798      	blx	r3
					midi_channel = ((256-dy*2)%8+grid_sys_state.bank_select*8)%16;
    1a68:	4b34      	ldr	r3, [pc, #208]	; (1b3c <grid_port_process_outbound_usb+0x26c>)
    1a6a:	7a59      	ldrb	r1, [r3, #9]
    1a6c:	68fb      	ldr	r3, [r7, #12]
    1a6e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    1a72:	424b      	negs	r3, r1
    1a74:	f001 020f 	and.w	r2, r1, #15
    1a78:	f003 030f 	and.w	r3, r3, #15
    1a7c:	bf58      	it	pl
    1a7e:	425a      	negpl	r2, r3
    1a80:	617a      	str	r2, [r7, #20]
    1a82:	7d3b      	ldrb	r3, [r7, #20]
    1a84:	4619      	mov	r1, r3
					midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    1a86:	b2e4      	uxtb	r4, r4
    1a88:	34e0      	adds	r4, #224	; 0xe0
    1a8a:	68bb      	ldr	r3, [r7, #8]
    1a8c:	441c      	add	r4, r3
    1a8e:	4b2c      	ldr	r3, [pc, #176]	; (1b40 <grid_port_process_outbound_usb+0x270>)
    1a90:	fb83 3204 	smull	r3, r2, r3, r4
    1a94:	17e3      	asrs	r3, r4, #31
    1a96:	ebc3 1322 	rsb	r3, r3, r2, asr #4
    1a9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1a9e:	eba4 1443 	sub.w	r4, r4, r3, lsl #5
    1aa2:	b2e4      	uxtb	r4, r4
    1aa4:	b2c3      	uxtb	r3, r0
					printf("{\"type\":\"MIDI\", \"data\": [\"%d\", \"%d\", \"%d\", \"%d\", \"%d\", \"%d\"]}\r\n", dx, dy, midi_channel,	midi_command, midi_param1, midi_param2);
    1aa6:	62bb      	str	r3, [r7, #40]	; 0x28
    1aa8:	9302      	str	r3, [sp, #8]
    1aaa:	9401      	str	r4, [sp, #4]
    1aac:	f8cd 8000 	str.w	r8, [sp]
    1ab0:	6139      	str	r1, [r7, #16]
    1ab2:	460b      	mov	r3, r1
    1ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1ab6:	6a39      	ldr	r1, [r7, #32]
    1ab8:	4822      	ldr	r0, [pc, #136]	; (1b44 <grid_port_process_outbound_usb+0x274>)
    1aba:	4d23      	ldr	r5, [pc, #140]	; (1b48 <grid_port_process_outbound_usb+0x278>)
    1abc:	47a8      	blx	r5
					sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [MIDI] Ch: %d  Cmd: %d  Param1: %d  Param2: %d\n",					
    1abe:	f109 0530 	add.w	r5, r9, #48	; 0x30
    1ac2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    1ac4:	4428      	add	r0, r5
    1ac6:	6aba      	ldr	r2, [r7, #40]	; 0x28
    1ac8:	9205      	str	r2, [sp, #20]
    1aca:	9404      	str	r4, [sp, #16]
    1acc:	f8cd 800c 	str.w	r8, [sp, #12]
    1ad0:	6939      	ldr	r1, [r7, #16]
    1ad2:	9102      	str	r1, [sp, #8]
    1ad4:	69b9      	ldr	r1, [r7, #24]
    1ad6:	9101      	str	r1, [sp, #4]
    1ad8:	6a79      	ldr	r1, [r7, #36]	; 0x24
    1ada:	9100      	str	r1, [sp, #0]
    1adc:	6a3b      	ldr	r3, [r7, #32]
    1ade:	69fa      	ldr	r2, [r7, #28]
    1ae0:	491a      	ldr	r1, [pc, #104]	; (1b4c <grid_port_process_outbound_usb+0x27c>)
    1ae2:	6138      	str	r0, [r7, #16]
    1ae4:	4d13      	ldr	r5, [pc, #76]	; (1b34 <grid_port_process_outbound_usb+0x264>)
    1ae6:	47a8      	blx	r5
					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1ae8:	6938      	ldr	r0, [r7, #16]
    1aea:	4b13      	ldr	r3, [pc, #76]	; (1b38 <grid_port_process_outbound_usb+0x268>)
    1aec:	4798      	blx	r3
    1aee:	4481      	add	r9, r0
    1af0:	fa5f f989 	uxtb.w	r9, r9
					audiodf_midi_xfer_packet(midi_command>>4, midi_command|midi_channel, midi_param1, midi_param2);	
    1af4:	6979      	ldr	r1, [r7, #20]
    1af6:	ea48 0101 	orr.w	r1, r8, r1
    1afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1afc:	4622      	mov	r2, r4
    1afe:	b2c9      	uxtb	r1, r1
    1b00:	ea4f 1018 	mov.w	r0, r8, lsr #4
    1b04:	4c12      	ldr	r4, [pc, #72]	; (1b50 <grid_port_process_outbound_usb+0x280>)
    1b06:	47a0      	blx	r4
				current_start = 0;
    1b08:	4635      	mov	r5, r6
    1b0a:	e74e      	b.n	19aa <grid_port_process_outbound_usb+0xda>
    1b0c:	000013d1 	.word	0x000013d1
    1b10:	0000c3c7 	.word	0x0000c3c7
    1b14:	00001443 	.word	0x00001443
    1b18:	000014f5 	.word	0x000014f5
    1b1c:	00003d69 	.word	0x00003d69
    1b20:	00003d89 	.word	0x00003d89
    1b24:	00003da9 	.word	0x00003da9
    1b28:	00003dc9 	.word	0x00003dc9
    1b2c:	00003a59 	.word	0x00003a59
    1b30:	0000d974 	.word	0x0000d974
    1b34:	0000c7b5 	.word	0x0000c7b5
    1b38:	0000c7fd 	.word	0x0000c7fd
    1b3c:	20003310 	.word	0x20003310
    1b40:	2aaaaaab 	.word	0x2aaaaaab
    1b44:	0000d844 	.word	0x0000d844
    1b48:	0000c531 	.word	0x0000c531
    1b4c:	0000d884 	.word	0x0000d884
    1b50:	0000b1f9 	.word	0x0000b1f9
    1b54:	000014cd 	.word	0x000014cd
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
    1b58:	f8c7 d010 	str.w	sp, [r7, #16]
					uint8_t key_array_length = (current_stop-current_start-3)/6;
    1b5c:	fa5f f38b 	uxtb.w	r3, fp
    1b60:	1b5b      	subs	r3, r3, r5
    1b62:	1eda      	subs	r2, r3, #3
    1b64:	4b77      	ldr	r3, [pc, #476]	; (1d44 <grid_port_process_outbound_usb+0x474>)
    1b66:	fb83 1302 	smull	r1, r3, r3, r2
    1b6a:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
    1b6e:	b2db      	uxtb	r3, r3
 					struct hiddf_kb_key_descriptors key_array[key_array_length];
    1b70:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    1b74:	3207      	adds	r2, #7
    1b76:	f022 0207 	bic.w	r2, r2, #7
    1b7a:	ebad 0d02 	sub.w	sp, sp, r2
    1b7e:	aa06      	add	r2, sp, #24
					for(uint8_t j=0; j<key_array_length; j++){
    1b80:	2b00      	cmp	r3, #0
    1b82:	d05e      	beq.n	1c42 <grid_port_process_outbound_usb+0x372>
    1b84:	3403      	adds	r4, #3
    1b86:	f107 0134 	add.w	r1, r7, #52	; 0x34
    1b8a:	440c      	add	r4, r1
    1b8c:	4690      	mov	r8, r2
    1b8e:	3b01      	subs	r3, #1
    1b90:	b2db      	uxtb	r3, r3
    1b92:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1b96:	3509      	adds	r5, #9
    1b98:	eb05 0343 	add.w	r3, r5, r3, lsl #1
    1b9c:	18cb      	adds	r3, r1, r3
    1b9e:	617b      	str	r3, [r7, #20]
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [KEYBOARD] Key: %d Mod: %d Cmd: %d\nHWCFG: %08x\n", 
    1ba0:	f8c7 b004 	str.w	fp, [r7, #4]
    1ba4:	f8c7 a000 	str.w	sl, [r7]
						uint8_t keyboard_command	= grid_sys_read_hex_string_value(&temp[current_start+3+6*j], 2, &error_flag);
    1ba8:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1bac:	2102      	movs	r1, #2
    1bae:	4620      	mov	r0, r4
    1bb0:	4b65      	ldr	r3, [pc, #404]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1bb2:	4798      	blx	r3
    1bb4:	4605      	mov	r5, r0
						uint8_t keyboard_modifier	= grid_sys_read_hex_string_value(&temp[current_start+5+6*j], 2, &error_flag);
    1bb6:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1bba:	2102      	movs	r1, #2
    1bbc:	1860      	adds	r0, r4, r1
    1bbe:	4b62      	ldr	r3, [pc, #392]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1bc0:	4798      	blx	r3
    1bc2:	4606      	mov	r6, r0
						uint8_t keyboard_key		= grid_sys_read_hex_string_value(&temp[current_start+7+6*j], 2, &error_flag);
    1bc4:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1bc8:	2102      	movs	r1, #2
    1bca:	1d20      	adds	r0, r4, #4
    1bcc:	4b5e      	ldr	r3, [pc, #376]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1bce:	4798      	blx	r3
    1bd0:	4683      	mov	fp, r0
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [KEYBOARD] Key: %d Mod: %d Cmd: %d\nHWCFG: %08x\n", 
    1bd2:	f109 0a30 	add.w	sl, r9, #48	; 0x30
    1bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1bd8:	449a      	add	sl, r3
    1bda:	4b5c      	ldr	r3, [pc, #368]	; (1d4c <grid_port_process_outbound_usb+0x47c>)
    1bdc:	4798      	blx	r3
    1bde:	9005      	str	r0, [sp, #20]
    1be0:	b2eb      	uxtb	r3, r5
    1be2:	62bb      	str	r3, [r7, #40]	; 0x28
    1be4:	9304      	str	r3, [sp, #16]
    1be6:	b2f6      	uxtb	r6, r6
    1be8:	9603      	str	r6, [sp, #12]
    1bea:	fa5f f38b 	uxtb.w	r3, fp
    1bee:	9302      	str	r3, [sp, #8]
    1bf0:	69bb      	ldr	r3, [r7, #24]
    1bf2:	9301      	str	r3, [sp, #4]
    1bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1bf6:	9300      	str	r3, [sp, #0]
    1bf8:	6a3b      	ldr	r3, [r7, #32]
    1bfa:	69fa      	ldr	r2, [r7, #28]
    1bfc:	4954      	ldr	r1, [pc, #336]	; (1d50 <grid_port_process_outbound_usb+0x480>)
    1bfe:	4650      	mov	r0, sl
    1c00:	4d54      	ldr	r5, [pc, #336]	; (1d54 <grid_port_process_outbound_usb+0x484>)
    1c02:	47a8      	blx	r5
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);
    1c04:	4650      	mov	r0, sl
    1c06:	4b54      	ldr	r3, [pc, #336]	; (1d58 <grid_port_process_outbound_usb+0x488>)
    1c08:	4798      	blx	r3
    1c0a:	4481      	add	r9, r0
    1c0c:	fa5f f989 	uxtb.w	r9, r9
						uint8_t keyboard_key		= grid_sys_read_hex_string_value(&temp[current_start+7+6*j], 2, &error_flag);
    1c10:	f888 b000 	strb.w	fp, [r8]
						struct hiddf_kb_key_descriptors current_key = {keyboard_key, keyboard_modifier == GRID_MSG_PROTOCOL_KEYBOARD_PARAMETER_MODIFIER, keyboard_command == GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN};
    1c14:	2e82      	cmp	r6, #130	; 0x82
    1c16:	bf14      	ite	ne
    1c18:	2600      	movne	r6, #0
    1c1a:	2601      	moveq	r6, #1
						key_array[j] = current_key;
    1c1c:	f888 6001 	strb.w	r6, [r8, #1]
						struct hiddf_kb_key_descriptors current_key = {keyboard_key, keyboard_modifier == GRID_MSG_PROTOCOL_KEYBOARD_PARAMETER_MODIFIER, keyboard_command == GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN};
    1c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1c22:	2b80      	cmp	r3, #128	; 0x80
    1c24:	bf14      	ite	ne
    1c26:	2500      	movne	r5, #0
    1c28:	2501      	moveq	r5, #1
    1c2a:	f888 5002 	strb.w	r5, [r8, #2]
    1c2e:	3406      	adds	r4, #6
    1c30:	f108 0803 	add.w	r8, r8, #3
					for(uint8_t j=0; j<key_array_length; j++){
    1c34:	697b      	ldr	r3, [r7, #20]
    1c36:	429c      	cmp	r4, r3
    1c38:	d1b6      	bne.n	1ba8 <grid_port_process_outbound_usb+0x2d8>
    1c3a:	f8d7 b004 	ldr.w	fp, [r7, #4]
    1c3e:	f8d7 a000 	ldr.w	sl, [r7]
    1c42:	f8d7 d010 	ldr.w	sp, [r7, #16]
				current_start = 0;
    1c46:	2500      	movs	r5, #0
    1c48:	e6af      	b.n	19aa <grid_port_process_outbound_usb+0xda>
					uint8_t sys_command		= grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1c4a:	1ce8      	adds	r0, r5, #3
    1c4c:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1c50:	2102      	movs	r1, #2
    1c52:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1c56:	4418      	add	r0, r3
    1c58:	4b3b      	ldr	r3, [pc, #236]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1c5a:	4798      	blx	r3
    1c5c:	62b8      	str	r0, [r7, #40]	; 0x28
    1c5e:	b2c5      	uxtb	r5, r0
					uint8_t sys_subcommand  = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1c60:	1d60      	adds	r0, r4, #5
    1c62:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1c66:	2102      	movs	r1, #2
    1c68:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1c6c:	4418      	add	r0, r3
    1c6e:	4b36      	ldr	r3, [pc, #216]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1c70:	4798      	blx	r3
    1c72:	4680      	mov	r8, r0
    1c74:	b2c6      	uxtb	r6, r0
					uint8_t sys_value	    = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1c76:	1de0      	adds	r0, r4, #7
    1c78:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1c7c:	2102      	movs	r1, #2
    1c7e:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1c82:	4418      	add	r0, r3
    1c84:	4b30      	ldr	r3, [pc, #192]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1c86:	4798      	blx	r3
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1c88:	2d64      	cmp	r5, #100	; 0x64
    1c8a:	d003      	beq.n	1c94 <grid_port_process_outbound_usb+0x3c4>
					else if (sys_command == GRID_MSG_COMMAND_SYS_HEARTBEAT && sys_subcommand == GRID_MSG_COMMAND_SYS_HEARTBEAT_ALIVE){
    1c8c:	2d66      	cmp	r5, #102	; 0x66
    1c8e:	d025      	beq.n	1cdc <grid_port_process_outbound_usb+0x40c>
				current_start = 0;
    1c90:	2500      	movs	r5, #0
    1c92:	e68a      	b.n	19aa <grid_port_process_outbound_usb+0xda>
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1c94:	2e65      	cmp	r6, #101	; 0x65
    1c96:	d001      	beq.n	1c9c <grid_port_process_outbound_usb+0x3cc>
				current_start = 0;
    1c98:	2500      	movs	r5, #0
    1c9a:	e686      	b.n	19aa <grid_port_process_outbound_usb+0xda>
    1c9c:	b2c4      	uxtb	r4, r0
						grid_sys_bank_select(&grid_sys_state, sys_value);		
    1c9e:	4621      	mov	r1, r4
    1ca0:	482e      	ldr	r0, [pc, #184]	; (1d5c <grid_port_process_outbound_usb+0x48c>)
    1ca2:	4b2f      	ldr	r3, [pc, #188]	; (1d60 <grid_port_process_outbound_usb+0x490>)
    1ca4:	4798      	blx	r3
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [SYS] %3d %3d %3d\n",
    1ca6:	f109 0530 	add.w	r5, r9, #48	; 0x30
    1caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1cac:	441d      	add	r5, r3
    1cae:	9404      	str	r4, [sp, #16]
    1cb0:	9603      	str	r6, [sp, #12]
    1cb2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
    1cb6:	9302      	str	r3, [sp, #8]
    1cb8:	69bb      	ldr	r3, [r7, #24]
    1cba:	9301      	str	r3, [sp, #4]
    1cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1cbe:	9300      	str	r3, [sp, #0]
    1cc0:	6a3b      	ldr	r3, [r7, #32]
    1cc2:	69fa      	ldr	r2, [r7, #28]
    1cc4:	4927      	ldr	r1, [pc, #156]	; (1d64 <grid_port_process_outbound_usb+0x494>)
    1cc6:	4628      	mov	r0, r5
    1cc8:	4c22      	ldr	r4, [pc, #136]	; (1d54 <grid_port_process_outbound_usb+0x484>)
    1cca:	47a0      	blx	r4
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1ccc:	4628      	mov	r0, r5
    1cce:	4b22      	ldr	r3, [pc, #136]	; (1d58 <grid_port_process_outbound_usb+0x488>)
    1cd0:	4798      	blx	r3
    1cd2:	4481      	add	r9, r0
    1cd4:	fa5f f989 	uxtb.w	r9, r9
				current_start = 0;
    1cd8:	2500      	movs	r5, #0
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1cda:	e666      	b.n	19aa <grid_port_process_outbound_usb+0xda>
					else if (sys_command == GRID_MSG_COMMAND_SYS_HEARTBEAT && sys_subcommand == GRID_MSG_COMMAND_SYS_HEARTBEAT_ALIVE){
    1cdc:	2e67      	cmp	r6, #103	; 0x67
    1cde:	d001      	beq.n	1ce4 <grid_port_process_outbound_usb+0x414>
				current_start = 0;
    1ce0:	2500      	movs	r5, #0
    1ce2:	e662      	b.n	19aa <grid_port_process_outbound_usb+0xda>
    1ce4:	b2c5      	uxtb	r5, r0
						printf("{\"type\":\"HEARTBEAT\", \"data\": [\"%d\", \"%d\", \"%d\"]}\r\n", dx, dy, sys_value);		
    1ce6:	462b      	mov	r3, r5
    1ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1cea:	6a39      	ldr	r1, [r7, #32]
    1cec:	481e      	ldr	r0, [pc, #120]	; (1d68 <grid_port_process_outbound_usb+0x498>)
    1cee:	4c1f      	ldr	r4, [pc, #124]	; (1d6c <grid_port_process_outbound_usb+0x49c>)
    1cf0:	47a0      	blx	r4
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [SYS] %3d %3d %3d\n",
    1cf2:	f109 0630 	add.w	r6, r9, #48	; 0x30
    1cf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1cf8:	4416      	add	r6, r2
    1cfa:	9504      	str	r5, [sp, #16]
    1cfc:	fa5f f388 	uxtb.w	r3, r8
    1d00:	9303      	str	r3, [sp, #12]
    1d02:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
    1d06:	9302      	str	r3, [sp, #8]
    1d08:	69ba      	ldr	r2, [r7, #24]
    1d0a:	9201      	str	r2, [sp, #4]
    1d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1d0e:	9200      	str	r2, [sp, #0]
    1d10:	6a3b      	ldr	r3, [r7, #32]
    1d12:	69fa      	ldr	r2, [r7, #28]
    1d14:	4913      	ldr	r1, [pc, #76]	; (1d64 <grid_port_process_outbound_usb+0x494>)
    1d16:	4630      	mov	r0, r6
    1d18:	4c0e      	ldr	r4, [pc, #56]	; (1d54 <grid_port_process_outbound_usb+0x484>)
    1d1a:	47a0      	blx	r4
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);
    1d1c:	4630      	mov	r0, r6
    1d1e:	4b0e      	ldr	r3, [pc, #56]	; (1d58 <grid_port_process_outbound_usb+0x488>)
    1d20:	4798      	blx	r3
    1d22:	4481      	add	r9, r0
    1d24:	fa5f f989 	uxtb.w	r9, r9
				current_start = 0;
    1d28:	2500      	movs	r5, #0
    1d2a:	e63e      	b.n	19aa <grid_port_process_outbound_usb+0xda>
    1d2c:	2500      	movs	r5, #0
    1d2e:	e63c      	b.n	19aa <grid_port_process_outbound_usb+0xda>
		
		
					
		
		// Let's send the packet through USB
		cdcdf_acm_write(por->tx_double_buffer, output_cursor);
    1d30:	4649      	mov	r1, r9
    1d32:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    1d34:	3030      	adds	r0, #48	; 0x30
    1d36:	4b0e      	ldr	r3, [pc, #56]	; (1d70 <grid_port_process_outbound_usb+0x4a0>)
    1d38:	4798      	blx	r3
				
		
	}
	
	
}
    1d3a:	f507 770b 	add.w	r7, r7, #556	; 0x22c
    1d3e:	46bd      	mov	sp, r7
    1d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1d44:	2aaaaaab 	.word	0x2aaaaaab
    1d48:	00003a59 	.word	0x00003a59
    1d4c:	00003ad1 	.word	0x00003ad1
    1d50:	0000d8cc 	.word	0x0000d8cc
    1d54:	0000c7b5 	.word	0x0000c7b5
    1d58:	0000c7fd 	.word	0x0000c7fd
    1d5c:	20003310 	.word	0x20003310
    1d60:	00003bc1 	.word	0x00003bc1
    1d64:	0000d914 	.word	0x0000d914
    1d68:	0000d940 	.word	0x0000d940
    1d6c:	0000c531 	.word	0x0000c531
    1d70:	0000aa35 	.word	0x0000aa35

00001d74 <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    1d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1d78:	f5ad 7d03 	sub.w	sp, sp, #524	; 0x20c
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    1d7c:	f500 667d 	add.w	r6, r0, #4048	; 0xfd0
    1d80:	4630      	mov	r0, r6
    1d82:	4b48      	ldr	r3, [pc, #288]	; (1ea4 <grid_port_process_outbound_ui+0x130>)
    1d84:	4798      	blx	r3
	
	if (!length){
    1d86:	b918      	cbnz	r0, 1d90 <grid_port_process_outbound_ui+0x1c>

		
	}
	
	
}
    1d88:	f50d 7d03 	add.w	sp, sp, #524	; 0x20c
    1d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1d90:	4605      	mov	r5, r0
		uint8_t temp[500] = {0};
    1d92:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1d96:	2100      	movs	r1, #0
    1d98:	a805      	add	r0, sp, #20
    1d9a:	4b43      	ldr	r3, [pc, #268]	; (1ea8 <grid_port_process_outbound_ui+0x134>)
    1d9c:	4798      	blx	r3
		grid_buffer_read_init(&por->tx_buffer);
    1d9e:	4630      	mov	r0, r6
    1da0:	4b42      	ldr	r3, [pc, #264]	; (1eac <grid_port_process_outbound_ui+0x138>)
    1da2:	4798      	blx	r3
    1da4:	2400      	movs	r4, #0
			temp[i] = grid_buffer_read_character(&por->tx_buffer);
    1da6:	f8df 8124 	ldr.w	r8, [pc, #292]	; 1ecc <grid_port_process_outbound_ui+0x158>
    1daa:	af05      	add	r7, sp, #20
    1dac:	4630      	mov	r0, r6
    1dae:	47c0      	blx	r8
    1db0:	5538      	strb	r0, [r7, r4]
		for (uint8_t i = 0; i<length; i++){
    1db2:	3401      	adds	r4, #1
    1db4:	b2e4      	uxtb	r4, r4
    1db6:	b2a3      	uxth	r3, r4
    1db8:	429d      	cmp	r5, r3
    1dba:	d8f7      	bhi.n	1dac <grid_port_process_outbound_ui+0x38>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    1dbc:	4630      	mov	r0, r6
    1dbe:	4b3c      	ldr	r3, [pc, #240]	; (1eb0 <grid_port_process_outbound_ui+0x13c>)
    1dc0:	4798      	blx	r3
		uint8_t id = grid_msg_get_id(temp);
    1dc2:	ac05      	add	r4, sp, #20
    1dc4:	4620      	mov	r0, r4
    1dc6:	4b3b      	ldr	r3, [pc, #236]	; (1eb4 <grid_port_process_outbound_ui+0x140>)
    1dc8:	4798      	blx	r3
		int8_t dx = grid_msg_get_dx(temp) - GRID_SYS_DEFAULT_POSITION;
    1dca:	4620      	mov	r0, r4
    1dcc:	4b3a      	ldr	r3, [pc, #232]	; (1eb8 <grid_port_process_outbound_ui+0x144>)
    1dce:	4798      	blx	r3
    1dd0:	4681      	mov	r9, r0
		int8_t dy = grid_msg_get_dy(temp) - GRID_SYS_DEFAULT_POSITION;
    1dd2:	4620      	mov	r0, r4
    1dd4:	4b39      	ldr	r3, [pc, #228]	; (1ebc <grid_port_process_outbound_ui+0x148>)
    1dd6:	4798      	blx	r3
    1dd8:	4682      	mov	sl, r0
		uint8_t age = grid_msg_get_age(temp);
    1dda:	4620      	mov	r0, r4
    1ddc:	4b38      	ldr	r3, [pc, #224]	; (1ec0 <grid_port_process_outbound_ui+0x14c>)
    1dde:	4798      	blx	r3
		uint8_t error_flag = 0;	
    1de0:	2000      	movs	r0, #0
    1de2:	f88d 0013 	strb.w	r0, [sp, #19]
    1de6:	4626      	mov	r6, r4
    1de8:	3d01      	subs	r5, #1
    1dea:	b2ad      	uxth	r5, r5
    1dec:	3501      	adds	r5, #1
    1dee:	4425      	add	r5, r4
				uint8_t msg_protocol = grid_sys_read_hex_string_value(&temp[current_start+1], 2, &error_flag);
    1df0:	4f34      	ldr	r7, [pc, #208]	; (1ec4 <grid_port_process_outbound_ui+0x150>)
							grid_led_set_phase(&grid_led_state, led_number, led_layer, led_value);
    1df2:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 1ed0 <grid_port_process_outbound_ui+0x15c>
    1df6:	e004      	b.n	1e02 <grid_port_process_outbound_ui+0x8e>
    1df8:	1ba0      	subs	r0, r4, r6
    1dfa:	b2c0      	uxtb	r0, r0
    1dfc:	3401      	adds	r4, #1
		for (uint16_t i=0; i<length; i++){
    1dfe:	42ac      	cmp	r4, r5
    1e00:	d0c2      	beq.n	1d88 <grid_port_process_outbound_ui+0x14>
			if (temp[i] == GRID_MSG_START_OF_TEXT){
    1e02:	7823      	ldrb	r3, [r4, #0]
    1e04:	2b02      	cmp	r3, #2
    1e06:	d0f7      	beq.n	1df8 <grid_port_process_outbound_ui+0x84>
			else if (temp[i] == GRID_MSG_END_OF_TEXT && current_start!=0){
    1e08:	2b03      	cmp	r3, #3
    1e0a:	d1f7      	bne.n	1dfc <grid_port_process_outbound_ui+0x88>
    1e0c:	2800      	cmp	r0, #0
    1e0e:	d0f5      	beq.n	1dfc <grid_port_process_outbound_ui+0x88>
				uint8_t msg_protocol = grid_sys_read_hex_string_value(&temp[current_start+1], 2, &error_flag);
    1e10:	4680      	mov	r8, r0
    1e12:	ab82      	add	r3, sp, #520	; 0x208
    1e14:	4418      	add	r0, r3
    1e16:	f10d 0213 	add.w	r2, sp, #19
    1e1a:	2102      	movs	r1, #2
    1e1c:	f2a0 10f3 	subw	r0, r0, #499	; 0x1f3
    1e20:	47b8      	blx	r7
				if (msg_protocol == GRID_MSG_PROTOCOL_LED){
    1e22:	b2c0      	uxtb	r0, r0
    1e24:	2803      	cmp	r0, #3
    1e26:	d001      	beq.n	1e2c <grid_port_process_outbound_ui+0xb8>
				current_start = 0;
    1e28:	2000      	movs	r0, #0
    1e2a:	e7e7      	b.n	1dfc <grid_port_process_outbound_ui+0x88>
					if (dx == 0 && dy == 0){
    1e2c:	f1b9 0f7f 	cmp.w	r9, #127	; 0x7f
    1e30:	d136      	bne.n	1ea0 <grid_port_process_outbound_ui+0x12c>
    1e32:	f1ba 0f7f 	cmp.w	sl, #127	; 0x7f
    1e36:	d001      	beq.n	1e3c <grid_port_process_outbound_ui+0xc8>
				current_start = 0;
    1e38:	2000      	movs	r0, #0
    1e3a:	e7df      	b.n	1dfc <grid_port_process_outbound_ui+0x88>
						uint8_t led_layer = grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1e3c:	f108 0003 	add.w	r0, r8, #3
    1e40:	f10d 0213 	add.w	r2, sp, #19
    1e44:	2102      	movs	r1, #2
    1e46:	ab05      	add	r3, sp, #20
    1e48:	4418      	add	r0, r3
    1e4a:	47b8      	blx	r7
    1e4c:	9002      	str	r0, [sp, #8]
						uint8_t led_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1e4e:	f108 0005 	add.w	r0, r8, #5
    1e52:	f10d 0213 	add.w	r2, sp, #19
    1e56:	2102      	movs	r1, #2
    1e58:	ab05      	add	r3, sp, #20
    1e5a:	4418      	add	r0, r3
    1e5c:	47b8      	blx	r7
    1e5e:	9001      	str	r0, [sp, #4]
						uint8_t led_number  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1e60:	f108 0007 	add.w	r0, r8, #7
    1e64:	f10d 0213 	add.w	r2, sp, #19
    1e68:	2102      	movs	r1, #2
    1e6a:	ab05      	add	r3, sp, #20
    1e6c:	4418      	add	r0, r3
    1e6e:	47b8      	blx	r7
    1e70:	9003      	str	r0, [sp, #12]
						uint8_t led_value  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
    1e72:	f108 0009 	add.w	r0, r8, #9
    1e76:	f10d 0213 	add.w	r2, sp, #19
    1e7a:	2102      	movs	r1, #2
    1e7c:	ab05      	add	r3, sp, #20
    1e7e:	4418      	add	r0, r3
    1e80:	47b8      	blx	r7
						if (led_command == GRID_MSG_COMMAND_LED_SET_PHASE){
    1e82:	f89d 2004 	ldrb.w	r2, [sp, #4]
    1e86:	2a63      	cmp	r2, #99	; 0x63
    1e88:	d001      	beq.n	1e8e <grid_port_process_outbound_ui+0x11a>
				current_start = 0;
    1e8a:	2000      	movs	r0, #0
    1e8c:	e7b6      	b.n	1dfc <grid_port_process_outbound_ui+0x88>
							grid_led_set_phase(&grid_led_state, led_number, led_layer, led_value);
    1e8e:	b2c3      	uxtb	r3, r0
    1e90:	f89d 2008 	ldrb.w	r2, [sp, #8]
    1e94:	f89d 100c 	ldrb.w	r1, [sp, #12]
    1e98:	480b      	ldr	r0, [pc, #44]	; (1ec8 <grid_port_process_outbound_ui+0x154>)
    1e9a:	47d8      	blx	fp
				current_start = 0;
    1e9c:	2000      	movs	r0, #0
    1e9e:	e7ad      	b.n	1dfc <grid_port_process_outbound_ui+0x88>
    1ea0:	2000      	movs	r0, #0
    1ea2:	e7ab      	b.n	1dfc <grid_port_process_outbound_ui+0x88>
    1ea4:	000013d1 	.word	0x000013d1
    1ea8:	0000c3c7 	.word	0x0000c3c7
    1eac:	00001443 	.word	0x00001443
    1eb0:	000014f5 	.word	0x000014f5
    1eb4:	00003d69 	.word	0x00003d69
    1eb8:	00003d89 	.word	0x00003d89
    1ebc:	00003da9 	.word	0x00003da9
    1ec0:	00003dc9 	.word	0x00003dc9
    1ec4:	00003a59 	.word	0x00003a59
    1ec8:	20007864 	.word	0x20007864
    1ecc:	000014cd 	.word	0x000014cd
    1ed0:	000020dd 	.word	0x000020dd

00001ed4 <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    1ed4:	8a03      	ldrh	r3, [r0, #16]
    1ed6:	b103      	cbz	r3, 1eda <grid_port_process_outbound_usart+0x6>
    1ed8:	4770      	bx	lr
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    1eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1ede:	4605      	mov	r5, r0
		
		uint32_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    1ee0:	f500 667d 	add.w	r6, r0, #4048	; 0xfd0
    1ee4:	4630      	mov	r0, r6
    1ee6:	4b11      	ldr	r3, [pc, #68]	; (1f2c <grid_port_process_outbound_usart+0x58>)
    1ee8:	4798      	blx	r3
    1eea:	4604      	mov	r4, r0
    1eec:	4607      	mov	r7, r0
		
		if (!packet_size){
    1eee:	b910      	cbnz	r0, 1ef6 <grid_port_process_outbound_usart+0x22>
			
			// NO PACKET IN RX BUFFER
			return 0;
    1ef0:	2000      	movs	r0, #0
    1ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}else{
			
			// Let's transfer the packet to local memory
			grid_buffer_read_init(&por->tx_buffer);
    1ef6:	4630      	mov	r0, r6
    1ef8:	4b0d      	ldr	r3, [pc, #52]	; (1f30 <grid_port_process_outbound_usart+0x5c>)
    1efa:	4798      	blx	r3
			
			por->tx_double_buffer_status = packet_size;
    1efc:	822c      	strh	r4, [r5, #16]
    1efe:	2400      	movs	r4, #0
			
			for (uint8_t i = 0; i<packet_size; i++){
				
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    1f00:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1f3c <grid_port_process_outbound_usart+0x68>
    1f04:	4630      	mov	r0, r6
    1f06:	47c0      	blx	r8
				por->tx_double_buffer[i] = character;
    1f08:	192b      	adds	r3, r5, r4
    1f0a:	f883 0030 	strb.w	r0, [r3, #48]	; 0x30
			for (uint8_t i = 0; i<packet_size; i++){
    1f0e:	3401      	adds	r4, #1
    1f10:	b2e4      	uxtb	r4, r4
    1f12:	42a7      	cmp	r7, r4
    1f14:	d8f6      	bhi.n	1f04 <grid_port_process_outbound_usart+0x30>
				
			}
		
			// Let's acknowledge the transaction
			grid_buffer_read_acknowledge(&por->tx_buffer);
    1f16:	4630      	mov	r0, r6
    1f18:	4b06      	ldr	r3, [pc, #24]	; (1f34 <grid_port_process_outbound_usart+0x60>)
    1f1a:	4798      	blx	r3
			
			// Let's send the packet through USART
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    1f1c:	8a2a      	ldrh	r2, [r5, #16]
    1f1e:	f105 0130 	add.w	r1, r5, #48	; 0x30
    1f22:	68a8      	ldr	r0, [r5, #8]
    1f24:	4b04      	ldr	r3, [pc, #16]	; (1f38 <grid_port_process_outbound_usart+0x64>)
    1f26:	4798      	blx	r3
			
		}
		
	}
	
}
    1f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1f2c:	000013d1 	.word	0x000013d1
    1f30:	00001443 	.word	0x00001443
    1f34:	000014f5 	.word	0x000014f5
    1f38:	00004bfd 	.word	0x00004bfd
    1f3c:	000014cd 	.word	0x000014cd

00001f40 <grid_led_hardware_transfer_complete_cb>:


static void grid_led_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    1f40:	2201      	movs	r2, #1
    1f42:	4b01      	ldr	r3, [pc, #4]	; (1f48 <grid_led_hardware_transfer_complete_cb+0x8>)
    1f44:	701a      	strb	r2, [r3, #0]
    1f46:	4770      	bx	lr
    1f48:	200012a8 	.word	0x200012a8

00001f4c <grid_led_set_color>:
uint8_t grid_led_set_color(struct grid_led_model* mod, uint32_t led_index, uint8_t led_r, uint8_t led_g, uint8_t led_b){
    1f4c:	b430      	push	{r4, r5}
	if (led_index<mod->led_number){
    1f4e:	7844      	ldrb	r4, [r0, #1]
    1f50:	428c      	cmp	r4, r1
    1f52:	d802      	bhi.n	1f5a <grid_led_set_color+0xe>
		return -1;		
    1f54:	20ff      	movs	r0, #255	; 0xff
}
    1f56:	bc30      	pop	{r4, r5}
    1f58:	4770      	bx	lr
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    1f5a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    1f5e:	0089      	lsls	r1, r1, #2
    1f60:	4c09      	ldr	r4, [pc, #36]	; (1f88 <grid_led_set_color+0x3c>)
    1f62:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    1f66:	68c3      	ldr	r3, [r0, #12]
    1f68:	505d      	str	r5, [r3, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    1f6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    1f6e:	68c3      	ldr	r3, [r0, #12]
    1f70:	440b      	add	r3, r1
    1f72:	605a      	str	r2, [r3, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    1f74:	f89d 3008 	ldrb.w	r3, [sp, #8]
    1f78:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    1f7c:	68c3      	ldr	r3, [r0, #12]
    1f7e:	4419      	add	r1, r3
    1f80:	608a      	str	r2, [r1, #8]
		return 0;
    1f82:	2000      	movs	r0, #0
    1f84:	e7e7      	b.n	1f56 <grid_led_set_color+0xa>
    1f86:	bf00      	nop
    1f88:	200033b0 	.word	0x200033b0

00001f8c <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    1f8c:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    1f8e:	4c06      	ldr	r4, [pc, #24]	; (1fa8 <grid_led_hardware_init+0x1c>)
    1f90:	f100 0114 	add.w	r1, r0, #20
    1f94:	4620      	mov	r0, r4
    1f96:	4b05      	ldr	r3, [pc, #20]	; (1fac <grid_led_hardware_init+0x20>)
    1f98:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_hardware_transfer_complete_cb);
    1f9a:	4a05      	ldr	r2, [pc, #20]	; (1fb0 <grid_led_hardware_init+0x24>)
    1f9c:	2100      	movs	r1, #0
    1f9e:	4620      	mov	r0, r4
    1fa0:	4b04      	ldr	r3, [pc, #16]	; (1fb4 <grid_led_hardware_init+0x28>)
    1fa2:	4798      	blx	r3
    1fa4:	bd10      	pop	{r4, pc}
    1fa6:	bf00      	nop
    1fa8:	20001128 	.word	0x20001128
    1fac:	00005155 	.word	0x00005155
    1fb0:	00001f41 	.word	0x00001f41
    1fb4:	00005125 	.word	0x00005125

00001fb8 <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    1fb8:	7840      	ldrb	r0, [r0, #1]
    1fba:	4770      	bx	lr

00001fbc <grid_led_tick>:

void grid_led_tick(struct grid_led_model* mod){
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    1fbc:	7843      	ldrb	r3, [r0, #1]
    1fbe:	b1f3      	cbz	r3, 1ffe <grid_led_tick+0x42>
void grid_led_tick(struct grid_led_model* mod){
    1fc0:	b410      	push	{r4}
	for (uint8_t j=0; j<mod->led_number; j++){
    1fc2:	2300      	movs	r3, #0
					
		for(uint8_t i=0; i<2; i++){
			uint8_t layer = i;
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    1fc4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    1fc8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    1fcc:	6902      	ldr	r2, [r0, #16]
    1fce:	440a      	add	r2, r1
    1fd0:	7ad1      	ldrb	r1, [r2, #11]
    1fd2:	7b14      	ldrb	r4, [r2, #12]
    1fd4:	4421      	add	r1, r4
    1fd6:	72d1      	strb	r1, [r2, #11]
    1fd8:	7842      	ldrb	r2, [r0, #1]
    1fda:	441a      	add	r2, r3
    1fdc:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1fe0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1fe4:	6901      	ldr	r1, [r0, #16]
    1fe6:	440a      	add	r2, r1
    1fe8:	7ad1      	ldrb	r1, [r2, #11]
    1fea:	7b14      	ldrb	r4, [r2, #12]
    1fec:	4421      	add	r1, r4
    1fee:	72d1      	strb	r1, [r2, #11]
	for (uint8_t j=0; j<mod->led_number; j++){
    1ff0:	3301      	adds	r3, #1
    1ff2:	b2db      	uxtb	r3, r3
    1ff4:	7842      	ldrb	r2, [r0, #1]
    1ff6:	429a      	cmp	r2, r3
    1ff8:	d8e4      	bhi.n	1fc4 <grid_led_tick+0x8>
		}	
	}
	/** END */
	
}
    1ffa:	f85d 4b04 	ldr.w	r4, [sp], #4
    1ffe:	4770      	bx	lr

00002000 <grid_led_set_min>:


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    2000:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    2002:	7844      	ldrb	r4, [r0, #1]
    2004:	fb02 1404 	mla	r4, r2, r4, r1
    2008:	6905      	ldr	r5, [r0, #16]
    200a:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    200e:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    2012:	552b      	strb	r3, [r5, r4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    2014:	7843      	ldrb	r3, [r0, #1]
    2016:	fb02 1303 	mla	r3, r2, r3, r1
    201a:	6904      	ldr	r4, [r0, #16]
    201c:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    2020:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    2024:	4423      	add	r3, r4
    2026:	f89d 400c 	ldrb.w	r4, [sp, #12]
    202a:	705c      	strb	r4, [r3, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    202c:	7843      	ldrb	r3, [r0, #1]
    202e:	fb02 1203 	mla	r2, r2, r3, r1
    2032:	6903      	ldr	r3, [r0, #16]
    2034:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    2038:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    203c:	441a      	add	r2, r3
    203e:	f89d 3010 	ldrb.w	r3, [sp, #16]
    2042:	7093      	strb	r3, [r2, #2]
}
    2044:	bc70      	pop	{r4, r5, r6}
    2046:	4770      	bx	lr

00002048 <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    2048:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    204a:	7844      	ldrb	r4, [r0, #1]
    204c:	fb02 1404 	mla	r4, r2, r4, r1
    2050:	6905      	ldr	r5, [r0, #16]
    2052:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    2056:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    205a:	442c      	add	r4, r5
    205c:	70e3      	strb	r3, [r4, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    205e:	7843      	ldrb	r3, [r0, #1]
    2060:	fb02 1303 	mla	r3, r2, r3, r1
    2064:	6904      	ldr	r4, [r0, #16]
    2066:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    206a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    206e:	4423      	add	r3, r4
    2070:	f89d 400c 	ldrb.w	r4, [sp, #12]
    2074:	711c      	strb	r4, [r3, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    2076:	7843      	ldrb	r3, [r0, #1]
    2078:	fb02 1203 	mla	r2, r2, r3, r1
    207c:	6903      	ldr	r3, [r0, #16]
    207e:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    2082:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    2086:	441a      	add	r2, r3
    2088:	f89d 3010 	ldrb.w	r3, [sp, #16]
    208c:	7153      	strb	r3, [r2, #5]
}
    208e:	bc70      	pop	{r4, r5, r6}
    2090:	4770      	bx	lr

00002092 <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    2092:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    2094:	7844      	ldrb	r4, [r0, #1]
    2096:	fb02 1404 	mla	r4, r2, r4, r1
    209a:	6905      	ldr	r5, [r0, #16]
    209c:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    20a0:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    20a4:	442c      	add	r4, r5
    20a6:	71a3      	strb	r3, [r4, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    20a8:	7843      	ldrb	r3, [r0, #1]
    20aa:	fb02 1303 	mla	r3, r2, r3, r1
    20ae:	6904      	ldr	r4, [r0, #16]
    20b0:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    20b4:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    20b8:	4423      	add	r3, r4
    20ba:	f89d 400c 	ldrb.w	r4, [sp, #12]
    20be:	71dc      	strb	r4, [r3, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    20c0:	7843      	ldrb	r3, [r0, #1]
    20c2:	fb02 1203 	mla	r2, r2, r3, r1
    20c6:	6903      	ldr	r3, [r0, #16]
    20c8:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    20cc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    20d0:	441a      	add	r2, r3
    20d2:	f89d 3010 	ldrb.w	r3, [sp, #16]
    20d6:	7213      	strb	r3, [r2, #8]
}
    20d8:	bc70      	pop	{r4, r5, r6}
    20da:	4770      	bx	lr

000020dc <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    20dc:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    20de:	7844      	ldrb	r4, [r0, #1]
    20e0:	fb02 1204 	mla	r2, r2, r4, r1
    20e4:	6901      	ldr	r1, [r0, #16]
    20e6:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    20ea:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    20ee:	440a      	add	r2, r1
    20f0:	72d3      	strb	r3, [r2, #11]
}
    20f2:	f85d 4b04 	ldr.w	r4, [sp], #4
    20f6:	4770      	bx	lr

000020f8 <grid_led_set_frequency>:
uint8_t grid_led_get_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer){
	
	return mod->led_smart_buffer[num+(mod->led_number*layer)].pha;
}

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    20f8:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    20fa:	7844      	ldrb	r4, [r0, #1]
    20fc:	fb02 1204 	mla	r2, r2, r4, r1
    2100:	6901      	ldr	r1, [r0, #16]
    2102:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    2106:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    210a:	440a      	add	r2, r1
    210c:	7313      	strb	r3, [r2, #12]
}
    210e:	f85d 4b04 	ldr.w	r4, [sp], #4
    2112:	4770      	bx	lr

00002114 <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    2114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2118:	b083      	sub	sp, #12
    211a:	4604      	mov	r4, r0
	mod->led_number = length;
    211c:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    211e:	b2cd      	uxtb	r5, r1
    2120:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    2124:	0080      	lsls	r0, r0, #2
    2126:	3090      	adds	r0, #144	; 0x90
    2128:	6060      	str	r0, [r4, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    212a:	4f3e      	ldr	r7, [pc, #248]	; (2224 <grid_led_buffer_init+0x110>)
    212c:	47b8      	blx	r7
    212e:	4606      	mov	r6, r0
    2130:	60a0      	str	r0, [r4, #8]
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    2132:	f100 0390 	add.w	r3, r0, #144	; 0x90
    2136:	60e3      	str	r3, [r4, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * led_smart_buffer_layer_number * sizeof(struct LED_layer));
    2138:	201a      	movs	r0, #26
    213a:	fb00 f005 	mul.w	r0, r0, r5
    213e:	47b8      	blx	r7
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    2140:	2e00      	cmp	r6, #0
    2142:	d06e      	beq.n	2222 <grid_led_buffer_init+0x10e>
    2144:	2800      	cmp	r0, #0
    2146:	d06c      	beq.n	2222 <grid_led_buffer_init+0x10e>
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * led_smart_buffer_layer_number * sizeof(struct LED_layer));
    2148:	6120      	str	r0, [r4, #16]
    214a:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    214c:	4619      	mov	r1, r3
    214e:	68a2      	ldr	r2, [r4, #8]
    2150:	54d1      	strb	r1, [r2, r3]
    2152:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    2154:	2b90      	cmp	r3, #144	; 0x90
    2156:	d1fa      	bne.n	214e <grid_led_buffer_init+0x3a>
	for (uint32_t i = 0; i<mod->led_number; i++){
    2158:	7863      	ldrb	r3, [r4, #1]
    215a:	2b00      	cmp	r3, #0
    215c:	d05e      	beq.n	221c <grid_led_buffer_init+0x108>
    215e:	2500      	movs	r5, #0
		grid_led_set_color(mod,i,0,0,0);
    2160:	462e      	mov	r6, r5
    2162:	4f31      	ldr	r7, [pc, #196]	; (2228 <grid_led_buffer_init+0x114>)
    2164:	9600      	str	r6, [sp, #0]
    2166:	4633      	mov	r3, r6
    2168:	4632      	mov	r2, r6
    216a:	4629      	mov	r1, r5
    216c:	4620      	mov	r0, r4
    216e:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    2170:	3501      	adds	r5, #1
    2172:	7863      	ldrb	r3, [r4, #1]
    2174:	42ab      	cmp	r3, r5
    2176:	d8f5      	bhi.n	2164 <grid_led_buffer_init+0x50>
	for(uint8_t i = 0; i<mod->led_number; i++){
    2178:	2b00      	cmp	r3, #0
    217a:	d04f      	beq.n	221c <grid_led_buffer_init+0x108>
    217c:	2600      	movs	r6, #0
		grid_led_set_min(mod,i, 0, 0x00, 0x00, 0x00);
    217e:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 2230 <grid_led_buffer_init+0x11c>
		grid_led_set_mid(mod,i, 0, 0x00, 0x7F, 0x00);
    2182:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 2234 <grid_led_buffer_init+0x120>
		grid_led_set_min(mod,i, 0, 0x00, 0x00, 0x00);
    2186:	2500      	movs	r5, #0
    2188:	9501      	str	r5, [sp, #4]
    218a:	9500      	str	r5, [sp, #0]
    218c:	462b      	mov	r3, r5
    218e:	462a      	mov	r2, r5
    2190:	4631      	mov	r1, r6
    2192:	4620      	mov	r0, r4
    2194:	47d8      	blx	fp
		grid_led_set_mid(mod,i, 0, 0x00, 0x7F, 0x00);
    2196:	9501      	str	r5, [sp, #4]
    2198:	237f      	movs	r3, #127	; 0x7f
    219a:	9300      	str	r3, [sp, #0]
    219c:	462b      	mov	r3, r5
    219e:	462a      	mov	r2, r5
    21a0:	4631      	mov	r1, r6
    21a2:	4620      	mov	r0, r4
    21a4:	47d0      	blx	sl
		grid_led_set_max(mod,i, 0, 0x00, 0xFF, 0x00);
    21a6:	9501      	str	r5, [sp, #4]
    21a8:	23ff      	movs	r3, #255	; 0xff
    21aa:	9300      	str	r3, [sp, #0]
    21ac:	462b      	mov	r3, r5
    21ae:	462a      	mov	r2, r5
    21b0:	4631      	mov	r1, r6
    21b2:	4620      	mov	r0, r4
    21b4:	f8df 9080 	ldr.w	r9, [pc, #128]	; 2238 <grid_led_buffer_init+0x124>
    21b8:	47c8      	blx	r9
		grid_led_set_frequency(mod,i, 0, 0);
    21ba:	462b      	mov	r3, r5
    21bc:	462a      	mov	r2, r5
    21be:	4631      	mov	r1, r6
    21c0:	4620      	mov	r0, r4
    21c2:	f8df 8078 	ldr.w	r8, [pc, #120]	; 223c <grid_led_buffer_init+0x128>
    21c6:	47c0      	blx	r8
		grid_led_set_phase(mod,i, 0, 0);
    21c8:	462b      	mov	r3, r5
    21ca:	462a      	mov	r2, r5
    21cc:	4631      	mov	r1, r6
    21ce:	4620      	mov	r0, r4
    21d0:	4f16      	ldr	r7, [pc, #88]	; (222c <grid_led_buffer_init+0x118>)
    21d2:	47b8      	blx	r7
		grid_led_set_min(mod,i, 1, 0x00, 0x00, 0x00);
    21d4:	9501      	str	r5, [sp, #4]
    21d6:	9500      	str	r5, [sp, #0]
    21d8:	462b      	mov	r3, r5
    21da:	2201      	movs	r2, #1
    21dc:	4631      	mov	r1, r6
    21de:	4620      	mov	r0, r4
    21e0:	47d8      	blx	fp
		grid_led_set_mid(mod,i, 1, 0x00, 0x00, 0x00);
    21e2:	9501      	str	r5, [sp, #4]
    21e4:	9500      	str	r5, [sp, #0]
    21e6:	462b      	mov	r3, r5
    21e8:	2201      	movs	r2, #1
    21ea:	4631      	mov	r1, r6
    21ec:	4620      	mov	r0, r4
    21ee:	47d0      	blx	sl
		grid_led_set_max(mod,i, 1, 0x00, 0x00, 0x00);
    21f0:	9501      	str	r5, [sp, #4]
    21f2:	9500      	str	r5, [sp, #0]
    21f4:	462b      	mov	r3, r5
    21f6:	2201      	movs	r2, #1
    21f8:	4631      	mov	r1, r6
    21fa:	4620      	mov	r0, r4
    21fc:	47c8      	blx	r9
		grid_led_set_frequency(mod,i, 1, 0);
    21fe:	462b      	mov	r3, r5
    2200:	2201      	movs	r2, #1
    2202:	4631      	mov	r1, r6
    2204:	4620      	mov	r0, r4
    2206:	47c0      	blx	r8
		grid_led_set_phase(mod, i, 1, 0);
    2208:	462b      	mov	r3, r5
    220a:	2201      	movs	r2, #1
    220c:	4631      	mov	r1, r6
    220e:	4620      	mov	r0, r4
    2210:	47b8      	blx	r7
	for(uint8_t i = 0; i<mod->led_number; i++){
    2212:	3601      	adds	r6, #1
    2214:	b2f6      	uxtb	r6, r6
    2216:	7863      	ldrb	r3, [r4, #1]
    2218:	42b3      	cmp	r3, r6
    221a:	d8b4      	bhi.n	2186 <grid_led_buffer_init+0x72>
}
    221c:	b003      	add	sp, #12
    221e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2222:	e7fe      	b.n	2222 <grid_led_buffer_init+0x10e>
    2224:	0000c3a1 	.word	0x0000c3a1
    2228:	00001f4d 	.word	0x00001f4d
    222c:	000020dd 	.word	0x000020dd
    2230:	00002001 	.word	0x00002001
    2234:	00002049 	.word	0x00002049
    2238:	00002093 	.word	0x00002093
    223c:	000020f9 	.word	0x000020f9

00002240 <grid_led_render>:


void grid_led_render(struct grid_led_model* mod, uint32_t num){
    2240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2244:	b083      	sub	sp, #12
    2246:	f890 c001 	ldrb.w	ip, [r0, #1]
    224a:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
    224e:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
    2252:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    2256:	eb01 0384 	add.w	r3, r1, r4, lsl #2
    225a:	6904      	ldr	r4, [r0, #16]
    225c:	441c      	add	r4, r3
	// RENDER & SUM ALL LAYERS PER LED
	for (uint8_t i = 0; i<2; i++){
		
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    225e:	2702      	movs	r7, #2
	uint32_t mix_b = 0;
    2260:	f04f 0e00 	mov.w	lr, #0
	uint32_t mix_g = 0;
    2264:	4673      	mov	r3, lr
	uint32_t mix_r = 0;
    2266:	4672      	mov	r2, lr
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    2268:	f8df 8084 	ldr.w	r8, [pc, #132]	; 22f0 <grid_led_render+0xb0>
    226c:	7ae6      	ldrb	r6, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    226e:	f818 9006 	ldrb.w	r9, [r8, r6]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    2272:	4446      	add	r6, r8
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    2274:	f896 5100 	ldrb.w	r5, [r6, #256]	; 0x100
    2278:	f896 6200 	ldrb.w	r6, [r6, #512]	; 0x200
    227c:	f894 a000 	ldrb.w	sl, [r4]
    2280:	f894 b003 	ldrb.w	fp, [r4, #3]
    2284:	fb05 fb0b 	mul.w	fp, r5, fp
    2288:	fb09 bb0a 	mla	fp, r9, sl, fp
    228c:	f894 a006 	ldrb.w	sl, [r4, #6]
    2290:	fb06 ba0a 	mla	sl, r6, sl, fp
    2294:	4452      	add	r2, sl
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    2296:	f894 a001 	ldrb.w	sl, [r4, #1]
    229a:	f894 b004 	ldrb.w	fp, [r4, #4]
    229e:	fb05 fb0b 	mul.w	fp, r5, fp
    22a2:	fb09 bb0a 	mla	fp, r9, sl, fp
    22a6:	f894 a007 	ldrb.w	sl, [r4, #7]
    22aa:	fb06 ba0a 	mla	sl, r6, sl, fp
    22ae:	4453      	add	r3, sl
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    22b0:	f894 a002 	ldrb.w	sl, [r4, #2]
    22b4:	f894 b005 	ldrb.w	fp, [r4, #5]
    22b8:	fb05 f50b 	mul.w	r5, r5, fp
    22bc:	fb09 590a 	mla	r9, r9, sl, r5
    22c0:	7a25      	ldrb	r5, [r4, #8]
    22c2:	fb06 9505 	mla	r5, r6, r5, r9
    22c6:	44ae      	add	lr, r5
    22c8:	3f01      	subs	r7, #1
    22ca:	4464      	add	r4, ip
	for (uint8_t i = 0; i<2; i++){
    22cc:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    22d0:	d1cc      	bne.n	226c <grid_led_render+0x2c>

mix_r = (mix_r)/2/256;
mix_g = (mix_g)/2/256;
mix_b = (mix_b)/2/256;
				
	grid_led_set_color(mod, num, mix_r, mix_g, mix_b);
    22d2:	f3ce 2447 	ubfx	r4, lr, #9, #8
    22d6:	9400      	str	r4, [sp, #0]
    22d8:	f3c3 2347 	ubfx	r3, r3, #9, #8
    22dc:	f3c2 2247 	ubfx	r2, r2, #9, #8
    22e0:	4c02      	ldr	r4, [pc, #8]	; (22ec <grid_led_render+0xac>)
    22e2:	47a0      	blx	r4
	
}
    22e4:	b003      	add	sp, #12
    22e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    22ea:	bf00      	nop
    22ec:	00001f4d 	.word	0x00001f4d
    22f0:	20000000 	.word	0x20000000

000022f4 <grid_led_render_all>:


void grid_led_render_all(struct grid_led_model* mod){
	
	for (uint32_t i=0; i<mod->led_number; i++){
    22f4:	7843      	ldrb	r3, [r0, #1]
    22f6:	b15b      	cbz	r3, 2310 <grid_led_render_all+0x1c>
void grid_led_render_all(struct grid_led_model* mod){
    22f8:	b570      	push	{r4, r5, r6, lr}
    22fa:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    22fc:	2400      	movs	r4, #0
		
		grid_led_render(mod, i);
    22fe:	4e05      	ldr	r6, [pc, #20]	; (2314 <grid_led_render_all+0x20>)
    2300:	4621      	mov	r1, r4
    2302:	4628      	mov	r0, r5
    2304:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    2306:	3401      	adds	r4, #1
    2308:	786b      	ldrb	r3, [r5, #1]
    230a:	42a3      	cmp	r3, r4
    230c:	d8f8      	bhi.n	2300 <grid_led_render_all+0xc>
    230e:	bd70      	pop	{r4, r5, r6, pc}
    2310:	4770      	bx	lr
    2312:	bf00      	nop
    2314:	00002241 	.word	0x00002241

00002318 <grid_led_hardware_start_transfer_blocking>:
	}
	
}


void grid_led_hardware_start_transfer_blocking(struct grid_led_model* mod){
    2318:	b510      	push	{r4, lr}
    231a:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    231c:	2200      	movs	r2, #0
    231e:	4b08      	ldr	r3, [pc, #32]	; (2340 <grid_led_hardware_start_transfer_blocking+0x28>)
    2320:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    2322:	4808      	ldr	r0, [pc, #32]	; (2344 <grid_led_hardware_start_transfer_blocking+0x2c>)
    2324:	4b08      	ldr	r3, [pc, #32]	; (2348 <grid_led_hardware_start_transfer_blocking+0x30>)
    2326:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_get_frame_buffer_pointer(mod), grid_led_get_frame_buffer_size(mod));
    2328:	88a2      	ldrh	r2, [r4, #4]
    232a:	68a1      	ldr	r1, [r4, #8]
    232c:	6960      	ldr	r0, [r4, #20]
    232e:	4b07      	ldr	r3, [pc, #28]	; (234c <grid_led_hardware_start_transfer_blocking+0x34>)
    2330:	4798      	blx	r3
	while(grid_led_hardware_transfer_done!=1){
    2332:	4a03      	ldr	r2, [pc, #12]	; (2340 <grid_led_hardware_start_transfer_blocking+0x28>)
    2334:	7813      	ldrb	r3, [r2, #0]
    2336:	b2db      	uxtb	r3, r3
    2338:	2b01      	cmp	r3, #1
    233a:	d1fb      	bne.n	2334 <grid_led_hardware_start_transfer_blocking+0x1c>
			
	}
	
}
    233c:	bd10      	pop	{r4, pc}
    233e:	bf00      	nop
    2340:	200012a8 	.word	0x200012a8
    2344:	20001128 	.word	0x20001128
    2348:	000050fd 	.word	0x000050fd
    234c:	00004bfd 	.word	0x00004bfd

00002350 <grid_led_startup_animation>:
void grid_led_startup_animation(struct grid_led_model* mod){
    2350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2354:	b085      	sub	sp, #20
    2356:	4606      	mov	r6, r0
	return tmp;
}

static inline hri_rstc_rcause_reg_t hri_rstc_read_RCAUSE_reg(const void *const hw)
{
	return ((Rstc *)hw)->RCAUSE.reg;
    2358:	4b20      	ldr	r3, [pc, #128]	; (23dc <grid_led_startup_animation+0x8c>)
    235a:	781b      	ldrb	r3, [r3, #0]
    235c:	b2db      	uxtb	r3, r3
	if (grid_module_reset_cause == RESET_REASON_WDT){
    235e:	2b20      	cmp	r3, #32
    2360:	d00a      	beq.n	2378 <grid_led_startup_animation+0x28>
	uint8_t s		  = 1;
    2362:	f04f 0b01 	mov.w	fp, #1
	uint8_t color_g   = 1;
    2366:	f8cd b00c 	str.w	fp, [sp, #12]
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    236a:	f04f 0aff 	mov.w	sl, #255	; 0xff
	for (uint8_t i = 0; i<255; i++){
    236e:	f04f 0900 	mov.w	r9, #0
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    2372:	f8df 8074 	ldr.w	r8, [pc, #116]	; 23e8 <grid_led_startup_animation+0x98>
    2376:	e01e      	b.n	23b6 <grid_led_startup_animation+0x66>
		s= 2;
    2378:	f04f 0b02 	mov.w	fp, #2
		color_g = 0;
    237c:	2300      	movs	r3, #0
    237e:	9303      	str	r3, [sp, #12]
    2380:	e7f3      	b.n	236a <grid_led_startup_animation+0x1a>
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    2382:	9500      	str	r5, [sp, #0]
    2384:	462b      	mov	r3, r5
    2386:	463a      	mov	r2, r7
    2388:	4621      	mov	r1, r4
    238a:	4630      	mov	r0, r6
    238c:	47c0      	blx	r8
		for (uint8_t j=0; j<mod->led_number; j++){
    238e:	3401      	adds	r4, #1
    2390:	b2e4      	uxtb	r4, r4
    2392:	7873      	ldrb	r3, [r6, #1]
    2394:	42a3      	cmp	r3, r4
    2396:	d8f4      	bhi.n	2382 <grid_led_startup_animation+0x32>
		grid_led_hardware_start_transfer_blocking(mod);
    2398:	4630      	mov	r0, r6
    239a:	4b11      	ldr	r3, [pc, #68]	; (23e0 <grid_led_startup_animation+0x90>)
    239c:	4798      	blx	r3
		delay_ms(1);
    239e:	2001      	movs	r0, #1
    23a0:	4b10      	ldr	r3, [pc, #64]	; (23e4 <grid_led_startup_animation+0x94>)
    23a2:	4798      	blx	r3
	for (uint8_t i = 0; i<255; i++){
    23a4:	f109 0901 	add.w	r9, r9, #1
    23a8:	fa5f f989 	uxtb.w	r9, r9
    23ac:	f10a 3aff 	add.w	sl, sl, #4294967295
    23b0:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
    23b4:	d00f      	beq.n	23d6 <grid_led_startup_animation+0x86>
		for (uint8_t j=0; j<mod->led_number; j++){
    23b6:	7873      	ldrb	r3, [r6, #1]
    23b8:	2b00      	cmp	r3, #0
    23ba:	d0ed      	beq.n	2398 <grid_led_startup_animation+0x48>
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    23bc:	fb0b f709 	mul.w	r7, fp, r9
    23c0:	f007 07ff 	and.w	r7, r7, #255	; 0xff
    23c4:	9b03      	ldr	r3, [sp, #12]
    23c6:	fb09 f503 	mul.w	r5, r9, r3
    23ca:	fb0b f505 	mul.w	r5, fp, r5
    23ce:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    23d2:	2400      	movs	r4, #0
    23d4:	e7d5      	b.n	2382 <grid_led_startup_animation+0x32>
}
    23d6:	b005      	add	sp, #20
    23d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    23dc:	40000c00 	.word	0x40000c00
    23e0:	00002319 	.word	0x00002319
    23e4:	00004a71 	.word	0x00004a71
    23e8:	00001f4d 	.word	0x00001f4d

000023ec <grid_led_init>:
uint8_t grid_led_init(struct grid_led_model* mod, uint8_t num){
    23ec:	b570      	push	{r4, r5, r6, lr}
    23ee:	4604      	mov	r4, r0
    23f0:	4e2b      	ldr	r6, [pc, #172]	; (24a0 <grid_led_init+0xb4>)
    23f2:	2200      	movs	r2, #0
    23f4:	b293      	uxth	r3, r2
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    23f6:	f003 0001 	and.w	r0, r3, #1
    23fa:	2800      	cmp	r0, #0
    23fc:	bf14      	ite	ne
    23fe:	f04f 6060 	movne.w	r0, #234881024	; 0xe000000
    2402:	f04f 6000 	moveq.w	r0, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    2406:	f3c3 0540 	ubfx	r5, r3, #1, #1
    240a:	2d00      	cmp	r5, #0
    240c:	bf14      	ite	ne
    240e:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
    2412:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    2416:	4305      	orrs	r5, r0
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    2418:	f3c3 0080 	ubfx	r0, r3, #2, #1
    241c:	2800      	cmp	r0, #0
    241e:	bf14      	ite	ne
    2420:	f44f 2060 	movne.w	r0, #917504	; 0xe0000
    2424:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
    2428:	4328      	orrs	r0, r5
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    242a:	f3c3 05c0 	ubfx	r5, r3, #3, #1
    242e:	2d00      	cmp	r5, #0
    2430:	bf14      	ite	ne
    2432:	f44f 0560 	movne.w	r5, #14680064	; 0xe00000
    2436:	f44f 0500 	moveq.w	r5, #8388608	; 0x800000
    243a:	4328      	orrs	r0, r5
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    243c:	f3c3 1500 	ubfx	r5, r3, #4, #1
    2440:	2d00      	cmp	r5, #0
    2442:	bf14      	ite	ne
    2444:	f44f 6560 	movne.w	r5, #3584	; 0xe00
    2448:	f44f 6500 	moveq.w	r5, #2048	; 0x800
    244c:	4305      	orrs	r5, r0
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    244e:	f3c3 1040 	ubfx	r0, r3, #5, #1
    2452:	2800      	cmp	r0, #0
    2454:	bf14      	ite	ne
    2456:	f44f 4060 	movne.w	r0, #57344	; 0xe000
    245a:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
    245e:	4305      	orrs	r5, r0
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    2460:	f3c3 1080 	ubfx	r0, r3, #6, #1
    2464:	2800      	cmp	r0, #0
    2466:	bf14      	ite	ne
    2468:	200e      	movne	r0, #14
    246a:	2008      	moveq	r0, #8
    246c:	4328      	orrs	r0, r5
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    246e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    2472:	2b00      	cmp	r3, #0
    2474:	bf14      	ite	ne
    2476:	23e0      	movne	r3, #224	; 0xe0
    2478:	2380      	moveq	r3, #128	; 0x80
    247a:	4303      	orrs	r3, r0
		grid_led_color_code[i] = temp;
    247c:	f846 3f04 	str.w	r3, [r6, #4]!
    2480:	3201      	adds	r2, #1
	for(uint16_t i=0; i<256; i++){
    2482:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    2486:	d1b5      	bne.n	23f4 <grid_led_init+0x8>
	grid_led_buffer_init(mod, num);		
    2488:	4620      	mov	r0, r4
    248a:	4b06      	ldr	r3, [pc, #24]	; (24a4 <grid_led_init+0xb8>)
    248c:	4798      	blx	r3
	grid_led_hardware_init(mod);
    248e:	4620      	mov	r0, r4
    2490:	4b05      	ldr	r3, [pc, #20]	; (24a8 <grid_led_init+0xbc>)
    2492:	4798      	blx	r3
	grid_led_startup_animation(mod);
    2494:	4620      	mov	r0, r4
    2496:	4b05      	ldr	r3, [pc, #20]	; (24ac <grid_led_init+0xc0>)
    2498:	4798      	blx	r3
}
    249a:	2000      	movs	r0, #0
    249c:	bd70      	pop	{r4, r5, r6, pc}
    249e:	bf00      	nop
    24a0:	200033ac 	.word	0x200033ac
    24a4:	00002115 	.word	0x00002115
    24a8:	00001f8d 	.word	0x00001f8d
    24ac:	00002351 	.word	0x00002351

000024b0 <grid_led_hardware_start_transfer>:

void grid_led_hardware_start_transfer (struct grid_led_model* mod){
    24b0:	b510      	push	{r4, lr}
    24b2:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    24b4:	2200      	movs	r2, #0
    24b6:	4b05      	ldr	r3, [pc, #20]	; (24cc <grid_led_hardware_start_transfer+0x1c>)
    24b8:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    24ba:	4805      	ldr	r0, [pc, #20]	; (24d0 <grid_led_hardware_start_transfer+0x20>)
    24bc:	4b05      	ldr	r3, [pc, #20]	; (24d4 <grid_led_hardware_start_transfer+0x24>)
    24be:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_get_frame_buffer_pointer(mod), grid_led_get_frame_buffer_size(mod));
    24c0:	88a2      	ldrh	r2, [r4, #4]
    24c2:	68a1      	ldr	r1, [r4, #8]
    24c4:	6960      	ldr	r0, [r4, #20]
    24c6:	4b04      	ldr	r3, [pc, #16]	; (24d8 <grid_led_hardware_start_transfer+0x28>)
    24c8:	4798      	blx	r3
    24ca:	bd10      	pop	{r4, pc}
    24cc:	200012a8 	.word	0x200012a8
    24d0:	20001128 	.word	0x20001128
    24d4:	000050fd 	.word	0x000050fd
    24d8:	00004bfd 	.word	0x00004bfd

000024dc <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    24dc:	b508      	push	{r3, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    24de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    24e2:	4b13      	ldr	r3, [pc, #76]	; (2530 <grid_module_common_init+0x54>)
    24e4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	//enable pwr!
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_P16_RevB){					
    24e8:	4b12      	ldr	r3, [pc, #72]	; (2534 <grid_module_common_init+0x58>)
    24ea:	4798      	blx	r3
    24ec:	b178      	cbz	r0, 250e <grid_module_common_init+0x32>
		grid_module_po16_revb_init(&grid_ui_state);	
	}	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_B16_RevB){	
    24ee:	4b11      	ldr	r3, [pc, #68]	; (2534 <grid_module_common_init+0x58>)
    24f0:	4798      	blx	r3
    24f2:	2880      	cmp	r0, #128	; 0x80
    24f4:	d00f      	beq.n	2516 <grid_module_common_init+0x3a>
		grid_module_bu16_revb_init(&grid_ui_state);
	
	}	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){						
    24f6:	4b0f      	ldr	r3, [pc, #60]	; (2534 <grid_module_common_init+0x58>)
    24f8:	4798      	blx	r3
    24fa:	2840      	cmp	r0, #64	; 0x40
    24fc:	d00f      	beq.n	251e <grid_module_common_init+0x42>
		grid_module_pbf4_reva_init(&grid_ui_state);			
	}
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){	
    24fe:	4b0d      	ldr	r3, [pc, #52]	; (2534 <grid_module_common_init+0x58>)
    2500:	4798      	blx	r3
    2502:	28c0      	cmp	r0, #192	; 0xc0
    2504:	d00f      	beq.n	2526 <grid_module_common_init+0x4a>
		//grid_module_bu16_revb_init(&grid_ui_state);
		
	}	


	grid_sys_init(&grid_sys_state);
    2506:	480c      	ldr	r0, [pc, #48]	; (2538 <grid_module_common_init+0x5c>)
    2508:	4b0c      	ldr	r3, [pc, #48]	; (253c <grid_module_common_init+0x60>)
    250a:	4798      	blx	r3
    250c:	bd08      	pop	{r3, pc}
		grid_module_po16_revb_init(&grid_ui_state);	
    250e:	480c      	ldr	r0, [pc, #48]	; (2540 <grid_module_common_init+0x64>)
    2510:	4b0c      	ldr	r3, [pc, #48]	; (2544 <grid_module_common_init+0x68>)
    2512:	4798      	blx	r3
    2514:	e7eb      	b.n	24ee <grid_module_common_init+0x12>
		grid_module_bu16_revb_init(&grid_ui_state);
    2516:	480a      	ldr	r0, [pc, #40]	; (2540 <grid_module_common_init+0x64>)
    2518:	4b0b      	ldr	r3, [pc, #44]	; (2548 <grid_module_common_init+0x6c>)
    251a:	4798      	blx	r3
    251c:	e7eb      	b.n	24f6 <grid_module_common_init+0x1a>
		grid_module_pbf4_reva_init(&grid_ui_state);			
    251e:	4808      	ldr	r0, [pc, #32]	; (2540 <grid_module_common_init+0x64>)
    2520:	4b0a      	ldr	r3, [pc, #40]	; (254c <grid_module_common_init+0x70>)
    2522:	4798      	blx	r3
    2524:	e7eb      	b.n	24fe <grid_module_common_init+0x22>
		grid_module_en16_reva_init(&grid_ui_state);
    2526:	4806      	ldr	r0, [pc, #24]	; (2540 <grid_module_common_init+0x64>)
    2528:	4b09      	ldr	r3, [pc, #36]	; (2550 <grid_module_common_init+0x74>)
    252a:	4798      	blx	r3
    252c:	e7eb      	b.n	2506 <grid_module_common_init+0x2a>
    252e:	bf00      	nop
    2530:	41008000 	.word	0x41008000
    2534:	00003ad1 	.word	0x00003ad1
    2538:	20003310 	.word	0x20003310
    253c:	00003961 	.word	0x00003961
    2540:	20003300 	.word	0x20003300
    2544:	00003525 	.word	0x00003525
    2548:	000027a1 	.word	0x000027a1
    254c:	000031a5 	.word	0x000031a5
    2550:	00002cd1 	.word	0x00002cd1

00002554 <grid_module_bu16_revb_hardware_start_transfer>:
//volatile uint8_t grid_module_bu16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};
	
volatile uint8_t grid_module_bu16_revb_mux_lookup[16] =       {12, 13, 8, 9, 4, 5, 0, 1, 14, 15, 10, 11, 6, 7, 2, 3};


void grid_module_bu16_revb_hardware_start_transfer(void){
    2554:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    2556:	4803      	ldr	r0, [pc, #12]	; (2564 <grid_module_bu16_revb_hardware_start_transfer+0x10>)
    2558:	4c03      	ldr	r4, [pc, #12]	; (2568 <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    255a:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    255c:	4803      	ldr	r0, [pc, #12]	; (256c <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    255e:	47a0      	blx	r4
    2560:	bd10      	pop	{r4, pc}
    2562:	bf00      	nop
    2564:	20001058 	.word	0x20001058
    2568:	000049c9 	.word	0x000049c9
    256c:	2000122c 	.word	0x2000122c

00002570 <grid_module_bu16_revb_hardware_transfer_complete_cb>:

}

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    2570:	4b70      	ldr	r3, [pc, #448]	; (2734 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    2572:	781b      	ldrb	r3, [r3, #0]
    2574:	2b00      	cmp	r3, #0
    2576:	f000 80d6 	beq.w	2726 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1b6>
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    257a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    257e:	b083      	sub	sp, #12
	struct grid_ui_model* mod = &grid_ui_state;
	

	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    2580:	2300      	movs	r3, #0
    2582:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    2586:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    258a:	4b6a      	ldr	r3, [pc, #424]	; (2734 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    258c:	785a      	ldrb	r2, [r3, #1]
    258e:	3208      	adds	r2, #8
    2590:	4969      	ldr	r1, [pc, #420]	; (2738 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c8>)
    2592:	5c8d      	ldrb	r5, [r1, r2]
    2594:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    2596:	785a      	ldrb	r2, [r3, #1]
    2598:	b2d2      	uxtb	r2, r2
    259a:	5c8c      	ldrb	r4, [r1, r2]
    259c:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_bu16_revb_mux++;
    259e:	785a      	ldrb	r2, [r3, #1]
    25a0:	3201      	adds	r2, #1
    25a2:	b2d2      	uxtb	r2, r2
    25a4:	705a      	strb	r2, [r3, #1]
	grid_module_bu16_revb_mux%=8;
    25a6:	785a      	ldrb	r2, [r3, #1]
    25a8:	f002 0207 	and.w	r2, r2, #7
    25ac:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    25ae:	785b      	ldrb	r3, [r3, #1]
/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	if (level) {
    25b0:	f013 0f01 	tst.w	r3, #1
    25b4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    25b8:	4b60      	ldr	r3, [pc, #384]	; (273c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1cc>)
    25ba:	bf14      	ite	ne
    25bc:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    25c0:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    25c4:	4b5b      	ldr	r3, [pc, #364]	; (2734 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    25c6:	785b      	ldrb	r3, [r3, #1]
    25c8:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    25cc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    25d0:	4b5a      	ldr	r3, [pc, #360]	; (273c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1cc>)
    25d2:	bf14      	ite	ne
    25d4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    25d8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    25dc:	4b55      	ldr	r3, [pc, #340]	; (2734 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    25de:	785b      	ldrb	r3, [r3, #1]
    25e0:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    25e4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    25e8:	4b54      	ldr	r3, [pc, #336]	; (273c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1cc>)
    25ea:	bf14      	ite	ne
    25ec:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    25f0:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    25f4:	2302      	movs	r3, #2
    25f6:	f10d 0206 	add.w	r2, sp, #6
    25fa:	2100      	movs	r1, #0
    25fc:	4850      	ldr	r0, [pc, #320]	; (2740 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d0>)
    25fe:	4e51      	ldr	r6, [pc, #324]	; (2744 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d4>)
    2600:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    2602:	2302      	movs	r3, #2
    2604:	aa01      	add	r2, sp, #4
    2606:	2100      	movs	r1, #0
    2608:	484f      	ldr	r0, [pc, #316]	; (2748 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d8>)
    260a:	47b0      	blx	r6
	

	
	if (adcresult_0>10000){
    260c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    2610:	f242 7310 	movw	r3, #10000	; 0x2710
    2614:	429a      	cmp	r2, r3
		adcresult_0 = 0;
    2616:	bf8c      	ite	hi
    2618:	2300      	movhi	r3, #0
	}
	else{
		adcresult_0 = 127;
    261a:	237f      	movls	r3, #127	; 0x7f
    261c:	f8ad 3006 	strh.w	r3, [sp, #6]
	}
	
	if (adcresult_1>10000){
    2620:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    2624:	f242 7310 	movw	r3, #10000	; 0x2710
    2628:	429a      	cmp	r2, r3
		adcresult_1 = 0;
    262a:	bf8c      	ite	hi
    262c:	2300      	movhi	r3, #0
	}
	else{
		adcresult_1 = 127;
    262e:	237f      	movls	r3, #127	; 0x7f
    2630:	f8ad 3004 	strh.w	r3, [sp, #4]
	}
	
	//CRITICAL_SECTION_ENTER()

	if (adcresult_0 != mod->report_ui_array[adc_index_0].helper[0]){
    2634:	012e      	lsls	r6, r5, #4
    2636:	4b45      	ldr	r3, [pc, #276]	; (274c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    2638:	689b      	ldr	r3, [r3, #8]
    263a:	4433      	add	r3, r6
    263c:	68da      	ldr	r2, [r3, #12]
    263e:	7812      	ldrb	r2, [r2, #0]
    2640:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    2644:	4291      	cmp	r1, r2
    2646:	d02e      	beq.n	26a6 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x136>
			velocity = 127;
		}
		else{
			
			command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
			velocity = 0;
    2648:	2a00      	cmp	r2, #0
    264a:	bf0c      	ite	eq
    264c:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    2650:	f04f 0900 	movne.w	r9, #0
		}
		
		uint8_t actuator = 2*velocity;
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[5], 2, command);
    2654:	6858      	ldr	r0, [r3, #4]
    2656:	bf0c      	ite	eq
    2658:	2290      	moveq	r2, #144	; 0x90
    265a:	2280      	movne	r2, #128	; 0x80
    265c:	2102      	movs	r1, #2
    265e:	3005      	adds	r0, #5
    2660:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 2754 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e4>
    2664:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    2666:	4f39      	ldr	r7, [pc, #228]	; (274c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    2668:	68bb      	ldr	r3, [r7, #8]
    266a:	4433      	add	r3, r6
    266c:	6858      	ldr	r0, [r3, #4]
    266e:	462a      	mov	r2, r5
    2670:	2102      	movs	r1, #2
    2672:	3007      	adds	r0, #7
    2674:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, velocity);
    2676:	68bb      	ldr	r3, [r7, #8]
    2678:	4433      	add	r3, r6
    267a:	6858      	ldr	r0, [r3, #4]
    267c:	464a      	mov	r2, r9
    267e:	2102      	movs	r1, #2
    2680:	3009      	adds	r0, #9
    2682:	47c0      	blx	r8
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[21], 2, actuator);
    2684:	68bb      	ldr	r3, [r7, #8]
    2686:	4433      	add	r3, r6
    2688:	6858      	ldr	r0, [r3, #4]
    268a:	ea4f 0249 	mov.w	r2, r9, lsl #1
    268e:	2102      	movs	r1, #2
    2690:	3015      	adds	r0, #21
    2692:	47c0      	blx	r8
		mod->report_ui_array[adc_index_0].helper[0] = velocity;
    2694:	68bb      	ldr	r3, [r7, #8]
    2696:	441e      	add	r6, r3
    2698:	68f3      	ldr	r3, [r6, #12]
    269a:	f883 9000 	strb.w	r9, [r3]
		
		grid_report_ui_set_changed_flag(mod, adc_index_0);
    269e:	4629      	mov	r1, r5
    26a0:	4638      	mov	r0, r7
    26a2:	4b2b      	ldr	r3, [pc, #172]	; (2750 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e0>)
    26a4:	4798      	blx	r3
	//CRITICAL_SECTION_LEAVE()
	
	
	//CRITICAL_SECTION_ENTER()

	if (adcresult_1 != mod->report_ui_array[adc_index_1].helper[0]){
    26a6:	0125      	lsls	r5, r4, #4
    26a8:	4b28      	ldr	r3, [pc, #160]	; (274c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    26aa:	689b      	ldr	r3, [r3, #8]
    26ac:	442b      	add	r3, r5
    26ae:	68da      	ldr	r2, [r3, #12]
    26b0:	7812      	ldrb	r2, [r2, #0]
    26b2:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    26b6:	4291      	cmp	r1, r2
    26b8:	d02d      	beq.n	2716 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1a6>
			velocity = 127;
		}
		else{
			
			command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
			velocity = 0;
    26ba:	2a00      	cmp	r2, #0
    26bc:	bf0c      	ite	eq
    26be:	f04f 087f 	moveq.w	r8, #127	; 0x7f
    26c2:	f04f 0800 	movne.w	r8, #0
		}
		
		uint8_t actuator = 2*velocity;
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[5], 2, command);
    26c6:	6858      	ldr	r0, [r3, #4]
    26c8:	bf0c      	ite	eq
    26ca:	2290      	moveq	r2, #144	; 0x90
    26cc:	2280      	movne	r2, #128	; 0x80
    26ce:	2102      	movs	r1, #2
    26d0:	3005      	adds	r0, #5
    26d2:	4f20      	ldr	r7, [pc, #128]	; (2754 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e4>)
    26d4:	47b8      	blx	r7
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    26d6:	4e1d      	ldr	r6, [pc, #116]	; (274c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    26d8:	68b3      	ldr	r3, [r6, #8]
    26da:	442b      	add	r3, r5
    26dc:	6858      	ldr	r0, [r3, #4]
    26de:	4622      	mov	r2, r4
    26e0:	2102      	movs	r1, #2
    26e2:	3007      	adds	r0, #7
    26e4:	47b8      	blx	r7
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, velocity);
    26e6:	68b3      	ldr	r3, [r6, #8]
    26e8:	442b      	add	r3, r5
    26ea:	6858      	ldr	r0, [r3, #4]
    26ec:	4642      	mov	r2, r8
    26ee:	2102      	movs	r1, #2
    26f0:	3009      	adds	r0, #9
    26f2:	47b8      	blx	r7
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[21], 2, actuator);
    26f4:	68b3      	ldr	r3, [r6, #8]
    26f6:	442b      	add	r3, r5
    26f8:	6858      	ldr	r0, [r3, #4]
    26fa:	ea4f 0248 	mov.w	r2, r8, lsl #1
    26fe:	2102      	movs	r1, #2
    2700:	3015      	adds	r0, #21
    2702:	47b8      	blx	r7
		
		mod->report_ui_array[adc_index_1].helper[0] = velocity;
    2704:	68b3      	ldr	r3, [r6, #8]
    2706:	441d      	add	r5, r3
    2708:	68eb      	ldr	r3, [r5, #12]
    270a:	f883 8000 	strb.w	r8, [r3]
		
		grid_report_ui_set_changed_flag(mod, adc_index_1);
    270e:	4621      	mov	r1, r4
    2710:	4630      	mov	r0, r6
    2712:	4b0f      	ldr	r3, [pc, #60]	; (2750 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e0>)
    2714:	4798      	blx	r3
	}
	
	//CRITICAL_SECTION_LEAVE()
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    2716:	2200      	movs	r2, #0
    2718:	4b06      	ldr	r3, [pc, #24]	; (2734 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    271a:	701a      	strb	r2, [r3, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    271c:	4b0e      	ldr	r3, [pc, #56]	; (2758 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e8>)
    271e:	4798      	blx	r3
}
    2720:	b003      	add	sp, #12
    2722:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		grid_module_bu16_revb_hardware_transfer_complete++;
    2726:	4a03      	ldr	r2, [pc, #12]	; (2734 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    2728:	7813      	ldrb	r3, [r2, #0]
    272a:	3301      	adds	r3, #1
    272c:	b2db      	uxtb	r3, r3
    272e:	7013      	strb	r3, [r2, #0]
    2730:	4770      	bx	lr
    2732:	bf00      	nop
    2734:	20000644 	.word	0x20000644
    2738:	20000300 	.word	0x20000300
    273c:	41008000 	.word	0x41008000
    2740:	20001058 	.word	0x20001058
    2744:	000048e9 	.word	0x000048e9
    2748:	2000122c 	.word	0x2000122c
    274c:	20003300 	.word	0x20003300
    2750:	0000418f 	.word	0x0000418f
    2754:	00003a99 	.word	0x00003a99
    2758:	00002555 	.word	0x00002555

0000275c <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    275c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    275e:	4f0b      	ldr	r7, [pc, #44]	; (278c <grid_module_bu16_revb_hardware_init+0x30>)
    2760:	4c0b      	ldr	r4, [pc, #44]	; (2790 <grid_module_bu16_revb_hardware_init+0x34>)
    2762:	463b      	mov	r3, r7
    2764:	2200      	movs	r2, #0
    2766:	4611      	mov	r1, r2
    2768:	4620      	mov	r0, r4
    276a:	4e0a      	ldr	r6, [pc, #40]	; (2794 <grid_module_bu16_revb_hardware_init+0x38>)
    276c:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    276e:	4d0a      	ldr	r5, [pc, #40]	; (2798 <grid_module_bu16_revb_hardware_init+0x3c>)
    2770:	463b      	mov	r3, r7
    2772:	2200      	movs	r2, #0
    2774:	4611      	mov	r1, r2
    2776:	4628      	mov	r0, r5
    2778:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    277a:	2100      	movs	r1, #0
    277c:	4620      	mov	r0, r4
    277e:	4c07      	ldr	r4, [pc, #28]	; (279c <grid_module_bu16_revb_hardware_init+0x40>)
    2780:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    2782:	2100      	movs	r1, #0
    2784:	4628      	mov	r0, r5
    2786:	47a0      	blx	r4
    2788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    278a:	bf00      	nop
    278c:	00002571 	.word	0x00002571
    2790:	20001058 	.word	0x20001058
    2794:	00004869 	.word	0x00004869
    2798:	2000122c 	.word	0x2000122c
    279c:	00004829 	.word	0x00004829

000027a0 <grid_module_bu16_revb_init>:

}



void grid_module_bu16_revb_init(struct grid_ui_model* mod){
    27a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    27a4:	b09b      	sub	sp, #108	; 0x6c
    27a6:	4681      	mov	r9, r0

	grid_led_init(&grid_led_state, 16);
    27a8:	2110      	movs	r1, #16
    27aa:	4827      	ldr	r0, [pc, #156]	; (2848 <grid_module_bu16_revb_init+0xa8>)
    27ac:	4b27      	ldr	r3, [pc, #156]	; (284c <grid_module_bu16_revb_init+0xac>)
    27ae:	4798      	blx	r3
	grid_ui_model_init(mod, 16);
    27b0:	2110      	movs	r1, #16
    27b2:	4648      	mov	r0, r9
    27b4:	4b26      	ldr	r3, [pc, #152]	; (2850 <grid_module_bu16_revb_init+0xb0>)
    27b6:	4798      	blx	r3
    27b8:	f10d 0837 	add.w	r8, sp, #55	; 0x37
    27bc:	2500      	movs	r5, #0
		
	for(uint8_t i=0; i<16; i++){
		
		uint8_t payload_template[30] = {0};
    27be:	462c      	mov	r4, r5
    27c0:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 2870 <grid_module_bu16_revb_init+0xd0>
			
		uint8_t grid_module_bu16_revb_mux_lookup_led[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    27c4:	4f23      	ldr	r7, [pc, #140]	; (2854 <grid_module_bu16_revb_init+0xb4>)
		uint8_t payload_template[30] = {0};
    27c6:	221e      	movs	r2, #30
    27c8:	4621      	mov	r1, r4
    27ca:	a812      	add	r0, sp, #72	; 0x48
    27cc:	47d0      	blx	sl
		uint8_t grid_module_bu16_revb_mux_lookup_led[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    27ce:	ae0e      	add	r6, sp, #56	; 0x38
    27d0:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
    27d4:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    27d8:	2303      	movs	r3, #3
    27da:	930b      	str	r3, [sp, #44]	; 0x2c
    27dc:	940a      	str	r4, [sp, #40]	; 0x28
    27de:	f818 2f01 	ldrb.w	r2, [r8, #1]!
    27e2:	9209      	str	r2, [sp, #36]	; 0x24
    27e4:	2263      	movs	r2, #99	; 0x63
    27e6:	9208      	str	r2, [sp, #32]
    27e8:	9407      	str	r4, [sp, #28]
    27ea:	9306      	str	r3, [sp, #24]
    27ec:	2602      	movs	r6, #2
    27ee:	9605      	str	r6, [sp, #20]
    27f0:	9304      	str	r3, [sp, #16]
    27f2:	9403      	str	r4, [sp, #12]
    27f4:	9502      	str	r5, [sp, #8]
    27f6:	2390      	movs	r3, #144	; 0x90
    27f8:	9301      	str	r3, [sp, #4]
    27fa:	9400      	str	r4, [sp, #0]
    27fc:	4623      	mov	r3, r4
    27fe:	4632      	mov	r2, r6
    2800:	4915      	ldr	r1, [pc, #84]	; (2858 <grid_module_bu16_revb_init+0xb8>)
    2802:	a812      	add	r0, sp, #72	; 0x48
    2804:	f8df b06c 	ldr.w	fp, [pc, #108]	; 2874 <grid_module_bu16_revb_init+0xd4>
    2808:	47d8      	blx	fp

		);
			
		
		
		uint8_t payload_length = strlen(payload_template);
    280a:	a812      	add	r0, sp, #72	; 0x48
    280c:	4b13      	ldr	r3, [pc, #76]	; (285c <grid_module_bu16_revb_init+0xbc>)
    280e:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    2810:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
		helper_template[1] = 0;
    2814:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		
		uint8_t helper_length = 2;
		
		uint8_t error = grid_report_ui_init(mod, i, GRID_REPORT_TYPE_BROADCAST, payload_template, payload_length, helper_template, helper_length);
    2818:	9602      	str	r6, [sp, #8]
    281a:	ab0d      	add	r3, sp, #52	; 0x34
    281c:	9301      	str	r3, [sp, #4]
    281e:	b2c0      	uxtb	r0, r0
    2820:	9000      	str	r0, [sp, #0]
    2822:	ab12      	add	r3, sp, #72	; 0x48
    2824:	4632      	mov	r2, r6
    2826:	b2e9      	uxtb	r1, r5
    2828:	4648      	mov	r0, r9
    282a:	4e0d      	ldr	r6, [pc, #52]	; (2860 <grid_module_bu16_revb_init+0xc0>)
    282c:	47b0      	blx	r6
    282e:	3501      	adds	r5, #1
	for(uint8_t i=0; i<16; i++){
    2830:	2d10      	cmp	r5, #16
    2832:	d1c8      	bne.n	27c6 <grid_module_bu16_revb_init+0x26>
		

	}
	
	grid_report_sys_init(mod);
    2834:	4648      	mov	r0, r9
    2836:	4b0b      	ldr	r3, [pc, #44]	; (2864 <grid_module_bu16_revb_init+0xc4>)
    2838:	4798      	blx	r3
			
	grid_module_bu16_revb_hardware_init();
    283a:	4b0b      	ldr	r3, [pc, #44]	; (2868 <grid_module_bu16_revb_init+0xc8>)
    283c:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();
    283e:	4b0b      	ldr	r3, [pc, #44]	; (286c <grid_module_bu16_revb_init+0xcc>)
    2840:	4798      	blx	r3

};
    2842:	b01b      	add	sp, #108	; 0x6c
    2844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2848:	20007864 	.word	0x20007864
    284c:	000023ed 	.word	0x000023ed
    2850:	00003e79 	.word	0x00003e79
    2854:	0000d990 	.word	0x0000d990
    2858:	0000d9a0 	.word	0x0000d9a0
    285c:	0000c7fd 	.word	0x0000c7fd
    2860:	00003f3d 	.word	0x00003f3d
    2864:	00003f61 	.word	0x00003f61
    2868:	0000275d 	.word	0x0000275d
    286c:	00002555 	.word	0x00002555
    2870:	0000c3c7 	.word	0x0000c3c7
    2874:	0000c7b5 	.word	0x0000c7b5

00002878 <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    2878:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    287a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    287e:	4b06      	ldr	r3, [pc, #24]	; (2898 <grid_module_en16_reva_hardware_start_transfer+0x20>)
    2880:	619a      	str	r2, [r3, #24]
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    2882:	4c06      	ldr	r4, [pc, #24]	; (289c <grid_module_en16_reva_hardware_start_transfer+0x24>)
    2884:	4620      	mov	r0, r4
    2886:	4b06      	ldr	r3, [pc, #24]	; (28a0 <grid_module_en16_reva_hardware_start_transfer+0x28>)
    2888:	4798      	blx	r3

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    288a:	2308      	movs	r3, #8
    288c:	4a05      	ldr	r2, [pc, #20]	; (28a4 <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    288e:	4906      	ldr	r1, [pc, #24]	; (28a8 <grid_module_en16_reva_hardware_start_transfer+0x30>)
    2890:	4620      	mov	r0, r4
    2892:	4c06      	ldr	r4, [pc, #24]	; (28ac <grid_module_en16_reva_hardware_start_transfer+0x34>)
    2894:	47a0      	blx	r4
    2896:	bd10      	pop	{r4, pc}
    2898:	41008000 	.word	0x41008000
    289c:	20000f4c 	.word	0x20000f4c
    28a0:	00004ed1 	.word	0x00004ed1
    28a4:	200022e8 	.word	0x200022e8
    28a8:	20000310 	.word	0x20000310
    28ac:	00004f71 	.word	0x00004f71

000028b0 <grid_module_en16_reva_hardware_transfer_complete_cb>:

}

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    28b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    28b4:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    28b6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    28ba:	4bad      	ldr	r3, [pc, #692]	; (2b70 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
    28bc:	615a      	str	r2, [r3, #20]
    28be:	2700      	movs	r7, #0
    28c0:	e07b      	b.n	29ba <grid_module_en16_reva_hardware_transfer_complete_cb+0x10a>
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
				
				int16_t xi = delta + delta * velocityfactor;
				
				if (delta<0){
					if (grid_ui_encoder_array[i].rotation_value + xi >= 0){
    28c2:	49ac      	ldr	r1, [pc, #688]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    28c4:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    28c8:	78c9      	ldrb	r1, [r1, #3]
    28ca:	42d1      	cmn	r1, r2
    28cc:	d405      	bmi.n	28da <grid_module_en16_reva_hardware_transfer_complete_cb+0x2a>
						grid_ui_encoder_array[i].rotation_value += xi;
    28ce:	4aa9      	ldr	r2, [pc, #676]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    28d0:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    28d4:	440b      	add	r3, r1
    28d6:	70d3      	strb	r3, [r2, #3]
    28d8:	e00a      	b.n	28f0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x40>
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 0;
    28da:	4ba6      	ldr	r3, [pc, #664]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    28dc:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    28e0:	2200      	movs	r2, #0
    28e2:	70da      	strb	r2, [r3, #3]
    28e4:	e004      	b.n	28f0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x40>
				else if (delta>0){
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
						grid_ui_encoder_array[i].rotation_value += xi;
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 127;
    28e6:	4ba3      	ldr	r3, [pc, #652]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    28e8:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    28ec:	227f      	movs	r2, #127	; 0x7f
    28ee:	70da      	strb	r2, [r3, #3]
				
				uint8_t command = GRID_MSG_COMMAND_MIDI_CONTROLCHANGE;
				
				
				uint8_t value = 0;
				if (0 == grid_report_ui_get_changed_flag(mod, i+16)){
    28f0:	f104 0810 	add.w	r8, r4, #16
    28f4:	fa5f f888 	uxtb.w	r8, r8
    28f8:	4641      	mov	r1, r8
    28fa:	489f      	ldr	r0, [pc, #636]	; (2b78 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    28fc:	4b9f      	ldr	r3, [pc, #636]	; (2b7c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>)
    28fe:	4798      	blx	r3
    2900:	2800      	cmp	r0, #0
    2902:	f040 8107 	bne.w	2b14 <grid_module_en16_reva_hardware_transfer_complete_cb+0x264>
					value = 64; //CENTER
					mod->report_ui_array[i+16].helper[0] = 0;
    2906:	4b9c      	ldr	r3, [pc, #624]	; (2b78 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    2908:	689b      	ldr	r3, [r3, #8]
    290a:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    290e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
    2912:	2200      	movs	r2, #0
    2914:	701a      	strb	r2, [r3, #0]
					value = 64; //CENTER
    2916:	2340      	movs	r3, #64	; 0x40
				}
				else{
					value = mod->report_ui_array[i+16].helper[0];
				}
				
				value +=  delta*velocityfactor;
    2918:	fb06 3505 	mla	r5, r6, r5, r3
    291c:	b2ed      	uxtb	r5, r5
				
				uint8_t actuator = 2*grid_ui_encoder_array[i].rotation_value;
				
				if (value != mod->report_ui_array[i+16].helper[0]){
    291e:	f104 0610 	add.w	r6, r4, #16
    2922:	0136      	lsls	r6, r6, #4
    2924:	4b94      	ldr	r3, [pc, #592]	; (2b78 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    2926:	689b      	ldr	r3, [r3, #8]
    2928:	4433      	add	r3, r6
    292a:	68da      	ldr	r2, [r3, #12]
    292c:	7812      	ldrb	r2, [r2, #0]
    292e:	42aa      	cmp	r2, r5
    2930:	d03f      	beq.n	29b2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x102>
				uint8_t actuator = 2*grid_ui_encoder_array[i].rotation_value;
    2932:	4a90      	ldr	r2, [pc, #576]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2934:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    2938:	f892 a003 	ldrb.w	sl, [r2, #3]
    293c:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
    2940:	fa5f fa8a 	uxtb.w	sl, sl
					
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16].payload[5], 2, command);
    2944:	6858      	ldr	r0, [r3, #4]
    2946:	22b0      	movs	r2, #176	; 0xb0
    2948:	2102      	movs	r1, #2
    294a:	3005      	adds	r0, #5
    294c:	f8df b264 	ldr.w	fp, [pc, #612]	; 2bb4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x304>
    2950:	47d8      	blx	fp
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16].payload[7], 2, i);
    2952:	f8df 9224 	ldr.w	r9, [pc, #548]	; 2b78 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>
    2956:	f8d9 3008 	ldr.w	r3, [r9, #8]
    295a:	4433      	add	r3, r6
    295c:	6858      	ldr	r0, [r3, #4]
    295e:	4622      	mov	r2, r4
    2960:	2102      	movs	r1, #2
    2962:	3007      	adds	r0, #7
    2964:	47d8      	blx	fp
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16].payload[9], 2, value);
    2966:	f8d9 3008 	ldr.w	r3, [r9, #8]
    296a:	4433      	add	r3, r6
    296c:	6858      	ldr	r0, [r3, #4]
    296e:	462a      	mov	r2, r5
    2970:	2102      	movs	r1, #2
    2972:	3009      	adds	r0, #9
    2974:	47d8      	blx	fp
					
					mod->report_ui_array[i+16].helper[0] = value;
    2976:	f8d9 3008 	ldr.w	r3, [r9, #8]
    297a:	4433      	add	r3, r6
    297c:	68db      	ldr	r3, [r3, #12]
    297e:	701d      	strb	r5, [r3, #0]
					grid_report_ui_set_changed_flag(mod, i+16);
    2980:	4641      	mov	r1, r8
    2982:	4648      	mov	r0, r9
    2984:	4d7e      	ldr	r5, [pc, #504]	; (2b80 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>)
    2986:	47a8      	blx	r5
					
					
					
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16+16].payload[9], 2, actuator); // LED
    2988:	f506 7680 	add.w	r6, r6, #256	; 0x100
    298c:	f8d9 3008 	ldr.w	r3, [r9, #8]
    2990:	4433      	add	r3, r6
    2992:	6858      	ldr	r0, [r3, #4]
    2994:	4652      	mov	r2, sl
    2996:	2102      	movs	r1, #2
    2998:	3009      	adds	r0, #9
    299a:	47d8      	blx	fp
					mod->report_ui_array[i+16+16].helper[0] = actuator;
    299c:	f8d9 3008 	ldr.w	r3, [r9, #8]
    29a0:	441e      	add	r6, r3
    29a2:	68f3      	ldr	r3, [r6, #12]
    29a4:	f883 a000 	strb.w	sl, [r3]
					grid_report_ui_set_changed_flag(mod, i+16+16);
    29a8:	f104 0120 	add.w	r1, r4, #32
    29ac:	b2c9      	uxtb	r1, r1
    29ae:	4648      	mov	r0, r9
    29b0:	47a8      	blx	r5
    29b2:	3701      	adds	r7, #1
	for (uint8_t j=0; j<16; j++){
    29b4:	2f10      	cmp	r7, #16
    29b6:	f000 811e 	beq.w	2bf6 <grid_module_en16_reva_hardware_transfer_complete_cb+0x346>
    29ba:	b2f9      	uxtb	r1, r7
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    29bc:	084b      	lsrs	r3, r1, #1
    29be:	4a71      	ldr	r2, [pc, #452]	; (2b84 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d4>)
    29c0:	5cd3      	ldrb	r3, [r2, r3]
    29c2:	f001 0201 	and.w	r2, r1, #1
    29c6:	0092      	lsls	r2, r2, #2
    29c8:	4113      	asrs	r3, r2
    29ca:	b2db      	uxtb	r3, r3
    29cc:	f003 000f 	and.w	r0, r3, #15
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    29d0:	4a6d      	ldr	r2, [pc, #436]	; (2b88 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d8>)
    29d2:	5dd2      	ldrb	r2, [r2, r7]
    29d4:	b2d2      	uxtb	r2, r2
		if (old_value != new_value){
    29d6:	4290      	cmp	r0, r2
    29d8:	d0eb      	beq.n	29b2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x102>
		uint8_t i = UI_ENCODER_LOOKUP[j];
    29da:	4a6c      	ldr	r2, [pc, #432]	; (2b8c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2dc>)
    29dc:	5cbc      	ldrb	r4, [r7, r2]
			UI_SPI_DEBUG = j;
    29de:	4a6c      	ldr	r2, [pc, #432]	; (2b90 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e0>)
    29e0:	7011      	strb	r1, [r2, #0]
			uint8_t button_value = new_value>>2;
    29e2:	0882      	lsrs	r2, r0, #2
			uint8_t phase_a = (new_value>>1)&1;
    29e4:	f3c0 0840 	ubfx	r8, r0, #1, #1
			uint8_t phase_b = (new_value)&1;
    29e8:	f003 0501 	and.w	r5, r3, #1
			if (button_value != grid_ui_encoder_array[i].button_value){
    29ec:	4b61      	ldr	r3, [pc, #388]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    29ee:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    29f2:	785b      	ldrb	r3, [r3, #1]
    29f4:	4293      	cmp	r3, r2
    29f6:	d035      	beq.n	2a64 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b4>
				grid_ui_encoder_array[i].button_changed = 1;
    29f8:	4b5e      	ldr	r3, [pc, #376]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    29fa:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    29fe:	2101      	movs	r1, #1
    2a00:	7099      	strb	r1, [r3, #2]
				grid_ui_encoder_array[i].button_value = new_value>>2;
    2a02:	705a      	strb	r2, [r3, #1]
					velocity = 0;
    2a04:	2a00      	cmp	r2, #0
    2a06:	bf0c      	ite	eq
    2a08:	f04f 0a7f 	moveq.w	sl, #127	; 0x7f
    2a0c:	f04f 0a00 	movne.w	sl, #0
				grid_sys_write_hex_string_value(&mod->report_ui_array[i].payload[5], 2, command);
    2a10:	ea4f 1604 	mov.w	r6, r4, lsl #4
    2a14:	f8df 9160 	ldr.w	r9, [pc, #352]	; 2b78 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>
    2a18:	f8d9 3008 	ldr.w	r3, [r9, #8]
    2a1c:	4433      	add	r3, r6
    2a1e:	6858      	ldr	r0, [r3, #4]
    2a20:	bf0c      	ite	eq
    2a22:	2290      	moveq	r2, #144	; 0x90
    2a24:	2280      	movne	r2, #128	; 0x80
    2a26:	2102      	movs	r1, #2
    2a28:	3005      	adds	r0, #5
    2a2a:	f8df b188 	ldr.w	fp, [pc, #392]	; 2bb4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x304>
    2a2e:	47d8      	blx	fp
				grid_sys_write_hex_string_value(&mod->report_ui_array[i].payload[7], 2, i);
    2a30:	f8d9 3008 	ldr.w	r3, [r9, #8]
    2a34:	4433      	add	r3, r6
    2a36:	6858      	ldr	r0, [r3, #4]
    2a38:	4622      	mov	r2, r4
    2a3a:	2102      	movs	r1, #2
    2a3c:	3007      	adds	r0, #7
    2a3e:	47d8      	blx	fp
				grid_sys_write_hex_string_value(&mod->report_ui_array[i].payload[9], 2, velocity);
    2a40:	f8d9 3008 	ldr.w	r3, [r9, #8]
    2a44:	4433      	add	r3, r6
    2a46:	6858      	ldr	r0, [r3, #4]
    2a48:	4652      	mov	r2, sl
    2a4a:	2102      	movs	r1, #2
    2a4c:	3009      	adds	r0, #9
    2a4e:	47d8      	blx	fp
				mod->report_ui_array[i].helper[0] = velocity;
    2a50:	f8d9 3008 	ldr.w	r3, [r9, #8]
    2a54:	441e      	add	r6, r3
    2a56:	68f3      	ldr	r3, [r6, #12]
    2a58:	f883 a000 	strb.w	sl, [r3]
				grid_report_ui_set_changed_flag(mod, i);
    2a5c:	4621      	mov	r1, r4
    2a5e:	4648      	mov	r0, r9
    2a60:	4b47      	ldr	r3, [pc, #284]	; (2b80 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>)
    2a62:	4798      	blx	r3
			uint8_t a_prev = grid_ui_encoder_array[i].phase_a_previous;
    2a64:	4b43      	ldr	r3, [pc, #268]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2a66:	eb03 1304 	add.w	r3, r3, r4, lsl #4
			if (a_now != a_prev){
    2a6a:	7b5b      	ldrb	r3, [r3, #13]
    2a6c:	4543      	cmp	r3, r8
    2a6e:	f000 80ca 	beq.w	2c06 <grid_module_en16_reva_hardware_transfer_complete_cb+0x356>
					delta = +1;
    2a72:	45a8      	cmp	r8, r5
    2a74:	bf14      	ite	ne
    2a76:	f04f 36ff 	movne.w	r6, #4294967295
    2a7a:	2601      	moveq	r6, #1
			grid_ui_encoder_array[i].phase_a_previous = a_now;
    2a7c:	4b3d      	ldr	r3, [pc, #244]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2a7e:	eb03 1204 	add.w	r2, r3, r4, lsl #4
    2a82:	f882 800d 	strb.w	r8, [r2, #13]
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    2a86:	7395      	strb	r5, [r2, #14]
				volatile uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i+1].last_real_time);
    2a88:	6991      	ldr	r1, [r2, #24]
    2a8a:	4842      	ldr	r0, [pc, #264]	; (2b94 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e4>)
    2a8c:	4b42      	ldr	r3, [pc, #264]	; (2b98 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e8>)
    2a8e:	4798      	blx	r3
    2a90:	9001      	str	r0, [sp, #4]
				if (elapsed_time>400){
    2a92:	9b01      	ldr	r3, [sp, #4]
    2a94:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
					elapsed_time = 400;
    2a98:	bf84      	itt	hi
    2a9a:	f44f 73c8 	movhi.w	r3, #400	; 0x190
    2a9e:	9301      	strhi	r3, [sp, #4]
				if (elapsed_time<20){
    2aa0:	9b01      	ldr	r3, [sp, #4]
    2aa2:	2b13      	cmp	r3, #19
					elapsed_time = 20;
    2aa4:	bf9c      	itt	ls
    2aa6:	2314      	movls	r3, #20
    2aa8:	9301      	strls	r3, [sp, #4]
				uint8_t velocityfactor = (160000-elapsed_time*elapsed_time)/40000.0 + 1;
    2aaa:	9b01      	ldr	r3, [sp, #4]
    2aac:	9801      	ldr	r0, [sp, #4]
    2aae:	fb00 f003 	mul.w	r0, r0, r3
    2ab2:	f5c0 301c 	rsb	r0, r0, #159744	; 0x27000
    2ab6:	f500 7080 	add.w	r0, r0, #256	; 0x100
    2aba:	4b38      	ldr	r3, [pc, #224]	; (2b9c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ec>)
    2abc:	4798      	blx	r3
    2abe:	a32a      	add	r3, pc, #168	; (adr r3, 2b68 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b8>)
    2ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
    2ac4:	4d36      	ldr	r5, [pc, #216]	; (2ba0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f0>)
    2ac6:	47a8      	blx	r5
    2ac8:	2200      	movs	r2, #0
    2aca:	4b36      	ldr	r3, [pc, #216]	; (2ba4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f4>)
    2acc:	4d36      	ldr	r5, [pc, #216]	; (2ba8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f8>)
    2ace:	47a8      	blx	r5
    2ad0:	4b36      	ldr	r3, [pc, #216]	; (2bac <grid_module_en16_reva_hardware_transfer_complete_cb+0x2fc>)
    2ad2:	4798      	blx	r3
    2ad4:	b2c5      	uxtb	r5, r0
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    2ad6:	482f      	ldr	r0, [pc, #188]	; (2b94 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e4>)
    2ad8:	4b35      	ldr	r3, [pc, #212]	; (2bb0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x300>)
    2ada:	4798      	blx	r3
    2adc:	4b25      	ldr	r3, [pc, #148]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2ade:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2ae2:	6098      	str	r0, [r3, #8]
				int16_t xi = delta + delta * velocityfactor;
    2ae4:	fb05 6306 	mla	r3, r5, r6, r6
    2ae8:	b29b      	uxth	r3, r3
    2aea:	b21a      	sxth	r2, r3
				if (delta<0){
    2aec:	2e00      	cmp	r6, #0
    2aee:	f6ff aee8 	blt.w	28c2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x12>
				else if (delta>0){
    2af2:	2e00      	cmp	r6, #0
    2af4:	f77f aefc 	ble.w	28f0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x40>
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
    2af8:	491e      	ldr	r1, [pc, #120]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2afa:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    2afe:	78c9      	ldrb	r1, [r1, #3]
    2b00:	440a      	add	r2, r1
    2b02:	2a7f      	cmp	r2, #127	; 0x7f
    2b04:	f73f aeef 	bgt.w	28e6 <grid_module_en16_reva_hardware_transfer_complete_cb+0x36>
						grid_ui_encoder_array[i].rotation_value += xi;
    2b08:	4a1a      	ldr	r2, [pc, #104]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2b0a:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    2b0e:	440b      	add	r3, r1
    2b10:	70d3      	strb	r3, [r2, #3]
    2b12:	e6ed      	b.n	28f0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x40>
					value = mod->report_ui_array[i+16].helper[0];
    2b14:	4b18      	ldr	r3, [pc, #96]	; (2b78 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    2b16:	689b      	ldr	r3, [r3, #8]
    2b18:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2b1c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
    2b20:	781b      	ldrb	r3, [r3, #0]
    2b22:	e6f9      	b.n	2918 <grid_module_en16_reva_hardware_transfer_complete_cb+0x68>
			else{ //DELTA==0

				if (grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time)>200){
					if (grid_ui_encoder_array[i].rotation_value > 64){

						grid_ui_encoder_array[i].rotation_value--;
    2b24:	3b01      	subs	r3, #1
    2b26:	b2db      	uxtb	r3, r3
    2b28:	4a12      	ldr	r2, [pc, #72]	; (2b74 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2b2a:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    2b2e:	70d3      	strb	r3, [r2, #3]
						uint8_t v = 2 * grid_ui_encoder_array[i].rotation_value;
    2b30:	005b      	lsls	r3, r3, #1
    2b32:	b2dd      	uxtb	r5, r3

						grid_sys_write_hex_string_value(&mod->report_ui_array[i+16+16].payload[9], 2, v); // LED
    2b34:	f104 0820 	add.w	r8, r4, #32
    2b38:	ea4f 1908 	mov.w	r9, r8, lsl #4
    2b3c:	4e0e      	ldr	r6, [pc, #56]	; (2b78 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    2b3e:	68b3      	ldr	r3, [r6, #8]
    2b40:	444b      	add	r3, r9
    2b42:	6858      	ldr	r0, [r3, #4]
    2b44:	462a      	mov	r2, r5
    2b46:	2102      	movs	r1, #2
    2b48:	3009      	adds	r0, #9
    2b4a:	4b1a      	ldr	r3, [pc, #104]	; (2bb4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x304>)
    2b4c:	4798      	blx	r3
						mod->report_ui_array[i+16+16].helper[0] = v;
    2b4e:	68b3      	ldr	r3, [r6, #8]
    2b50:	444b      	add	r3, r9
    2b52:	68db      	ldr	r3, [r3, #12]
    2b54:	701d      	strb	r5, [r3, #0]
						grid_report_ui_set_changed_flag(mod, i+16+16);
    2b56:	fa5f f188 	uxtb.w	r1, r8
    2b5a:	4630      	mov	r0, r6
    2b5c:	4b08      	ldr	r3, [pc, #32]	; (2b80 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>)
    2b5e:	4798      	blx	r3
    2b60:	e063      	b.n	2c2a <grid_module_en16_reva_hardware_transfer_complete_cb+0x37a>
    2b62:	bf00      	nop
    2b64:	f3af 8000 	nop.w
    2b68:	00000000 	.word	0x00000000
    2b6c:	40e38800 	.word	0x40e38800
    2b70:	41008000 	.word	0x41008000
    2b74:	20007894 	.word	0x20007894
    2b78:	20003300 	.word	0x20003300
    2b7c:	00004183 	.word	0x00004183
    2b80:	0000418f 	.word	0x0000418f
    2b84:	200022e8 	.word	0x200022e8
    2b88:	200022d0 	.word	0x200022d0
    2b8c:	20000320 	.word	0x20000320
    2b90:	200022b4 	.word	0x200022b4
    2b94:	20003310 	.word	0x20003310
    2b98:	000039a5 	.word	0x000039a5
    2b9c:	0000be09 	.word	0x0000be09
    2ba0:	0000c149 	.word	0x0000c149
    2ba4:	3ff00000 	.word	0x3ff00000
    2ba8:	0000bb91 	.word	0x0000bb91
    2bac:	0000c319 	.word	0x0000c319
    2bb0:	000039a1 	.word	0x000039a1
    2bb4:	00003a99 	.word	0x00003a99

					}
					if (grid_ui_encoder_array[i].rotation_value < 64){

						grid_ui_encoder_array[i].rotation_value++;
    2bb8:	3301      	adds	r3, #1
    2bba:	b2db      	uxtb	r3, r3
    2bbc:	4a22      	ldr	r2, [pc, #136]	; (2c48 <grid_module_en16_reva_hardware_transfer_complete_cb+0x398>)
    2bbe:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    2bc2:	70d3      	strb	r3, [r2, #3]
						uint8_t v = 2 * grid_ui_encoder_array[i].rotation_value;
    2bc4:	005b      	lsls	r3, r3, #1
    2bc6:	b2dd      	uxtb	r5, r3

						grid_sys_write_hex_string_value(&mod->report_ui_array[i+16+16].payload[9], 2, v); // LED
    2bc8:	f104 0820 	add.w	r8, r4, #32
    2bcc:	ea4f 1908 	mov.w	r9, r8, lsl #4
    2bd0:	4e1e      	ldr	r6, [pc, #120]	; (2c4c <grid_module_en16_reva_hardware_transfer_complete_cb+0x39c>)
    2bd2:	68b3      	ldr	r3, [r6, #8]
    2bd4:	444b      	add	r3, r9
    2bd6:	6858      	ldr	r0, [r3, #4]
    2bd8:	462a      	mov	r2, r5
    2bda:	2102      	movs	r1, #2
    2bdc:	3009      	adds	r0, #9
    2bde:	4b1c      	ldr	r3, [pc, #112]	; (2c50 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a0>)
    2be0:	4798      	blx	r3
						mod->report_ui_array[i+16+16].helper[0] = v;
    2be2:	68b3      	ldr	r3, [r6, #8]
    2be4:	444b      	add	r3, r9
    2be6:	68db      	ldr	r3, [r3, #12]
    2be8:	701d      	strb	r5, [r3, #0]
						grid_report_ui_set_changed_flag(mod, i+16+16);
    2bea:	fa5f f188 	uxtb.w	r1, r8
    2bee:	4630      	mov	r0, r6
    2bf0:	4b18      	ldr	r3, [pc, #96]	; (2c54 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a4>)
    2bf2:	4798      	blx	r3
    2bf4:	e01f      	b.n	2c36 <grid_module_en16_reva_hardware_transfer_complete_cb+0x386>

			
	}
		

	grid_module_en16_reva_hardware_transfer_complete = 0;
    2bf6:	2200      	movs	r2, #0
    2bf8:	4b17      	ldr	r3, [pc, #92]	; (2c58 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a8>)
    2bfa:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    2bfc:	4b17      	ldr	r3, [pc, #92]	; (2c5c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ac>)
    2bfe:	4798      	blx	r3
}
    2c00:	b003      	add	sp, #12
    2c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    2c06:	4b10      	ldr	r3, [pc, #64]	; (2c48 <grid_module_en16_reva_hardware_transfer_complete_cb+0x398>)
    2c08:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2c0c:	739d      	strb	r5, [r3, #14]
				if (grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time)>200){
    2c0e:	6899      	ldr	r1, [r3, #8]
    2c10:	4813      	ldr	r0, [pc, #76]	; (2c60 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    2c12:	4b14      	ldr	r3, [pc, #80]	; (2c64 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    2c14:	4798      	blx	r3
    2c16:	28c8      	cmp	r0, #200	; 0xc8
    2c18:	f67f aecb 	bls.w	29b2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x102>
					if (grid_ui_encoder_array[i].rotation_value > 64){
    2c1c:	4b0a      	ldr	r3, [pc, #40]	; (2c48 <grid_module_en16_reva_hardware_transfer_complete_cb+0x398>)
    2c1e:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2c22:	78db      	ldrb	r3, [r3, #3]
    2c24:	2b40      	cmp	r3, #64	; 0x40
    2c26:	f63f af7d 	bhi.w	2b24 <grid_module_en16_reva_hardware_transfer_complete_cb+0x274>
					if (grid_ui_encoder_array[i].rotation_value < 64){
    2c2a:	4b07      	ldr	r3, [pc, #28]	; (2c48 <grid_module_en16_reva_hardware_transfer_complete_cb+0x398>)
    2c2c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2c30:	78db      	ldrb	r3, [r3, #3]
    2c32:	2b3f      	cmp	r3, #63	; 0x3f
    2c34:	d9c0      	bls.n	2bb8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x308>
					grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    2c36:	480a      	ldr	r0, [pc, #40]	; (2c60 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    2c38:	4b0b      	ldr	r3, [pc, #44]	; (2c68 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b8>)
    2c3a:	4798      	blx	r3
    2c3c:	4902      	ldr	r1, [pc, #8]	; (2c48 <grid_module_en16_reva_hardware_transfer_complete_cb+0x398>)
    2c3e:	eb01 1404 	add.w	r4, r1, r4, lsl #4
    2c42:	60a0      	str	r0, [r4, #8]
    2c44:	e6b5      	b.n	29b2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x102>
    2c46:	bf00      	nop
    2c48:	20007894 	.word	0x20007894
    2c4c:	20003300 	.word	0x20003300
    2c50:	00003a99 	.word	0x00003a99
    2c54:	0000418f 	.word	0x0000418f
    2c58:	20007890 	.word	0x20007890
    2c5c:	00002879 	.word	0x00002879
    2c60:	20003310 	.word	0x20003310
    2c64:	000039a5 	.word	0x000039a5
    2c68:	000039a1 	.word	0x000039a1

00002c6c <grid_module_en16_reva_hardware_init>:

void grid_module_en16_reva_hardware_init(void){
    2c6c:	b510      	push	{r4, lr}
    2c6e:	4b0e      	ldr	r3, [pc, #56]	; (2ca8 <grid_module_en16_reva_hardware_init+0x3c>)
    2c70:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2c74:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    2c76:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    2c78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2c7c:	629a      	str	r2, [r3, #40]	; 0x28
    2c7e:	4a0b      	ldr	r2, [pc, #44]	; (2cac <grid_module_en16_reva_hardware_init+0x40>)
    2c80:	629a      	str	r2, [r3, #40]	; 0x28
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    2c82:	4c0b      	ldr	r4, [pc, #44]	; (2cb0 <grid_module_en16_reva_hardware_init+0x44>)
    2c84:	2103      	movs	r1, #3
    2c86:	4620      	mov	r0, r4
    2c88:	4b0a      	ldr	r3, [pc, #40]	; (2cb4 <grid_module_en16_reva_hardware_init+0x48>)
    2c8a:	4798      	blx	r3
	spi_m_async_set_baudrate(&UI_SPI, 400000);
    2c8c:	490a      	ldr	r1, [pc, #40]	; (2cb8 <grid_module_en16_reva_hardware_init+0x4c>)
    2c8e:	4620      	mov	r0, r4
    2c90:	4b0a      	ldr	r3, [pc, #40]	; (2cbc <grid_module_en16_reva_hardware_init+0x50>)
    2c92:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    2c94:	490a      	ldr	r1, [pc, #40]	; (2cc0 <grid_module_en16_reva_hardware_init+0x54>)
    2c96:	4620      	mov	r0, r4
    2c98:	4b0a      	ldr	r3, [pc, #40]	; (2cc4 <grid_module_en16_reva_hardware_init+0x58>)
    2c9a:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    2c9c:	4a0a      	ldr	r2, [pc, #40]	; (2cc8 <grid_module_en16_reva_hardware_init+0x5c>)
    2c9e:	2100      	movs	r1, #0
    2ca0:	4620      	mov	r0, r4
    2ca2:	4b0a      	ldr	r3, [pc, #40]	; (2ccc <grid_module_en16_reva_hardware_init+0x60>)
    2ca4:	4798      	blx	r3
    2ca6:	bd10      	pop	{r4, pc}
    2ca8:	41008000 	.word	0x41008000
    2cac:	c0000020 	.word	0xc0000020
    2cb0:	20000f4c 	.word	0x20000f4c
    2cb4:	00004f35 	.word	0x00004f35
    2cb8:	00061a80 	.word	0x00061a80
    2cbc:	00004ef9 	.word	0x00004ef9
    2cc0:	200022cc 	.word	0x200022cc
    2cc4:	0000501d 	.word	0x0000501d
    2cc8:	000028b1 	.word	0x000028b1
    2ccc:	00004fd9 	.word	0x00004fd9

00002cd0 <grid_module_en16_reva_init>:


}

void grid_module_en16_reva_init(struct grid_ui_model* mod){
    2cd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2cd4:	b091      	sub	sp, #68	; 0x44
    2cd6:	4680      	mov	r8, r0
	
	
	grid_led_init(&grid_led_state, 16);
    2cd8:	2110      	movs	r1, #16
    2cda:	4836      	ldr	r0, [pc, #216]	; (2db4 <grid_module_en16_reva_init+0xe4>)
    2cdc:	4b36      	ldr	r3, [pc, #216]	; (2db8 <grid_module_en16_reva_init+0xe8>)
    2cde:	4798      	blx	r3
	
	grid_ui_model_init(mod, 16+16+16);
    2ce0:	2130      	movs	r1, #48	; 0x30
    2ce2:	4640      	mov	r0, r8
    2ce4:	4b35      	ldr	r3, [pc, #212]	; (2dbc <grid_module_en16_reva_init+0xec>)
    2ce6:	4798      	blx	r3
    2ce8:	2500      	movs	r5, #0
	
	// 0 is for mapmode_button
	// 1...16 is for ui_buttons
	for(uint8_t i=0; i<16+16+16; i++){
		
		uint8_t payload_template[30] = {0};
    2cea:	462c      	mov	r4, r5
    2cec:	4f34      	ldr	r7, [pc, #208]	; (2dc0 <grid_module_en16_reva_init+0xf0>)
    2cee:	e036      	b.n	2d5e <grid_module_en16_reva_init+0x8e>
		

		if (i<16){ // ROTATION
			type = GRID_REPORT_TYPE_BROADCAST;
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2cf0:	2303      	movs	r3, #3
    2cf2:	9304      	str	r3, [sp, #16]
    2cf4:	9403      	str	r4, [sp, #12]
    2cf6:	9502      	str	r5, [sp, #8]
    2cf8:	2390      	movs	r3, #144	; 0x90
    2cfa:	9301      	str	r3, [sp, #4]
    2cfc:	9400      	str	r4, [sp, #0]
    2cfe:	4623      	mov	r3, r4
    2d00:	2202      	movs	r2, #2
    2d02:	4930      	ldr	r1, [pc, #192]	; (2dc4 <grid_module_en16_reva_init+0xf4>)
    2d04:	a808      	add	r0, sp, #32
    2d06:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 2de0 <grid_module_en16_reva_init+0x110>
    2d0a:	47c8      	blx	r9
			type = GRID_REPORT_TYPE_BROADCAST;
    2d0c:	f04f 0902 	mov.w	r9, #2
    2d10:	e010      	b.n	2d34 <grid_module_en16_reva_init+0x64>
		
		}
		else{ // LED
			type = GRID_REPORT_TYPE_LOCAL;
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2d12:	2303      	movs	r3, #3
    2d14:	9304      	str	r3, [sp, #16]
    2d16:	9403      	str	r4, [sp, #12]
    2d18:	f1a5 0220 	sub.w	r2, r5, #32
    2d1c:	9202      	str	r2, [sp, #8]
    2d1e:	2263      	movs	r2, #99	; 0x63
    2d20:	9201      	str	r2, [sp, #4]
    2d22:	9400      	str	r4, [sp, #0]
    2d24:	2202      	movs	r2, #2
    2d26:	4927      	ldr	r1, [pc, #156]	; (2dc4 <grid_module_en16_reva_init+0xf4>)
    2d28:	a808      	add	r0, sp, #32
    2d2a:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 2de0 <grid_module_en16_reva_init+0x110>
    2d2e:	47c8      	blx	r9
			type = GRID_REPORT_TYPE_LOCAL;
    2d30:	f04f 0901 	mov.w	r9, #1
			);
				
		}

		
		uint32_t payload_length = strlen(payload_template);
    2d34:	a808      	add	r0, sp, #32
    2d36:	4b24      	ldr	r3, [pc, #144]	; (2dc8 <grid_module_en16_reva_init+0xf8>)
    2d38:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    2d3a:	f88d 401c 	strb.w	r4, [sp, #28]
		helper_template[1] = 0;
    2d3e:	f88d 401d 	strb.w	r4, [sp, #29]
		
		uint8_t helper_length = 2;

		grid_report_ui_init(mod, i, type, payload_template, payload_length, helper_template, helper_length);
    2d42:	2302      	movs	r3, #2
    2d44:	9302      	str	r3, [sp, #8]
    2d46:	ab07      	add	r3, sp, #28
    2d48:	9301      	str	r3, [sp, #4]
    2d4a:	9000      	str	r0, [sp, #0]
    2d4c:	ab08      	add	r3, sp, #32
    2d4e:	464a      	mov	r2, r9
    2d50:	4631      	mov	r1, r6
    2d52:	4640      	mov	r0, r8
    2d54:	4e1d      	ldr	r6, [pc, #116]	; (2dcc <grid_module_en16_reva_init+0xfc>)
    2d56:	47b0      	blx	r6
    2d58:	3501      	adds	r5, #1
	for(uint8_t i=0; i<16+16+16; i++){
    2d5a:	2d30      	cmp	r5, #48	; 0x30
    2d5c:	d019      	beq.n	2d92 <grid_module_en16_reva_init+0xc2>
    2d5e:	b2ee      	uxtb	r6, r5
		uint8_t payload_template[30] = {0};
    2d60:	221e      	movs	r2, #30
    2d62:	4621      	mov	r1, r4
    2d64:	a808      	add	r0, sp, #32
    2d66:	47b8      	blx	r7
		if (i<16){ // ROTATION
    2d68:	2e0f      	cmp	r6, #15
    2d6a:	d9c1      	bls.n	2cf0 <grid_module_en16_reva_init+0x20>
		else if (i<16+16){ // BUTTON
    2d6c:	2e1f      	cmp	r6, #31
    2d6e:	d8d0      	bhi.n	2d12 <grid_module_en16_reva_init+0x42>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2d70:	2303      	movs	r3, #3
    2d72:	9304      	str	r3, [sp, #16]
    2d74:	9403      	str	r4, [sp, #12]
    2d76:	9502      	str	r5, [sp, #8]
    2d78:	2390      	movs	r3, #144	; 0x90
    2d7a:	9301      	str	r3, [sp, #4]
    2d7c:	9400      	str	r4, [sp, #0]
    2d7e:	4623      	mov	r3, r4
    2d80:	2202      	movs	r2, #2
    2d82:	4910      	ldr	r1, [pc, #64]	; (2dc4 <grid_module_en16_reva_init+0xf4>)
    2d84:	a808      	add	r0, sp, #32
    2d86:	f8df 9058 	ldr.w	r9, [pc, #88]	; 2de0 <grid_module_en16_reva_init+0x110>
    2d8a:	47c8      	blx	r9
			type = GRID_REPORT_TYPE_BROADCAST;
    2d8c:	f04f 0902 	mov.w	r9, #2
    2d90:	e7d0      	b.n	2d34 <grid_module_en16_reva_init+0x64>
		
	}
	
	grid_report_sys_init(mod);
    2d92:	4640      	mov	r0, r8
    2d94:	4b0e      	ldr	r3, [pc, #56]	; (2dd0 <grid_module_en16_reva_init+0x100>)
    2d96:	4798      	blx	r3
    2d98:	2300      	movs	r3, #0

	for (uint8_t i = 0; i<16; i++)
	{
		grid_ui_encoder_array[i].controller_number = i;
    2d9a:	490e      	ldr	r1, [pc, #56]	; (2dd4 <grid_module_en16_reva_init+0x104>)
    2d9c:	011a      	lsls	r2, r3, #4
    2d9e:	5453      	strb	r3, [r2, r1]
    2da0:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<16; i++)
    2da2:	2b10      	cmp	r3, #16
    2da4:	d1fa      	bne.n	2d9c <grid_module_en16_reva_init+0xcc>
	}
	
	
	grid_module_en16_reva_hardware_init();
    2da6:	4b0c      	ldr	r3, [pc, #48]	; (2dd8 <grid_module_en16_reva_init+0x108>)
    2da8:	4798      	blx	r3
	
	
	grid_module_en16_reva_hardware_start_transfer();
    2daa:	4b0c      	ldr	r3, [pc, #48]	; (2ddc <grid_module_en16_reva_init+0x10c>)
    2dac:	4798      	blx	r3
	
}
    2dae:	b011      	add	sp, #68	; 0x44
    2db0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    2db4:	20007864 	.word	0x20007864
    2db8:	000023ed 	.word	0x000023ed
    2dbc:	00003e79 	.word	0x00003e79
    2dc0:	0000c3c7 	.word	0x0000c3c7
    2dc4:	0000d9b8 	.word	0x0000d9b8
    2dc8:	0000c7fd 	.word	0x0000c7fd
    2dcc:	00003f3d 	.word	0x00003f3d
    2dd0:	00003f61 	.word	0x00003f61
    2dd4:	20007894 	.word	0x20007894
    2dd8:	00002c6d 	.word	0x00002c6d
    2ddc:	00002879 	.word	0x00002879
    2de0:	0000c7b5 	.word	0x0000c7b5

00002de4 <grid_module_pbf4_reva_hardware_start_transfer>:

volatile uint8_t grid_module_pbf4_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_pbf4_revb_mux =0;
volatile uint8_t grid_module_pbf4_reva_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    2de4:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    2de6:	4803      	ldr	r0, [pc, #12]	; (2df4 <grid_module_pbf4_reva_hardware_start_transfer+0x10>)
    2de8:	4c03      	ldr	r4, [pc, #12]	; (2df8 <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    2dea:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    2dec:	4803      	ldr	r0, [pc, #12]	; (2dfc <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    2dee:	47a0      	blx	r4
    2df0:	bd10      	pop	{r4, pc}
    2df2:	bf00      	nop
    2df4:	20001058 	.word	0x20001058
    2df8:	000049c9 	.word	0x000049c9
    2dfc:	2000122c 	.word	0x2000122c

00002e00 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:
	
}

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    2e00:	4baf      	ldr	r3, [pc, #700]	; (30c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    2e02:	781b      	ldrb	r3, [r3, #0]
    2e04:	2b00      	cmp	r3, #0
    2e06:	f000 8109 	beq.w	301c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x21c>
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    2e0a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2e0e:	b083      	sub	sp, #12
	struct grid_ui_model* mod = &grid_ui_state;
	
	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    2e10:	2300      	movs	r3, #0
    2e12:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    2e16:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    2e1a:	4baa      	ldr	r3, [pc, #680]	; (30c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c4>)
    2e1c:	781a      	ldrb	r2, [r3, #0]
    2e1e:	3208      	adds	r2, #8
    2e20:	48a9      	ldr	r0, [pc, #676]	; (30c8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    2e22:	5c86      	ldrb	r6, [r0, r2]
    2e24:	b2f6      	uxtb	r6, r6
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    2e26:	781a      	ldrb	r2, [r3, #0]
    2e28:	b2d2      	uxtb	r2, r2
    2e2a:	5c85      	ldrb	r5, [r0, r2]
    2e2c:	b2ed      	uxtb	r5, r5
	

	
	/* Update the multiplexer */
	
	grid_module_pbf4_reva_mux++;
    2e2e:	781a      	ldrb	r2, [r3, #0]
    2e30:	3201      	adds	r2, #1
    2e32:	b2d2      	uxtb	r2, r2
    2e34:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    2e36:	781a      	ldrb	r2, [r3, #0]
    2e38:	f002 0207 	and.w	r2, r2, #7
    2e3c:	701a      	strb	r2, [r3, #0]
	
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    2e3e:	781b      	ldrb	r3, [r3, #0]
    2e40:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2e44:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2e48:	4ba0      	ldr	r3, [pc, #640]	; (30cc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    2e4a:	bf14      	ite	ne
    2e4c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2e50:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    2e54:	4b9b      	ldr	r3, [pc, #620]	; (30c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c4>)
    2e56:	781b      	ldrb	r3, [r3, #0]
    2e58:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2e5c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2e60:	4b9a      	ldr	r3, [pc, #616]	; (30cc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    2e62:	bf14      	ite	ne
    2e64:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2e68:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    2e6c:	4b95      	ldr	r3, [pc, #596]	; (30c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c4>)
    2e6e:	781b      	ldrb	r3, [r3, #0]
    2e70:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2e74:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2e78:	4b94      	ldr	r3, [pc, #592]	; (30cc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    2e7a:	bf14      	ite	ne
    2e7c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2e80:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    2e84:	2302      	movs	r3, #2
    2e86:	f10d 0206 	add.w	r2, sp, #6
    2e8a:	2100      	movs	r1, #0
    2e8c:	4890      	ldr	r0, [pc, #576]	; (30d0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    2e8e:	4c91      	ldr	r4, [pc, #580]	; (30d4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    2e90:	47a0      	blx	r4
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    2e92:	2302      	movs	r3, #2
    2e94:	aa01      	add	r2, sp, #4
    2e96:	2100      	movs	r1, #0
    2e98:	488f      	ldr	r0, [pc, #572]	; (30d8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    2e9a:	47a0      	blx	r4
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;
    2e9c:	f8df b258 	ldr.w	fp, [pc, #600]	; 30f8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f8>
    2ea0:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    2ea4:	47d8      	blx	fp
    2ea6:	f8df a254 	ldr.w	sl, [pc, #596]	; 30fc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>
    2eaa:	a383      	add	r3, pc, #524	; (adr r3, 30b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b8>)
    2eac:	e9d3 2300 	ldrd	r2, r3, [r3]
    2eb0:	47d0      	blx	sl
    2eb2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 3100 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x300>
    2eb6:	47c8      	blx	r9
    2eb8:	f64f 74ff 	movw	r4, #65535	; 0xffff
    2ebc:	42a0      	cmp	r0, r4
    2ebe:	bf28      	it	cs
    2ec0:	4620      	movcs	r0, r4
    2ec2:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    2ec4:	fa1f f880 	uxth.w	r8, r0
    2ec8:	f8ad 8006 	strh.w	r8, [sp, #6]
	
	uint32_t input_1 = adcresult_1*1.03;
    2ecc:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    2ed0:	47d8      	blx	fp
    2ed2:	a379      	add	r3, pc, #484	; (adr r3, 30b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b8>)
    2ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
    2ed8:	47d0      	blx	sl
    2eda:	47c8      	blx	r9
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    2edc:	42a0      	cmp	r0, r4
    2ede:	bf28      	it	cs
    2ee0:	4620      	movcs	r0, r4
    2ee2:	b280      	uxth	r0, r0
    2ee4:	f8ad 0004 	strh.w	r0, [sp, #4]


	if (adc_index_1 == 8 || adc_index_1 == 9){
    2ee8:	f1a5 0308 	sub.w	r3, r5, #8
    2eec:	b2db      	uxtb	r3, r3
    2eee:	2b01      	cmp	r3, #1
    2ef0:	f240 808c 	bls.w	300c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20c>
		
	}
	else if (adc_index_0 > 13){ // BUTTON
    2ef4:	2e0d      	cmp	r6, #13
    2ef6:	f240 8097 	bls.w	3028 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x228>
		
		if (adcresult_0>10000){
    2efa:	f242 7310 	movw	r3, #10000	; 0x2710
    2efe:	4598      	cmp	r8, r3
			adcresult_0 = 0;
    2f00:	bf8c      	ite	hi
    2f02:	2300      	movhi	r3, #0
		}
		else{
			adcresult_0 = 127;
    2f04:	237f      	movls	r3, #127	; 0x7f
    2f06:	f8ad 3006 	strh.w	r3, [sp, #6]
		}
			
		if (adcresult_1>10000){
    2f0a:	f242 7310 	movw	r3, #10000	; 0x2710
    2f0e:	4298      	cmp	r0, r3
			adcresult_1 = 0;
    2f10:	bf8c      	ite	hi
    2f12:	2300      	movhi	r3, #0
		}
		else{
			adcresult_1 = 127;
    2f14:	237f      	movls	r3, #127	; 0x7f
    2f16:	f8ad 3004 	strh.w	r3, [sp, #4]
		}
		
		
		//CRITICAL_SECTION_ENTER()

		if (adcresult_0 != mod->report_ui_array[adc_index_0-4].helper[0]){
    2f1a:	f106 5480 	add.w	r4, r6, #268435456	; 0x10000000
    2f1e:	3c04      	subs	r4, #4
    2f20:	0124      	lsls	r4, r4, #4
    2f22:	4b6e      	ldr	r3, [pc, #440]	; (30dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    2f24:	689b      	ldr	r3, [r3, #8]
    2f26:	4423      	add	r3, r4
    2f28:	68da      	ldr	r2, [r3, #12]
    2f2a:	7812      	ldrb	r2, [r2, #0]
    2f2c:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    2f30:	4291      	cmp	r1, r2
    2f32:	d02f      	beq.n	2f94 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x194>
				velocity = 127;
			}
			else{
				
				command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
				velocity = 0;
    2f34:	2a00      	cmp	r2, #0
    2f36:	bf0c      	ite	eq
    2f38:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    2f3c:	f04f 0900 	movne.w	r9, #0
			}
			
			uint8_t actuator = 2*velocity;
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[5], 2, command);
    2f40:	6858      	ldr	r0, [r3, #4]
    2f42:	bf0c      	ite	eq
    2f44:	2290      	moveq	r2, #144	; 0x90
    2f46:	2280      	movne	r2, #128	; 0x80
    2f48:	2102      	movs	r1, #2
    2f4a:	3005      	adds	r0, #5
    2f4c:	f8df 8194 	ldr.w	r8, [pc, #404]	; 30e4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>
    2f50:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[7], 2, adc_index_0);
    2f52:	4f62      	ldr	r7, [pc, #392]	; (30dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    2f54:	68bb      	ldr	r3, [r7, #8]
    2f56:	4423      	add	r3, r4
    2f58:	6858      	ldr	r0, [r3, #4]
    2f5a:	4632      	mov	r2, r6
    2f5c:	2102      	movs	r1, #2
    2f5e:	3007      	adds	r0, #7
    2f60:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[9], 2, velocity);
    2f62:	68bb      	ldr	r3, [r7, #8]
    2f64:	4423      	add	r3, r4
    2f66:	6858      	ldr	r0, [r3, #4]
    2f68:	464a      	mov	r2, r9
    2f6a:	2102      	movs	r1, #2
    2f6c:	3009      	adds	r0, #9
    2f6e:	47c0      	blx	r8
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[21], 2, actuator);
    2f70:	68bb      	ldr	r3, [r7, #8]
    2f72:	4423      	add	r3, r4
    2f74:	6858      	ldr	r0, [r3, #4]
    2f76:	ea4f 0249 	mov.w	r2, r9, lsl #1
    2f7a:	2102      	movs	r1, #2
    2f7c:	3015      	adds	r0, #21
    2f7e:	47c0      	blx	r8
			mod->report_ui_array[adc_index_0-4].helper[0] = velocity;
    2f80:	68bb      	ldr	r3, [r7, #8]
    2f82:	441c      	add	r4, r3
    2f84:	68e3      	ldr	r3, [r4, #12]
    2f86:	f883 9000 	strb.w	r9, [r3]
			
			grid_report_ui_set_changed_flag(mod, adc_index_0-4);
    2f8a:	1f31      	subs	r1, r6, #4
    2f8c:	b2c9      	uxtb	r1, r1
    2f8e:	4638      	mov	r0, r7
    2f90:	4b53      	ldr	r3, [pc, #332]	; (30e0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    2f92:	4798      	blx	r3
		
		//CRITICAL_SECTION_LEAVE()
		
		//CRITICAL_SECTION_ENTER()

		if (adcresult_1 != mod->report_ui_array[adc_index_1-4].helper[0]){
    2f94:	f105 5480 	add.w	r4, r5, #268435456	; 0x10000000
    2f98:	3c04      	subs	r4, #4
    2f9a:	0124      	lsls	r4, r4, #4
    2f9c:	4b4f      	ldr	r3, [pc, #316]	; (30dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    2f9e:	689b      	ldr	r3, [r3, #8]
    2fa0:	4423      	add	r3, r4
    2fa2:	68da      	ldr	r2, [r3, #12]
    2fa4:	7812      	ldrb	r2, [r2, #0]
    2fa6:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2faa:	4291      	cmp	r1, r2
    2fac:	d02e      	beq.n	300c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20c>
				velocity = 127;
			}
			else{
				
				command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
				velocity = 0;
    2fae:	2a00      	cmp	r2, #0
    2fb0:	bf0c      	ite	eq
    2fb2:	f04f 087f 	moveq.w	r8, #127	; 0x7f
    2fb6:	f04f 0800 	movne.w	r8, #0
			}
			
			uint8_t actuator = 2*velocity;
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[5], 2, command);
    2fba:	6858      	ldr	r0, [r3, #4]
    2fbc:	bf0c      	ite	eq
    2fbe:	2290      	moveq	r2, #144	; 0x90
    2fc0:	2280      	movne	r2, #128	; 0x80
    2fc2:	2102      	movs	r1, #2
    2fc4:	3005      	adds	r0, #5
    2fc6:	4f47      	ldr	r7, [pc, #284]	; (30e4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2fc8:	47b8      	blx	r7
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[7], 2, adc_index_1);
    2fca:	4e44      	ldr	r6, [pc, #272]	; (30dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    2fcc:	68b3      	ldr	r3, [r6, #8]
    2fce:	4423      	add	r3, r4
    2fd0:	6858      	ldr	r0, [r3, #4]
    2fd2:	462a      	mov	r2, r5
    2fd4:	2102      	movs	r1, #2
    2fd6:	3007      	adds	r0, #7
    2fd8:	47b8      	blx	r7
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[9], 2, velocity);
    2fda:	68b3      	ldr	r3, [r6, #8]
    2fdc:	4423      	add	r3, r4
    2fde:	6858      	ldr	r0, [r3, #4]
    2fe0:	4642      	mov	r2, r8
    2fe2:	2102      	movs	r1, #2
    2fe4:	3009      	adds	r0, #9
    2fe6:	47b8      	blx	r7
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[21], 2, actuator);
    2fe8:	68b3      	ldr	r3, [r6, #8]
    2fea:	4423      	add	r3, r4
    2fec:	6858      	ldr	r0, [r3, #4]
    2fee:	ea4f 0248 	mov.w	r2, r8, lsl #1
    2ff2:	2102      	movs	r1, #2
    2ff4:	3015      	adds	r0, #21
    2ff6:	47b8      	blx	r7
			mod->report_ui_array[adc_index_1-4].helper[0] = velocity;
    2ff8:	68b3      	ldr	r3, [r6, #8]
    2ffa:	441c      	add	r4, r3
    2ffc:	68e3      	ldr	r3, [r4, #12]
    2ffe:	f883 8000 	strb.w	r8, [r3]
			
			grid_report_ui_set_changed_flag(mod, adc_index_1-4);
    3002:	1f29      	subs	r1, r5, #4
    3004:	b2c9      	uxtb	r1, r1
    3006:	4630      	mov	r0, r6
    3008:	4b35      	ldr	r3, [pc, #212]	; (30e0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    300a:	4798      	blx	r3
	
	
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    300c:	2200      	movs	r2, #0
    300e:	4b2c      	ldr	r3, [pc, #176]	; (30c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    3010:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    3012:	4b35      	ldr	r3, [pc, #212]	; (30e8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    3014:	4798      	blx	r3
}
    3016:	b003      	add	sp, #12
    3018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_module_pbf4_reva_hardware_transfer_complete++;
    301c:	4a28      	ldr	r2, [pc, #160]	; (30c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    301e:	7813      	ldrb	r3, [r2, #0]
    3020:	3301      	adds	r3, #1
    3022:	b2db      	uxtb	r3, r3
    3024:	7013      	strb	r3, [r2, #0]
    3026:	4770      	bx	lr
		if (adc_index_1 == 0 || adc_index_1 == 1){
    3028:	2d01      	cmp	r5, #1
    302a:	d936      	bls.n	309a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29a>
			grid_ain_add_sample(adc_index_0, adcresult_0);
    302c:	b2b9      	uxth	r1, r7
    302e:	4630      	mov	r0, r6
    3030:	4c2e      	ldr	r4, [pc, #184]	; (30ec <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>)
    3032:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, adcresult_1);
    3034:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    3038:	4628      	mov	r0, r5
    303a:	47a0      	blx	r4
		if (grid_ain_get_changed(adc_index_0)){
    303c:	4630      	mov	r0, r6
    303e:	4b2c      	ldr	r3, [pc, #176]	; (30f0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    3040:	4798      	blx	r3
    3042:	2800      	cmp	r0, #0
    3044:	d15e      	bne.n	3104 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x304>
		if (grid_ain_get_changed(adc_index_1)){
    3046:	4628      	mov	r0, r5
    3048:	4b29      	ldr	r3, [pc, #164]	; (30f0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    304a:	4798      	blx	r3
    304c:	2800      	cmp	r0, #0
    304e:	d0dd      	beq.n	300c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20c>
			uint8_t value = grid_ain_get_average(adc_index_1, 7);
    3050:	2107      	movs	r1, #7
    3052:	4628      	mov	r0, r5
    3054:	4b27      	ldr	r3, [pc, #156]	; (30f4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    3056:	4798      	blx	r3
    3058:	4606      	mov	r6, r0
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    305a:	ea4f 1805 	mov.w	r8, r5, lsl #4
    305e:	4c1f      	ldr	r4, [pc, #124]	; (30dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    3060:	68a3      	ldr	r3, [r4, #8]
    3062:	4443      	add	r3, r8
    3064:	6858      	ldr	r0, [r3, #4]
    3066:	462a      	mov	r2, r5
    3068:	2102      	movs	r1, #2
    306a:	3007      	adds	r0, #7
    306c:	4f1d      	ldr	r7, [pc, #116]	; (30e4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    306e:	47b8      	blx	r7
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, value);
    3070:	68a3      	ldr	r3, [r4, #8]
    3072:	4443      	add	r3, r8
    3074:	6858      	ldr	r0, [r3, #4]
    3076:	b2f2      	uxtb	r2, r6
    3078:	2102      	movs	r1, #2
    307a:	3009      	adds	r0, #9
    307c:	47b8      	blx	r7
			uint8_t actuator = 2*value;
    307e:	0072      	lsls	r2, r6, #1
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[21], 2, actuator);
    3080:	68a3      	ldr	r3, [r4, #8]
    3082:	4443      	add	r3, r8
    3084:	6858      	ldr	r0, [r3, #4]
    3086:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    308a:	2102      	movs	r1, #2
    308c:	3015      	adds	r0, #21
    308e:	47b8      	blx	r7
			grid_report_ui_set_changed_flag(mod, adc_index_1);
    3090:	4629      	mov	r1, r5
    3092:	4620      	mov	r0, r4
    3094:	4b12      	ldr	r3, [pc, #72]	; (30e0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    3096:	4798      	blx	r3
    3098:	e7b8      	b.n	300c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20c>
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    309a:	b2b9      	uxth	r1, r7
    309c:	f64f 78ff 	movw	r8, #65535	; 0xffff
    30a0:	eba8 0101 	sub.w	r1, r8, r1
    30a4:	4630      	mov	r0, r6
    30a6:	4c11      	ldr	r4, [pc, #68]	; (30ec <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>)
    30a8:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    30aa:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    30ae:	eba8 0101 	sub.w	r1, r8, r1
    30b2:	4628      	mov	r0, r5
    30b4:	47a0      	blx	r4
    30b6:	e7c1      	b.n	303c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x23c>
    30b8:	47ae147b 	.word	0x47ae147b
    30bc:	3ff07ae1 	.word	0x3ff07ae1
    30c0:	200022e4 	.word	0x200022e4
    30c4:	200077f9 	.word	0x200077f9
    30c8:	20000334 	.word	0x20000334
    30cc:	41008000 	.word	0x41008000
    30d0:	20001058 	.word	0x20001058
    30d4:	000048e9 	.word	0x000048e9
    30d8:	2000122c 	.word	0x2000122c
    30dc:	20003300 	.word	0x20003300
    30e0:	0000418f 	.word	0x0000418f
    30e4:	00003a99 	.word	0x00003a99
    30e8:	00002de5 	.word	0x00002de5
    30ec:	000011e9 	.word	0x000011e9
    30f0:	000012e5 	.word	0x000012e5
    30f4:	000012f5 	.word	0x000012f5
    30f8:	0000be29 	.word	0x0000be29
    30fc:	0000bef5 	.word	0x0000bef5
    3100:	0000c319 	.word	0x0000c319
			uint8_t value = grid_ain_get_average(adc_index_0, 7);
    3104:	2107      	movs	r1, #7
    3106:	4630      	mov	r0, r6
    3108:	4b11      	ldr	r3, [pc, #68]	; (3150 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x350>)
    310a:	4798      	blx	r3
    310c:	4607      	mov	r7, r0
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    310e:	ea4f 1906 	mov.w	r9, r6, lsl #4
    3112:	4c10      	ldr	r4, [pc, #64]	; (3154 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x354>)
    3114:	68a3      	ldr	r3, [r4, #8]
    3116:	444b      	add	r3, r9
    3118:	6858      	ldr	r0, [r3, #4]
    311a:	4632      	mov	r2, r6
    311c:	2102      	movs	r1, #2
    311e:	3007      	adds	r0, #7
    3120:	f8df 8038 	ldr.w	r8, [pc, #56]	; 315c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x35c>
    3124:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, value);
    3126:	68a3      	ldr	r3, [r4, #8]
    3128:	444b      	add	r3, r9
    312a:	6858      	ldr	r0, [r3, #4]
    312c:	b2fa      	uxtb	r2, r7
    312e:	2102      	movs	r1, #2
    3130:	3009      	adds	r0, #9
    3132:	47c0      	blx	r8
			uint8_t actuator = 2*value;
    3134:	007a      	lsls	r2, r7, #1
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[21], 2, actuator);
    3136:	68a3      	ldr	r3, [r4, #8]
    3138:	444b      	add	r3, r9
    313a:	6858      	ldr	r0, [r3, #4]
    313c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    3140:	2102      	movs	r1, #2
    3142:	3015      	adds	r0, #21
    3144:	47c0      	blx	r8
			grid_report_ui_set_changed_flag(mod, adc_index_0);
    3146:	4631      	mov	r1, r6
    3148:	4620      	mov	r0, r4
    314a:	4b03      	ldr	r3, [pc, #12]	; (3158 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x358>)
    314c:	4798      	blx	r3
    314e:	e77a      	b.n	3046 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x246>
    3150:	000012f5 	.word	0x000012f5
    3154:	20003300 	.word	0x20003300
    3158:	0000418f 	.word	0x0000418f
    315c:	00003a99 	.word	0x00003a99

00003160 <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    3160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    3162:	4f0b      	ldr	r7, [pc, #44]	; (3190 <grid_module_pbf4_reva_hardware_init+0x30>)
    3164:	4c0b      	ldr	r4, [pc, #44]	; (3194 <grid_module_pbf4_reva_hardware_init+0x34>)
    3166:	463b      	mov	r3, r7
    3168:	2200      	movs	r2, #0
    316a:	4611      	mov	r1, r2
    316c:	4620      	mov	r0, r4
    316e:	4e0a      	ldr	r6, [pc, #40]	; (3198 <grid_module_pbf4_reva_hardware_init+0x38>)
    3170:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    3172:	4d0a      	ldr	r5, [pc, #40]	; (319c <grid_module_pbf4_reva_hardware_init+0x3c>)
    3174:	463b      	mov	r3, r7
    3176:	2200      	movs	r2, #0
    3178:	4611      	mov	r1, r2
    317a:	4628      	mov	r0, r5
    317c:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    317e:	2100      	movs	r1, #0
    3180:	4620      	mov	r0, r4
    3182:	4c07      	ldr	r4, [pc, #28]	; (31a0 <grid_module_pbf4_reva_hardware_init+0x40>)
    3184:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    3186:	2100      	movs	r1, #0
    3188:	4628      	mov	r0, r5
    318a:	47a0      	blx	r4
    318c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    318e:	bf00      	nop
    3190:	00002e01 	.word	0x00002e01
    3194:	20001058 	.word	0x20001058
    3198:	00004869 	.word	0x00004869
    319c:	2000122c 	.word	0x2000122c
    31a0:	00004829 	.word	0x00004829

000031a4 <grid_module_pbf4_reva_init>:
}




void grid_module_pbf4_reva_init(struct grid_ui_model* mod){
    31a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    31a8:	b097      	sub	sp, #92	; 0x5c
    31aa:	4680      	mov	r8, r0
	
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    31ac:	2307      	movs	r3, #7
    31ae:	220e      	movs	r2, #14
    31b0:	2105      	movs	r1, #5
    31b2:	2010      	movs	r0, #16
    31b4:	4c30      	ldr	r4, [pc, #192]	; (3278 <grid_module_pbf4_reva_init+0xd4>)
    31b6:	47a0      	blx	r4

	grid_led_init(&grid_led_state, 12);
    31b8:	210c      	movs	r1, #12
    31ba:	4830      	ldr	r0, [pc, #192]	; (327c <grid_module_pbf4_reva_init+0xd8>)
    31bc:	4b30      	ldr	r3, [pc, #192]	; (3280 <grid_module_pbf4_reva_init+0xdc>)
    31be:	4798      	blx	r3
	
	grid_ui_model_init(mod, 12);
    31c0:	210c      	movs	r1, #12
    31c2:	4640      	mov	r0, r8
    31c4:	4b2f      	ldr	r3, [pc, #188]	; (3284 <grid_module_pbf4_reva_init+0xe0>)
    31c6:	4798      	blx	r3
    31c8:	2500      	movs	r5, #0
	
	for(uint8_t i=0; i<12; i++){
		
		uint8_t payload_template[30] = {0};
    31ca:	462c      	mov	r4, r5
    31cc:	4f2e      	ldr	r7, [pc, #184]	; (3288 <grid_module_pbf4_reva_init+0xe4>)
    31ce:	e02b      	b.n	3228 <grid_module_pbf4_reva_init+0x84>
			);
			
		}
		else{ // BUTTONS
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    31d0:	2303      	movs	r3, #3
    31d2:	930b      	str	r3, [sp, #44]	; 0x2c
    31d4:	940a      	str	r4, [sp, #40]	; 0x28
    31d6:	9509      	str	r5, [sp, #36]	; 0x24
    31d8:	2263      	movs	r2, #99	; 0x63
    31da:	9208      	str	r2, [sp, #32]
    31dc:	9407      	str	r4, [sp, #28]
    31de:	9306      	str	r3, [sp, #24]
    31e0:	2202      	movs	r2, #2
    31e2:	9205      	str	r2, [sp, #20]
    31e4:	9304      	str	r3, [sp, #16]
    31e6:	9403      	str	r4, [sp, #12]
    31e8:	1d2b      	adds	r3, r5, #4
    31ea:	9302      	str	r3, [sp, #8]
    31ec:	2390      	movs	r3, #144	; 0x90
    31ee:	9301      	str	r3, [sp, #4]
    31f0:	9400      	str	r4, [sp, #0]
    31f2:	4623      	mov	r3, r4
    31f4:	4925      	ldr	r1, [pc, #148]	; (328c <grid_module_pbf4_reva_init+0xe8>)
    31f6:	a80e      	add	r0, sp, #56	; 0x38
    31f8:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 32a4 <grid_module_pbf4_reva_init+0x100>
    31fc:	47c8      	blx	r9
			);
			
		}

		
		uint8_t payload_length = strlen(payload_template);
    31fe:	a80e      	add	r0, sp, #56	; 0x38
    3200:	4b23      	ldr	r3, [pc, #140]	; (3290 <grid_module_pbf4_reva_init+0xec>)
    3202:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    3204:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
		helper_template[1] = 0;
    3208:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		
		uint8_t helper_length = 2;
		
		grid_report_ui_init(mod, i, GRID_REPORT_TYPE_BROADCAST, payload_template, payload_length, helper_template, helper_length);
    320c:	2202      	movs	r2, #2
    320e:	9202      	str	r2, [sp, #8]
    3210:	ab0d      	add	r3, sp, #52	; 0x34
    3212:	9301      	str	r3, [sp, #4]
    3214:	b2c0      	uxtb	r0, r0
    3216:	9000      	str	r0, [sp, #0]
    3218:	ab0e      	add	r3, sp, #56	; 0x38
    321a:	4631      	mov	r1, r6
    321c:	4640      	mov	r0, r8
    321e:	4e1d      	ldr	r6, [pc, #116]	; (3294 <grid_module_pbf4_reva_init+0xf0>)
    3220:	47b0      	blx	r6
    3222:	3501      	adds	r5, #1
	for(uint8_t i=0; i<12; i++){
    3224:	2d0c      	cmp	r5, #12
    3226:	d01d      	beq.n	3264 <grid_module_pbf4_reva_init+0xc0>
    3228:	b2ee      	uxtb	r6, r5
		uint8_t payload_template[30] = {0};
    322a:	221e      	movs	r2, #30
    322c:	4621      	mov	r1, r4
    322e:	a80e      	add	r0, sp, #56	; 0x38
    3230:	47b8      	blx	r7
		if (i<8){ // PORENTIOMETERS & FADERS
    3232:	2e07      	cmp	r6, #7
    3234:	d8cc      	bhi.n	31d0 <grid_module_pbf4_reva_init+0x2c>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    3236:	2303      	movs	r3, #3
    3238:	930b      	str	r3, [sp, #44]	; 0x2c
    323a:	940a      	str	r4, [sp, #40]	; 0x28
    323c:	9509      	str	r5, [sp, #36]	; 0x24
    323e:	2263      	movs	r2, #99	; 0x63
    3240:	9208      	str	r2, [sp, #32]
    3242:	9407      	str	r4, [sp, #28]
    3244:	9306      	str	r3, [sp, #24]
    3246:	2202      	movs	r2, #2
    3248:	9205      	str	r2, [sp, #20]
    324a:	9304      	str	r3, [sp, #16]
    324c:	9403      	str	r4, [sp, #12]
    324e:	9502      	str	r5, [sp, #8]
    3250:	23b0      	movs	r3, #176	; 0xb0
    3252:	9301      	str	r3, [sp, #4]
    3254:	9400      	str	r4, [sp, #0]
    3256:	4623      	mov	r3, r4
    3258:	490c      	ldr	r1, [pc, #48]	; (328c <grid_module_pbf4_reva_init+0xe8>)
    325a:	a80e      	add	r0, sp, #56	; 0x38
    325c:	f8df 9044 	ldr.w	r9, [pc, #68]	; 32a4 <grid_module_pbf4_reva_init+0x100>
    3260:	47c8      	blx	r9
    3262:	e7cc      	b.n	31fe <grid_module_pbf4_reva_init+0x5a>
		
	}
	
	grid_report_sys_init(mod);
    3264:	4640      	mov	r0, r8
    3266:	4b0c      	ldr	r3, [pc, #48]	; (3298 <grid_module_pbf4_reva_init+0xf4>)
    3268:	4798      	blx	r3
		
	grid_module_pbf4_reva_hardware_init();
    326a:	4b0c      	ldr	r3, [pc, #48]	; (329c <grid_module_pbf4_reva_init+0xf8>)
    326c:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
    326e:	4b0c      	ldr	r3, [pc, #48]	; (32a0 <grid_module_pbf4_reva_init+0xfc>)
    3270:	4798      	blx	r3
	
    3272:	b017      	add	sp, #92	; 0x5c
    3274:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3278:	0000119d 	.word	0x0000119d
    327c:	20007864 	.word	0x20007864
    3280:	000023ed 	.word	0x000023ed
    3284:	00003e79 	.word	0x00003e79
    3288:	0000c3c7 	.word	0x0000c3c7
    328c:	0000d9a0 	.word	0x0000d9a0
    3290:	0000c7fd 	.word	0x0000c7fd
    3294:	00003f3d 	.word	0x00003f3d
    3298:	00003f61 	.word	0x00003f61
    329c:	00003161 	.word	0x00003161
    32a0:	00002de5 	.word	0x00002de5
    32a4:	0000c7b5 	.word	0x0000c7b5

000032a8 <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    32a8:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    32aa:	4803      	ldr	r0, [pc, #12]	; (32b8 <grid_module_po16_revb_hardware_start_transfer+0x10>)
    32ac:	4c03      	ldr	r4, [pc, #12]	; (32bc <grid_module_po16_revb_hardware_start_transfer+0x14>)
    32ae:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    32b0:	4803      	ldr	r0, [pc, #12]	; (32c0 <grid_module_po16_revb_hardware_start_transfer+0x18>)
    32b2:	47a0      	blx	r4
    32b4:	bd10      	pop	{r4, pc}
    32b6:	bf00      	nop
    32b8:	20001058 	.word	0x20001058
    32bc:	000049c9 	.word	0x000049c9
    32c0:	2000122c 	.word	0x2000122c
    32c4:	00000000 	.word	0x00000000

000032c8 <grid_module_po16_revb_hardware_transfer_complete_cb>:
}

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){

	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    32c8:	4b75      	ldr	r3, [pc, #468]	; (34a0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    32ca:	781b      	ldrb	r3, [r3, #0]
    32cc:	2b00      	cmp	r3, #0
    32ce:	f000 8085 	beq.w	33dc <grid_module_po16_revb_hardware_transfer_complete_cb+0x114>
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    32d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    32d6:	b082      	sub	sp, #8
	
	struct grid_ui_model* mod = &grid_ui_state;
		
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    32d8:	2300      	movs	r3, #0
    32da:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    32de:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    32e2:	4b6f      	ldr	r3, [pc, #444]	; (34a0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    32e4:	785a      	ldrb	r2, [r3, #1]
    32e6:	3208      	adds	r2, #8
    32e8:	496e      	ldr	r1, [pc, #440]	; (34a4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1dc>)
    32ea:	5c8d      	ldrb	r5, [r1, r2]
    32ec:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    32ee:	785a      	ldrb	r2, [r3, #1]
    32f0:	b2d2      	uxtb	r2, r2
    32f2:	5c8c      	ldrb	r4, [r1, r2]
    32f4:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_po16_revb_mux++;
    32f6:	785a      	ldrb	r2, [r3, #1]
    32f8:	3201      	adds	r2, #1
    32fa:	b2d2      	uxtb	r2, r2
    32fc:	705a      	strb	r2, [r3, #1]
	grid_module_po16_revb_mux%=8;
    32fe:	785a      	ldrb	r2, [r3, #1]
    3300:	f002 0207 	and.w	r2, r2, #7
    3304:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    3306:	785b      	ldrb	r3, [r3, #1]
    3308:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    330c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    3310:	4b65      	ldr	r3, [pc, #404]	; (34a8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e0>)
    3312:	bf14      	ite	ne
    3314:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3318:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    331c:	4b60      	ldr	r3, [pc, #384]	; (34a0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    331e:	785b      	ldrb	r3, [r3, #1]
    3320:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3324:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    3328:	4b5f      	ldr	r3, [pc, #380]	; (34a8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e0>)
    332a:	bf14      	ite	ne
    332c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3330:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    3334:	4b5a      	ldr	r3, [pc, #360]	; (34a0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    3336:	785b      	ldrb	r3, [r3, #1]
    3338:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    333c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    3340:	4b59      	ldr	r3, [pc, #356]	; (34a8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e0>)
    3342:	bf14      	ite	ne
    3344:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3348:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    334c:	2302      	movs	r3, #2
    334e:	f10d 0206 	add.w	r2, sp, #6
    3352:	2100      	movs	r1, #0
    3354:	4855      	ldr	r0, [pc, #340]	; (34ac <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e4>)
    3356:	4e56      	ldr	r6, [pc, #344]	; (34b0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e8>)
    3358:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    335a:	2302      	movs	r3, #2
    335c:	aa01      	add	r2, sp, #4
    335e:	2100      	movs	r1, #0
    3360:	4854      	ldr	r0, [pc, #336]	; (34b4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1ec>)
    3362:	47b0      	blx	r6
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;	
    3364:	f8df a168 	ldr.w	sl, [pc, #360]	; 34d0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>
    3368:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    336c:	47d0      	blx	sl
    336e:	f8df 9164 	ldr.w	r9, [pc, #356]	; 34d4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>
    3372:	a349      	add	r3, pc, #292	; (adr r3, 3498 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d0>)
    3374:	e9d3 2300 	ldrd	r2, r3, [r3]
    3378:	47c8      	blx	r9
    337a:	f8df 815c 	ldr.w	r8, [pc, #348]	; 34d8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x210>
    337e:	47c0      	blx	r8
    3380:	f64f 76ff 	movw	r6, #65535	; 0xffff
    3384:	42b0      	cmp	r0, r6
    3386:	bf28      	it	cs
    3388:	4630      	movcs	r0, r6
    338a:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    338c:	f8ad 0006 	strh.w	r0, [sp, #6]
	
	uint32_t input_1 = adcresult_1*1.03;	
    3390:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    3394:	47d0      	blx	sl
    3396:	a340      	add	r3, pc, #256	; (adr r3, 3498 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d0>)
    3398:	e9d3 2300 	ldrd	r2, r3, [r3]
    339c:	47c8      	blx	r9
    339e:	47c0      	blx	r8
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    33a0:	42b0      	cmp	r0, r6
    33a2:	bf28      	it	cs
    33a4:	4630      	movcs	r0, r6
    33a6:	f8ad 0004 	strh.w	r0, [sp, #4]


	grid_ain_add_sample(adc_index_0, adcresult_0);
    33aa:	b2b9      	uxth	r1, r7
    33ac:	4628      	mov	r0, r5
    33ae:	4e42      	ldr	r6, [pc, #264]	; (34b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f0>)
    33b0:	47b0      	blx	r6
	grid_ain_add_sample(adc_index_1, adcresult_1);
    33b2:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    33b6:	4620      	mov	r0, r4
    33b8:	47b0      	blx	r6

	
	//CRITICAL_SECTION_ENTER()

	if (grid_ain_get_changed(adc_index_0)){
    33ba:	4628      	mov	r0, r5
    33bc:	4b3f      	ldr	r3, [pc, #252]	; (34bc <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f4>)
    33be:	4798      	blx	r3
    33c0:	b990      	cbnz	r0, 33e8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x120>
	//CRITICAL_SECTION_LEAVE()
	
	
	//CRITICAL_SECTION_ENTER()

	if (grid_ain_get_changed(adc_index_1)){
    33c2:	4620      	mov	r0, r4
    33c4:	4b3d      	ldr	r3, [pc, #244]	; (34bc <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f4>)
    33c6:	4798      	blx	r3
    33c8:	2800      	cmp	r0, #0
    33ca:	d139      	bne.n	3440 <grid_module_po16_revb_hardware_transfer_complete_cb+0x178>
	}
	
	//CRITICAL_SECTION_LEAVE()
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
    33cc:	2200      	movs	r2, #0
    33ce:	4b34      	ldr	r3, [pc, #208]	; (34a0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    33d0:	701a      	strb	r2, [r3, #0]
	grid_module_po16_revb_hardware_start_transfer();
    33d2:	4b3b      	ldr	r3, [pc, #236]	; (34c0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    33d4:	4798      	blx	r3
}
    33d6:	b002      	add	sp, #8
    33d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		grid_module_po16_revb_hardware_transfer_complete++;
    33dc:	4a30      	ldr	r2, [pc, #192]	; (34a0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    33de:	7813      	ldrb	r3, [r2, #0]
    33e0:	3301      	adds	r3, #1
    33e2:	b2db      	uxtb	r3, r3
    33e4:	7013      	strb	r3, [r2, #0]
    33e6:	4770      	bx	lr
		uint8_t value = grid_ain_get_average(adc_index_0, 7);	
    33e8:	2107      	movs	r1, #7
    33ea:	4628      	mov	r0, r5
    33ec:	4b35      	ldr	r3, [pc, #212]	; (34c4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1fc>)
    33ee:	4798      	blx	r3
    33f0:	fa5f f880 	uxtb.w	r8, r0
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    33f4:	012f      	lsls	r7, r5, #4
    33f6:	4e34      	ldr	r6, [pc, #208]	; (34c8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    33f8:	68b3      	ldr	r3, [r6, #8]
    33fa:	443b      	add	r3, r7
    33fc:	6858      	ldr	r0, [r3, #4]
    33fe:	462a      	mov	r2, r5
    3400:	2102      	movs	r1, #2
    3402:	3007      	adds	r0, #7
    3404:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 34dc <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>
    3408:	47c8      	blx	r9
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, value);	
    340a:	68b3      	ldr	r3, [r6, #8]
    340c:	443b      	add	r3, r7
    340e:	6858      	ldr	r0, [r3, #4]
    3410:	4642      	mov	r2, r8
    3412:	2102      	movs	r1, #2
    3414:	3009      	adds	r0, #9
    3416:	47c8      	blx	r9
		uint8_t actuator = 2*value;
    3418:	ea4f 0248 	mov.w	r2, r8, lsl #1
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[21], 2, actuator);
    341c:	68b3      	ldr	r3, [r6, #8]
    341e:	443b      	add	r3, r7
    3420:	6858      	ldr	r0, [r3, #4]
    3422:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    3426:	2102      	movs	r1, #2
    3428:	3015      	adds	r0, #21
    342a:	47c8      	blx	r9
		mod->report_ui_array[adc_index_0].helper[0] = value;
    342c:	68b3      	ldr	r3, [r6, #8]
    342e:	441f      	add	r7, r3
    3430:	68fb      	ldr	r3, [r7, #12]
    3432:	f883 8000 	strb.w	r8, [r3]
		grid_report_ui_set_changed_flag(mod, adc_index_0);
    3436:	4629      	mov	r1, r5
    3438:	4630      	mov	r0, r6
    343a:	4b24      	ldr	r3, [pc, #144]	; (34cc <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    343c:	4798      	blx	r3
    343e:	e7c0      	b.n	33c2 <grid_module_po16_revb_hardware_transfer_complete_cb+0xfa>
		uint8_t value = grid_ain_get_average(adc_index_1, 7);
    3440:	2107      	movs	r1, #7
    3442:	4620      	mov	r0, r4
    3444:	4b1f      	ldr	r3, [pc, #124]	; (34c4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1fc>)
    3446:	4798      	blx	r3
    3448:	b2c7      	uxtb	r7, r0
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    344a:	0126      	lsls	r6, r4, #4
    344c:	4d1e      	ldr	r5, [pc, #120]	; (34c8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    344e:	68ab      	ldr	r3, [r5, #8]
    3450:	4433      	add	r3, r6
    3452:	6858      	ldr	r0, [r3, #4]
    3454:	4622      	mov	r2, r4
    3456:	2102      	movs	r1, #2
    3458:	3007      	adds	r0, #7
    345a:	f8df 8080 	ldr.w	r8, [pc, #128]	; 34dc <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>
    345e:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, value);		
    3460:	68ab      	ldr	r3, [r5, #8]
    3462:	4433      	add	r3, r6
    3464:	6858      	ldr	r0, [r3, #4]
    3466:	463a      	mov	r2, r7
    3468:	2102      	movs	r1, #2
    346a:	3009      	adds	r0, #9
    346c:	47c0      	blx	r8
		uint8_t actuator = 2*value;
    346e:	007a      	lsls	r2, r7, #1
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[21], 2, actuator);
    3470:	68ab      	ldr	r3, [r5, #8]
    3472:	4433      	add	r3, r6
    3474:	6858      	ldr	r0, [r3, #4]
    3476:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    347a:	2102      	movs	r1, #2
    347c:	3015      	adds	r0, #21
    347e:	47c0      	blx	r8
		mod->report_ui_array[adc_index_1].helper[0] = value;
    3480:	68ab      	ldr	r3, [r5, #8]
    3482:	441e      	add	r6, r3
    3484:	68f3      	ldr	r3, [r6, #12]
    3486:	701f      	strb	r7, [r3, #0]
		grid_report_ui_set_changed_flag(mod, adc_index_1);
    3488:	4621      	mov	r1, r4
    348a:	4628      	mov	r0, r5
    348c:	4b0f      	ldr	r3, [pc, #60]	; (34cc <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    348e:	4798      	blx	r3
    3490:	e79c      	b.n	33cc <grid_module_po16_revb_hardware_transfer_complete_cb+0x104>
    3492:	bf00      	nop
    3494:	f3af 8000 	nop.w
    3498:	47ae147b 	.word	0x47ae147b
    349c:	3ff07ae1 	.word	0x3ff07ae1
    34a0:	20000646 	.word	0x20000646
    34a4:	20000344 	.word	0x20000344
    34a8:	41008000 	.word	0x41008000
    34ac:	20001058 	.word	0x20001058
    34b0:	000048e9 	.word	0x000048e9
    34b4:	2000122c 	.word	0x2000122c
    34b8:	000011e9 	.word	0x000011e9
    34bc:	000012e5 	.word	0x000012e5
    34c0:	000032a9 	.word	0x000032a9
    34c4:	000012f5 	.word	0x000012f5
    34c8:	20003300 	.word	0x20003300
    34cc:	0000418f 	.word	0x0000418f
    34d0:	0000be29 	.word	0x0000be29
    34d4:	0000bef5 	.word	0x0000bef5
    34d8:	0000c319 	.word	0x0000c319
    34dc:	00003a99 	.word	0x00003a99

000034e0 <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    34e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    34e2:	4f0b      	ldr	r7, [pc, #44]	; (3510 <grid_module_po16_revb_hardware_init+0x30>)
    34e4:	4c0b      	ldr	r4, [pc, #44]	; (3514 <grid_module_po16_revb_hardware_init+0x34>)
    34e6:	463b      	mov	r3, r7
    34e8:	2200      	movs	r2, #0
    34ea:	4611      	mov	r1, r2
    34ec:	4620      	mov	r0, r4
    34ee:	4e0a      	ldr	r6, [pc, #40]	; (3518 <grid_module_po16_revb_hardware_init+0x38>)
    34f0:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    34f2:	4d0a      	ldr	r5, [pc, #40]	; (351c <grid_module_po16_revb_hardware_init+0x3c>)
    34f4:	463b      	mov	r3, r7
    34f6:	2200      	movs	r2, #0
    34f8:	4611      	mov	r1, r2
    34fa:	4628      	mov	r0, r5
    34fc:	47b0      	blx	r6
		
	adc_async_enable_channel(&ADC_0, 0);
    34fe:	2100      	movs	r1, #0
    3500:	4620      	mov	r0, r4
    3502:	4c07      	ldr	r4, [pc, #28]	; (3520 <grid_module_po16_revb_hardware_init+0x40>)
    3504:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    3506:	2100      	movs	r1, #0
    3508:	4628      	mov	r0, r5
    350a:	47a0      	blx	r4
    350c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    350e:	bf00      	nop
    3510:	000032c9 	.word	0x000032c9
    3514:	20001058 	.word	0x20001058
    3518:	00004869 	.word	0x00004869
    351c:	2000122c 	.word	0x2000122c
    3520:	00004829 	.word	0x00004829

00003524 <grid_module_po16_revb_init>:
}




void grid_module_po16_revb_init(struct grid_ui_model* mod){
    3524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3528:	b096      	sub	sp, #88	; 0x58
    352a:	4681      	mov	r9, r0
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    352c:	2307      	movs	r3, #7
    352e:	220e      	movs	r2, #14
    3530:	2105      	movs	r1, #5
    3532:	2010      	movs	r0, #16
    3534:	4c24      	ldr	r4, [pc, #144]	; (35c8 <grid_module_po16_revb_init+0xa4>)
    3536:	47a0      	blx	r4
	grid_led_init(&grid_led_state, 16);
    3538:	2110      	movs	r1, #16
    353a:	4824      	ldr	r0, [pc, #144]	; (35cc <grid_module_po16_revb_init+0xa8>)
    353c:	4b24      	ldr	r3, [pc, #144]	; (35d0 <grid_module_po16_revb_init+0xac>)
    353e:	4798      	blx	r3
	
	grid_ui_model_init(mod, 16);
    3540:	2110      	movs	r1, #16
    3542:	4648      	mov	r0, r9
    3544:	4b23      	ldr	r3, [pc, #140]	; (35d4 <grid_module_po16_revb_init+0xb0>)
    3546:	4798      	blx	r3
    3548:	2500      	movs	r5, #0
	
	
	for(uint8_t i=0; i<16; i++){
		
		uint8_t payload_template[30] = {0};
    354a:	462c      	mov	r4, r5
    354c:	4f22      	ldr	r7, [pc, #136]	; (35d8 <grid_module_po16_revb_init+0xb4>)
		

		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    354e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 35f0 <grid_module_po16_revb_init+0xcc>
		uint8_t payload_template[30] = {0};
    3552:	221e      	movs	r2, #30
    3554:	4621      	mov	r1, r4
    3556:	a80e      	add	r0, sp, #56	; 0x38
    3558:	47b8      	blx	r7
		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    355a:	2303      	movs	r3, #3
    355c:	930b      	str	r3, [sp, #44]	; 0x2c
    355e:	940a      	str	r4, [sp, #40]	; 0x28
    3560:	9509      	str	r5, [sp, #36]	; 0x24
    3562:	2263      	movs	r2, #99	; 0x63
    3564:	9208      	str	r2, [sp, #32]
    3566:	9407      	str	r4, [sp, #28]
    3568:	9306      	str	r3, [sp, #24]
    356a:	2602      	movs	r6, #2
    356c:	9605      	str	r6, [sp, #20]
    356e:	9304      	str	r3, [sp, #16]
    3570:	9403      	str	r4, [sp, #12]
    3572:	9502      	str	r5, [sp, #8]
    3574:	23b0      	movs	r3, #176	; 0xb0
    3576:	9301      	str	r3, [sp, #4]
    3578:	9400      	str	r4, [sp, #0]
    357a:	4623      	mov	r3, r4
    357c:	4632      	mov	r2, r6
    357e:	4641      	mov	r1, r8
    3580:	a80e      	add	r0, sp, #56	; 0x38
    3582:	f8df a070 	ldr.w	sl, [pc, #112]	; 35f4 <grid_module_po16_revb_init+0xd0>
    3586:	47d0      	blx	sl
		);
			
		

		
		uint8_t payload_length = strlen(payload_template);
    3588:	a80e      	add	r0, sp, #56	; 0x38
    358a:	4b14      	ldr	r3, [pc, #80]	; (35dc <grid_module_po16_revb_init+0xb8>)
    358c:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    358e:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
		helper_template[1] = 0;
    3592:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		
		uint8_t helper_length = 2;
		
		grid_report_ui_init(mod, i, GRID_REPORT_TYPE_BROADCAST, payload_template, payload_length, helper_template, helper_length);
    3596:	9602      	str	r6, [sp, #8]
    3598:	ab0d      	add	r3, sp, #52	; 0x34
    359a:	9301      	str	r3, [sp, #4]
    359c:	b2c0      	uxtb	r0, r0
    359e:	9000      	str	r0, [sp, #0]
    35a0:	ab0e      	add	r3, sp, #56	; 0x38
    35a2:	4632      	mov	r2, r6
    35a4:	b2e9      	uxtb	r1, r5
    35a6:	4648      	mov	r0, r9
    35a8:	4e0d      	ldr	r6, [pc, #52]	; (35e0 <grid_module_po16_revb_init+0xbc>)
    35aa:	47b0      	blx	r6
    35ac:	3501      	adds	r5, #1
	for(uint8_t i=0; i<16; i++){
    35ae:	2d10      	cmp	r5, #16
    35b0:	d1cf      	bne.n	3552 <grid_module_po16_revb_init+0x2e>
		
	}
	
	grid_report_sys_init(mod);
    35b2:	4648      	mov	r0, r9
    35b4:	4b0b      	ldr	r3, [pc, #44]	; (35e4 <grid_module_po16_revb_init+0xc0>)
    35b6:	4798      	blx	r3
		
	

	
	grid_module_po16_revb_hardware_init();
    35b8:	4b0b      	ldr	r3, [pc, #44]	; (35e8 <grid_module_po16_revb_init+0xc4>)
    35ba:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
    35bc:	4b0b      	ldr	r3, [pc, #44]	; (35ec <grid_module_po16_revb_init+0xc8>)
    35be:	4798      	blx	r3
	
    35c0:	b016      	add	sp, #88	; 0x58
    35c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    35c6:	bf00      	nop
    35c8:	0000119d 	.word	0x0000119d
    35cc:	20007864 	.word	0x20007864
    35d0:	000023ed 	.word	0x000023ed
    35d4:	00003e79 	.word	0x00003e79
    35d8:	0000c3c7 	.word	0x0000c3c7
    35dc:	0000c7fd 	.word	0x0000c7fd
    35e0:	00003f3d 	.word	0x00003f3d
    35e4:	00003f61 	.word	0x00003f61
    35e8:	000034e1 	.word	0x000034e1
    35ec:	000032a9 	.word	0x000032a9
    35f0:	0000d9a0 	.word	0x0000d9a0
    35f4:	0000c7b5 	.word	0x0000c7b5

000035f8 <tx_cb_USART_GRID>:
}

void tx_cb_USART_GRID(struct grid_port* const por){
	
	
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    35f8:	8a02      	ldrh	r2, [r0, #16]
    35fa:	b142      	cbz	r2, 360e <tx_cb_USART_GRID+0x16>
    35fc:	f100 032f 	add.w	r3, r0, #47	; 0x2f
    3600:	322f      	adds	r2, #47	; 0x2f
    3602:	4402      	add	r2, r0
		por->tx_double_buffer[i] = 0;
    3604:	2100      	movs	r1, #0
    3606:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    360a:	4293      	cmp	r3, r2
    360c:	d1fb      	bne.n	3606 <tx_cb_USART_GRID+0xe>
	}
	por->tx_double_buffer_status = 0;	
    360e:	2300      	movs	r3, #0
    3610:	8203      	strh	r3, [r0, #16]
    3612:	4770      	bx	lr

00003614 <tx_cb_USART_GRID_W>:
{
    3614:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_W);
    3616:	4802      	ldr	r0, [pc, #8]	; (3620 <tx_cb_USART_GRID_W+0xc>)
    3618:	4b02      	ldr	r3, [pc, #8]	; (3624 <tx_cb_USART_GRID_W+0x10>)
    361a:	4798      	blx	r3
    361c:	bd08      	pop	{r3, pc}
    361e:	bf00      	nop
    3620:	200037c0 	.word	0x200037c0
    3624:	000035f9 	.word	0x000035f9

00003628 <tx_cb_USART_GRID_S>:
{
    3628:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_S);
    362a:	4802      	ldr	r0, [pc, #8]	; (3634 <tx_cb_USART_GRID_S+0xc>)
    362c:	4b02      	ldr	r3, [pc, #8]	; (3638 <tx_cb_USART_GRID_S+0x10>)
    362e:	4798      	blx	r3
    3630:	bd08      	pop	{r3, pc}
    3632:	bf00      	nop
    3634:	200047dc 	.word	0x200047dc
    3638:	000035f9 	.word	0x000035f9

0000363c <tx_cb_USART_GRID_E>:
{
    363c:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_E);
    363e:	4802      	ldr	r0, [pc, #8]	; (3648 <tx_cb_USART_GRID_E+0xc>)
    3640:	4b02      	ldr	r3, [pc, #8]	; (364c <tx_cb_USART_GRID_E+0x10>)
    3642:	4798      	blx	r3
    3644:	bd08      	pop	{r3, pc}
    3646:	bf00      	nop
    3648:	200067f0 	.word	0x200067f0
    364c:	000035f9 	.word	0x000035f9

00003650 <tx_cb_USART_GRID_N>:
{
    3650:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_N);
    3652:	4802      	ldr	r0, [pc, #8]	; (365c <tx_cb_USART_GRID_N+0xc>)
    3654:	4b02      	ldr	r3, [pc, #8]	; (3660 <tx_cb_USART_GRID_N+0x10>)
    3656:	4798      	blx	r3
    3658:	bd08      	pop	{r3, pc}
    365a:	bf00      	nop
    365c:	200012ac 	.word	0x200012ac
    3660:	000035f9 	.word	0x000035f9

00003664 <err_cb_USART_GRID>:
{
	err_cb_USART_GRID(&GRID_PORT_W);
}


void err_cb_USART_GRID(struct grid_port* const por){
    3664:	b508      	push	{r3, lr}
	por->usart_error_flag = 1;	
    3666:	2301      	movs	r3, #1
    3668:	7703      	strb	r3, [r0, #28]
	
	usart_async_disable(por->usart);
    366a:	6880      	ldr	r0, [r0, #8]
    366c:	4b01      	ldr	r3, [pc, #4]	; (3674 <err_cb_USART_GRID+0x10>)
    366e:	4798      	blx	r3
    3670:	bd08      	pop	{r3, pc}
    3672:	bf00      	nop
    3674:	000055f9 	.word	0x000055f9

00003678 <err_cb_USART_GRID_W>:
{
    3678:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_W);
    367a:	4802      	ldr	r0, [pc, #8]	; (3684 <err_cb_USART_GRID_W+0xc>)
    367c:	4b02      	ldr	r3, [pc, #8]	; (3688 <err_cb_USART_GRID_W+0x10>)
    367e:	4798      	blx	r3
    3680:	bd08      	pop	{r3, pc}
    3682:	bf00      	nop
    3684:	200037c0 	.word	0x200037c0
    3688:	00003665 	.word	0x00003665

0000368c <err_cb_USART_GRID_S>:
{
    368c:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_S);
    368e:	4802      	ldr	r0, [pc, #8]	; (3698 <err_cb_USART_GRID_S+0xc>)
    3690:	4b02      	ldr	r3, [pc, #8]	; (369c <err_cb_USART_GRID_S+0x10>)
    3692:	4798      	blx	r3
    3694:	bd08      	pop	{r3, pc}
    3696:	bf00      	nop
    3698:	200047dc 	.word	0x200047dc
    369c:	00003665 	.word	0x00003665

000036a0 <err_cb_USART_GRID_E>:
{
    36a0:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_E);
    36a2:	4802      	ldr	r0, [pc, #8]	; (36ac <err_cb_USART_GRID_E+0xc>)
    36a4:	4b02      	ldr	r3, [pc, #8]	; (36b0 <err_cb_USART_GRID_E+0x10>)
    36a6:	4798      	blx	r3
    36a8:	bd08      	pop	{r3, pc}
    36aa:	bf00      	nop
    36ac:	200067f0 	.word	0x200067f0
    36b0:	00003665 	.word	0x00003665

000036b4 <err_cb_USART_GRID_N>:
{
    36b4:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_N);
    36b6:	4802      	ldr	r0, [pc, #8]	; (36c0 <err_cb_USART_GRID_N+0xc>)
    36b8:	4b02      	ldr	r3, [pc, #8]	; (36c4 <err_cb_USART_GRID_N+0x10>)
    36ba:	4798      	blx	r3
    36bc:	bd08      	pop	{r3, pc}
    36be:	bf00      	nop
    36c0:	200012ac 	.word	0x200012ac
    36c4:	00003665 	.word	0x00003665

000036c8 <grid_sys_port_reset_dma>:
#define DMA_NORTH_RX_CHANNEL	0
#define DMA_EAST_RX_CHANNEL		1
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
    36c8:	b508      	push	{r3, lr}
    36ca:	7b83      	ldrb	r3, [r0, #14]
    36cc:	011b      	lsls	r3, r3, #4
    36ce:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    36d2:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    36d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    36d8:	f022 0202 	bic.w	r2, r2, #2
    36dc:	641a      	str	r2, [r3, #64]	; 0x40
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
	_dma_enable_transaction(por->dma_channel, false);
    36de:	2100      	movs	r1, #0
    36e0:	7b80      	ldrb	r0, [r0, #14]
    36e2:	4b01      	ldr	r3, [pc, #4]	; (36e8 <grid_sys_port_reset_dma+0x20>)
    36e4:	4798      	blx	r3
    36e6:	bd08      	pop	{r3, pc}
    36e8:	00006641 	.word	0x00006641

000036ec <dma_transfer_complete_w_cb>:
void dma_transfer_complete_w_cb(struct _dma_resource *resource){
    36ec:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    36ee:	4802      	ldr	r0, [pc, #8]	; (36f8 <dma_transfer_complete_w_cb+0xc>)
    36f0:	4b02      	ldr	r3, [pc, #8]	; (36fc <dma_transfer_complete_w_cb+0x10>)
    36f2:	4798      	blx	r3
    36f4:	bd08      	pop	{r3, pc}
    36f6:	bf00      	nop
    36f8:	200037c0 	.word	0x200037c0
    36fc:	000036c9 	.word	0x000036c9

00003700 <dma_transfer_complete_s_cb>:
void dma_transfer_complete_s_cb(struct _dma_resource *resource){
    3700:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    3702:	4802      	ldr	r0, [pc, #8]	; (370c <dma_transfer_complete_s_cb+0xc>)
    3704:	4b02      	ldr	r3, [pc, #8]	; (3710 <dma_transfer_complete_s_cb+0x10>)
    3706:	4798      	blx	r3
    3708:	bd08      	pop	{r3, pc}
    370a:	bf00      	nop
    370c:	200047dc 	.word	0x200047dc
    3710:	000036c9 	.word	0x000036c9

00003714 <dma_transfer_complete_e_cb>:
void dma_transfer_complete_e_cb(struct _dma_resource *resource){
    3714:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    3716:	4802      	ldr	r0, [pc, #8]	; (3720 <dma_transfer_complete_e_cb+0xc>)
    3718:	4b02      	ldr	r3, [pc, #8]	; (3724 <dma_transfer_complete_e_cb+0x10>)
    371a:	4798      	blx	r3
    371c:	bd08      	pop	{r3, pc}
    371e:	bf00      	nop
    3720:	200067f0 	.word	0x200067f0
    3724:	000036c9 	.word	0x000036c9

00003728 <dma_transfer_complete_n_cb>:
void dma_transfer_complete_n_cb(struct _dma_resource *resource){
    3728:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    372a:	4802      	ldr	r0, [pc, #8]	; (3734 <dma_transfer_complete_n_cb+0xc>)
    372c:	4b02      	ldr	r3, [pc, #8]	; (3738 <dma_transfer_complete_n_cb+0x10>)
    372e:	4798      	blx	r3
    3730:	bd08      	pop	{r3, pc}
    3732:	bf00      	nop
    3734:	200012ac 	.word	0x200012ac
    3738:	000036c9 	.word	0x000036c9

0000373c <grid_sys_uart_init>:

}


void grid_sys_uart_init(){
    373c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3740:	4b3e      	ldr	r3, [pc, #248]	; (383c <grid_sys_uart_init+0x100>)
    3742:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    3746:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    374a:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
    374e:	f042 0204 	orr.w	r2, r2, #4
    3752:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3756:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    375a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    375e:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    3762:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
    3766:	f042 0204 	orr.w	r2, r2, #4
    376a:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    376e:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3772:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    3776:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    377a:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
    377e:	f042 0204 	orr.w	r2, r2, #4
    3782:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3786:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    378a:	f44f 7100 	mov.w	r1, #512	; 0x200
    378e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    3792:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
    3796:	f042 0204 	orr.w	r2, r2, #4
    379a:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    379e:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	gpio_set_pin_pull_mode(PC28, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC16, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    37a2:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 3888 <grid_sys_uart_init+0x14c>
    37a6:	4a26      	ldr	r2, [pc, #152]	; (3840 <grid_sys_uart_init+0x104>)
    37a8:	2101      	movs	r1, #1
    37aa:	4640      	mov	r0, r8
    37ac:	4c25      	ldr	r4, [pc, #148]	; (3844 <grid_sys_uart_init+0x108>)
    37ae:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    37b0:	4f25      	ldr	r7, [pc, #148]	; (3848 <grid_sys_uart_init+0x10c>)
    37b2:	4a26      	ldr	r2, [pc, #152]	; (384c <grid_sys_uart_init+0x110>)
    37b4:	2101      	movs	r1, #1
    37b6:	4638      	mov	r0, r7
    37b8:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    37ba:	4e25      	ldr	r6, [pc, #148]	; (3850 <grid_sys_uart_init+0x114>)
    37bc:	4a25      	ldr	r2, [pc, #148]	; (3854 <grid_sys_uart_init+0x118>)
    37be:	2101      	movs	r1, #1
    37c0:	4630      	mov	r0, r6
    37c2:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    37c4:	4d24      	ldr	r5, [pc, #144]	; (3858 <grid_sys_uart_init+0x11c>)
    37c6:	4a25      	ldr	r2, [pc, #148]	; (385c <grid_sys_uart_init+0x120>)
    37c8:	2101      	movs	r1, #1
    37ca:	4628      	mov	r0, r5
    37cc:	47a0      	blx	r4
			
	// Set parity for grid uart communication
	usart_async_set_parity(&USART_NORTH, USART_PARITY_ODD);
    37ce:	2101      	movs	r1, #1
    37d0:	4640      	mov	r0, r8
    37d2:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 388c <grid_sys_uart_init+0x150>
    37d6:	47c8      	blx	r9
	usart_async_set_parity(&USART_EAST, USART_PARITY_ODD);	
    37d8:	2101      	movs	r1, #1
    37da:	4638      	mov	r0, r7
    37dc:	47c8      	blx	r9
	usart_async_set_parity(&USART_SOUTH, USART_PARITY_ODD);
    37de:	2101      	movs	r1, #1
    37e0:	4630      	mov	r0, r6
    37e2:	47c8      	blx	r9
	usart_async_set_parity(&USART_WEST, USART_PARITY_ODD);
    37e4:	2101      	movs	r1, #1
    37e6:	4628      	mov	r0, r5
    37e8:	47c8      	blx	r9
	
	// Set callback function for parity error
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_N);
    37ea:	4a1d      	ldr	r2, [pc, #116]	; (3860 <grid_sys_uart_init+0x124>)
    37ec:	2102      	movs	r1, #2
    37ee:	4640      	mov	r0, r8
    37f0:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_E);
    37f2:	4a1c      	ldr	r2, [pc, #112]	; (3864 <grid_sys_uart_init+0x128>)
    37f4:	2102      	movs	r1, #2
    37f6:	4638      	mov	r0, r7
    37f8:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_S);
    37fa:	4a1b      	ldr	r2, [pc, #108]	; (3868 <grid_sys_uart_init+0x12c>)
    37fc:	2102      	movs	r1, #2
    37fe:	4630      	mov	r0, r6
    3800:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_W);
    3802:	4a1a      	ldr	r2, [pc, #104]	; (386c <grid_sys_uart_init+0x130>)
    3804:	2102      	movs	r1, #2
    3806:	4628      	mov	r0, r5
    3808:	47a0      	blx	r4
// 	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
// 	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
// 	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);

	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    380a:	4919      	ldr	r1, [pc, #100]	; (3870 <grid_sys_uart_init+0x134>)
    380c:	4640      	mov	r0, r8
    380e:	4c19      	ldr	r4, [pc, #100]	; (3874 <grid_sys_uart_init+0x138>)
    3810:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    3812:	4919      	ldr	r1, [pc, #100]	; (3878 <grid_sys_uart_init+0x13c>)
    3814:	4638      	mov	r0, r7
    3816:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    3818:	4918      	ldr	r1, [pc, #96]	; (387c <grid_sys_uart_init+0x140>)
    381a:	4630      	mov	r0, r6
    381c:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    381e:	4918      	ldr	r1, [pc, #96]	; (3880 <grid_sys_uart_init+0x144>)
    3820:	4628      	mov	r0, r5
    3822:	47a0      	blx	r4
	
	usart_async_enable(&USART_NORTH);
    3824:	4640      	mov	r0, r8
    3826:	4c17      	ldr	r4, [pc, #92]	; (3884 <grid_sys_uart_init+0x148>)
    3828:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    382a:	4638      	mov	r0, r7
    382c:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    382e:	4630      	mov	r0, r6
    3830:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    3832:	4628      	mov	r0, r5
    3834:	47a0      	blx	r4
    3836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    383a:	bf00      	nop
    383c:	41008000 	.word	0x41008000
    3840:	00003651 	.word	0x00003651
    3844:	0000564d 	.word	0x0000564d
    3848:	20001084 	.word	0x20001084
    384c:	0000363d 	.word	0x0000363d
    3850:	200011dc 	.word	0x200011dc
    3854:	00003629 	.word	0x00003629
    3858:	2000118c 	.word	0x2000118c
    385c:	00003615 	.word	0x00003615
    3860:	000036b5 	.word	0x000036b5
    3864:	000036a1 	.word	0x000036a1
    3868:	0000368d 	.word	0x0000368d
    386c:	00003679 	.word	0x00003679
    3870:	2000330c 	.word	0x2000330c
    3874:	00005625 	.word	0x00005625
    3878:	200047c8 	.word	0x200047c8
    387c:	200057e4 	.word	0x200057e4
    3880:	2000788c 	.word	0x2000788c
    3884:	000055cd 	.word	0x000055cd
    3888:	200010d8 	.word	0x200010d8
    388c:	000056c1 	.word	0x000056c1

00003890 <grid_sys_dma_rx_init_one>:

}



void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    3890:	b5f0      	push	{r4, r5, r6, r7, lr}
    3892:	b083      	sub	sp, #12
    3894:	4605      	mov	r5, r0
    3896:	460f      	mov	r7, r1
    3898:	4616      	mov	r6, r2
	
	
	uint8_t dma_rx_channel = por->dma_channel;
    389a:	7b84      	ldrb	r4, [r0, #14]
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    389c:	6883      	ldr	r3, [r0, #8]
    389e:	6a19      	ldr	r1, [r3, #32]
    38a0:	3128      	adds	r1, #40	; 0x28
    38a2:	4620      	mov	r0, r4
    38a4:	4b0d      	ldr	r3, [pc, #52]	; (38dc <grid_sys_dma_rx_init_one+0x4c>)
    38a6:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    38a8:	f505 6100 	add.w	r1, r5, #2048	; 0x800
    38ac:	4620      	mov	r0, r4
    38ae:	4b0c      	ldr	r3, [pc, #48]	; (38e0 <grid_sys_dma_rx_init_one+0x50>)
    38b0:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    38b2:	4639      	mov	r1, r7
    38b4:	4620      	mov	r0, r4
    38b6:	4b0b      	ldr	r3, [pc, #44]	; (38e4 <grid_sys_dma_rx_init_one+0x54>)
    38b8:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    38ba:	4621      	mov	r1, r4
    38bc:	a801      	add	r0, sp, #4
    38be:	4b0a      	ldr	r3, [pc, #40]	; (38e8 <grid_sys_dma_rx_init_one+0x58>)
    38c0:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    38c2:	9b01      	ldr	r3, [sp, #4]
    38c4:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    38c6:	2201      	movs	r2, #1
    38c8:	2100      	movs	r1, #0
    38ca:	4620      	mov	r0, r4
    38cc:	4b07      	ldr	r3, [pc, #28]	; (38ec <grid_sys_dma_rx_init_one+0x5c>)
    38ce:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    38d0:	2100      	movs	r1, #0
    38d2:	4620      	mov	r0, r4
    38d4:	4b06      	ldr	r3, [pc, #24]	; (38f0 <grid_sys_dma_rx_init_one+0x60>)
    38d6:	4798      	blx	r3
	

}
    38d8:	b003      	add	sp, #12
    38da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    38dc:	000065bd 	.word	0x000065bd
    38e0:	000065ad 	.word	0x000065ad
    38e4:	000065e9 	.word	0x000065e9
    38e8:	00006681 	.word	0x00006681
    38ec:	00006559 	.word	0x00006559
    38f0:	00006641 	.word	0x00006641

000038f4 <grid_sys_dma_rx_init>:

void grid_sys_dma_rx_init(){
    38f4:	b510      	push	{r4, lr}
	
	grid_sys_dma_rx_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    38f6:	4a10      	ldr	r2, [pc, #64]	; (3938 <grid_sys_dma_rx_init+0x44>)
    38f8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    38fc:	480f      	ldr	r0, [pc, #60]	; (393c <grid_sys_dma_rx_init+0x48>)
    38fe:	4c10      	ldr	r4, [pc, #64]	; (3940 <grid_sys_dma_rx_init+0x4c>)
    3900:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    3902:	4a10      	ldr	r2, [pc, #64]	; (3944 <grid_sys_dma_rx_init+0x50>)
    3904:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    3908:	480f      	ldr	r0, [pc, #60]	; (3948 <grid_sys_dma_rx_init+0x54>)
    390a:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    390c:	4a0f      	ldr	r2, [pc, #60]	; (394c <grid_sys_dma_rx_init+0x58>)
    390e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    3912:	480f      	ldr	r0, [pc, #60]	; (3950 <grid_sys_dma_rx_init+0x5c>)
    3914:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    3916:	4a0f      	ldr	r2, [pc, #60]	; (3954 <grid_sys_dma_rx_init+0x60>)
    3918:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    391c:	480e      	ldr	r0, [pc, #56]	; (3958 <grid_sys_dma_rx_init+0x64>)
    391e:	47a0      	blx	r4
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3920:	4b0e      	ldr	r3, [pc, #56]	; (395c <grid_sys_dma_rx_init+0x68>)
    3922:	2200      	movs	r2, #0
    3924:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    3928:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    392c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    3930:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    3934:	bd10      	pop	{r4, pc}
    3936:	bf00      	nop
    3938:	00003729 	.word	0x00003729
    393c:	200012ac 	.word	0x200012ac
    3940:	00003891 	.word	0x00003891
    3944:	00003715 	.word	0x00003715
    3948:	200067f0 	.word	0x200067f0
    394c:	00003701 	.word	0x00003701
    3950:	200047dc 	.word	0x200047dc
    3954:	000036ed 	.word	0x000036ed
    3958:	200037c0 	.word	0x200037c0
    395c:	e000e100 	.word	0xe000e100

00003960 <grid_sys_init>:
	NVIC_SetPriority(DMAC_2_IRQn, 0);
	NVIC_SetPriority(DMAC_3_IRQn, 0);
	
}

void grid_sys_init(struct grid_sys_model* mod){
    3960:	b510      	push	{r4, lr}
	
	mod->bank_select = 0;
    3962:	2200      	movs	r2, #0
    3964:	7242      	strb	r2, [r0, #9]
	
	mod->bank_color_r[0] = 200;
    3966:	23c8      	movs	r3, #200	; 0xc8
    3968:	7283      	strb	r3, [r0, #10]
	mod->bank_color_g[0] = 100;
    396a:	2164      	movs	r1, #100	; 0x64
    396c:	7381      	strb	r1, [r0, #14]
	mod->bank_color_b[0] = 0;
    396e:	7482      	strb	r2, [r0, #18]
	
	mod->bank_color_r[1] = 0;
    3970:	72c2      	strb	r2, [r0, #11]
	mod->bank_color_g[1] = 100;
    3972:	73c1      	strb	r1, [r0, #15]
	mod->bank_color_b[1] = 200;
    3974:	74c3      	strb	r3, [r0, #19]
	
	mod->bank_color_r[2] = 50;
    3976:	2432      	movs	r4, #50	; 0x32
    3978:	7304      	strb	r4, [r0, #12]
	mod->bank_color_g[2] = 200;
    397a:	7403      	strb	r3, [r0, #16]
	mod->bank_color_b[2] = 50;
    397c:	7504      	strb	r4, [r0, #20]
	
	mod->bank_color_r[3] = 100;
    397e:	7341      	strb	r1, [r0, #13]
	mod->bank_color_g[3] = 0;
    3980:	7442      	strb	r2, [r0, #17]
	mod->bank_color_b[3] = 200;
    3982:	7543      	strb	r3, [r0, #21]
	
	
	grid_port_init_all();
    3984:	4b03      	ldr	r3, [pc, #12]	; (3994 <grid_sys_init+0x34>)
    3986:	4798      	blx	r3
	
	grid_sys_uart_init();
    3988:	4b03      	ldr	r3, [pc, #12]	; (3998 <grid_sys_init+0x38>)
    398a:	4798      	blx	r3
	grid_sys_dma_rx_init();
    398c:	4b03      	ldr	r3, [pc, #12]	; (399c <grid_sys_init+0x3c>)
    398e:	4798      	blx	r3
    3990:	bd10      	pop	{r4, pc}
    3992:	bf00      	nop
    3994:	00001609 	.word	0x00001609
    3998:	0000373d 	.word	0x0000373d
    399c:	000038f5 	.word	0x000038f5

000039a0 <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    39a0:	6980      	ldr	r0, [r0, #24]
    39a2:	4770      	bx	lr

000039a4 <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t t_old){
	
	return mod->realtime-t_old;
    39a4:	6980      	ldr	r0, [r0, #24]
	
	

}
    39a6:	1a40      	subs	r0, r0, r1
    39a8:	4770      	bx	lr

000039aa <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	mod->realtime++;
    39aa:	6983      	ldr	r3, [r0, #24]
    39ac:	3301      	adds	r3, #1
    39ae:	6183      	str	r3, [r0, #24]
    39b0:	4770      	bx	lr

000039b2 <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    39b2:	7a00      	ldrb	r0, [r0, #8]
    39b4:	4770      	bx	lr

000039b6 <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    39b6:	2300      	movs	r3, #0
    39b8:	7203      	strb	r3, [r0, #8]
    39ba:	4770      	bx	lr

000039bc <grid_sys_alert_get_color_intensity>:
	
}

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    39bc:	7983      	ldrb	r3, [r0, #6]
    39be:	b123      	cbz	r3, 39ca <grid_sys_alert_get_color_intensity+0xe>
		
		return (125-abs(mod->alert_state/2-125))/2;
	}
	else if (mod->alert_style == 1){ // SQUARE
    39c0:	2b01      	cmp	r3, #1
    39c2:	d00f      	beq.n	39e4 <grid_sys_alert_get_color_intensity+0x28>
		
		return 255*(mod->alert_state/250%2);
	}
	else if (mod->alert_style == 2){ // CONST
    39c4:	2b02      	cmp	r3, #2
    39c6:	d015      	beq.n	39f4 <grid_sys_alert_get_color_intensity+0x38>
		
		return 255*(mod->alert_state>100);
	}
	
	
}
    39c8:	4770      	bx	lr
		return (125-abs(mod->alert_state/2-125))/2;
    39ca:	8880      	ldrh	r0, [r0, #4]
    39cc:	0840      	lsrs	r0, r0, #1
    39ce:	387d      	subs	r0, #125	; 0x7d
    39d0:	2800      	cmp	r0, #0
    39d2:	bfb8      	it	lt
    39d4:	4240      	neglt	r0, r0
    39d6:	f1c0 007d 	rsb	r0, r0, #125	; 0x7d
    39da:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    39de:	f3c0 0047 	ubfx	r0, r0, #1, #8
    39e2:	4770      	bx	lr
		return 255*(mod->alert_state/250%2);
    39e4:	8880      	ldrh	r0, [r0, #4]
    39e6:	4b06      	ldr	r3, [pc, #24]	; (3a00 <grid_sys_alert_get_color_intensity+0x44>)
    39e8:	fba3 3000 	umull	r3, r0, r3, r0
    39ec:	f340 1000 	sbfx	r0, r0, #4, #1
    39f0:	b2c0      	uxtb	r0, r0
    39f2:	4770      	bx	lr
		return 255*(mod->alert_state>100);
    39f4:	8880      	ldrh	r0, [r0, #4]
    39f6:	2864      	cmp	r0, #100	; 0x64
    39f8:	bf8c      	ite	hi
    39fa:	20ff      	movhi	r0, #255	; 0xff
    39fc:	2000      	movls	r0, #0
    39fe:	4770      	bx	lr
    3a00:	10624dd3 	.word	0x10624dd3

00003a04 <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    3a04:	b410      	push	{r4}
	mod->alert_color_changed = 1;
    3a06:	2401      	movs	r4, #1
    3a08:	7204      	strb	r4, [r0, #8]
	mod->alert_color_red = red;
    3a0a:	7041      	strb	r1, [r0, #1]
	mod->alert_color_green = green;
    3a0c:	7082      	strb	r2, [r0, #2]
	mod->alert_color_blue = blue;
    3a0e:	70c3      	strb	r3, [r0, #3]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    3a10:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    3a14:	8083      	strh	r3, [r0, #4]
	mod->alert_style = style;
    3a16:	f89d 3004 	ldrb.w	r3, [sp, #4]
    3a1a:	7183      	strb	r3, [r0, #6]
	
}
    3a1c:	f85d 4b04 	ldr.w	r4, [sp], #4
    3a20:	4770      	bx	lr

00003a22 <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    3a22:	7840      	ldrb	r0, [r0, #1]
    3a24:	4770      	bx	lr

00003a26 <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    3a26:	7880      	ldrb	r0, [r0, #2]
    3a28:	4770      	bx	lr

00003a2a <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    3a2a:	78c0      	ldrb	r0, [r0, #3]
    3a2c:	4770      	bx	lr

00003a2e <grid_sys_read_hex_char_value>:




uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
    3a2e:	4602      	mov	r2, r0
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    3a30:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    3a34:	b2d8      	uxtb	r0, r3
    3a36:	2809      	cmp	r0, #9
    3a38:	d90d      	bls.n	3a56 <grid_sys_read_hex_char_value+0x28>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    3a3a:	f1a2 0361 	sub.w	r3, r2, #97	; 0x61
    3a3e:	b2db      	uxtb	r3, r3
    3a40:	2b05      	cmp	r3, #5
    3a42:	d903      	bls.n	3a4c <grid_sys_read_hex_char_value+0x1e>
		result = ascii - 97 + 10;
	}
	else{
		// wrong input
		if (error_flag != NULL){
    3a44:	b131      	cbz	r1, 3a54 <grid_sys_read_hex_char_value+0x26>
			*error_flag = ascii;
    3a46:	700a      	strb	r2, [r1, #0]
	uint8_t result = 0;
    3a48:	2000      	movs	r0, #0
    3a4a:	4770      	bx	lr
		result = ascii - 97 + 10;
    3a4c:	f1a2 0057 	sub.w	r0, r2, #87	; 0x57
    3a50:	b2c0      	uxtb	r0, r0
    3a52:	4770      	bx	lr
	uint8_t result = 0;
    3a54:	2000      	movs	r0, #0
		}
	}
	
	return result;	
}
    3a56:	4770      	bx	lr

00003a58 <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    3a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
    3a5c:	b1c1      	cbz	r1, 3a90 <grid_sys_read_hex_string_value+0x38>
    3a5e:	4690      	mov	r8, r2
    3a60:	1e45      	subs	r5, r0, #1
    3a62:	1e4b      	subs	r3, r1, #1
    3a64:	009c      	lsls	r4, r3, #2
    3a66:	f101 4780 	add.w	r7, r1, #1073741824	; 0x40000000
    3a6a:	3f02      	subs	r7, #2
    3a6c:	b2db      	uxtb	r3, r3
    3a6e:	1aff      	subs	r7, r7, r3
    3a70:	00bf      	lsls	r7, r7, #2
    3a72:	2600      	movs	r6, #0
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    3a74:	f8df 901c 	ldr.w	r9, [pc, #28]	; 3a94 <grid_sys_read_hex_string_value+0x3c>
    3a78:	4641      	mov	r1, r8
    3a7a:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    3a7e:	47c8      	blx	r9
    3a80:	40a0      	lsls	r0, r4
    3a82:	4406      	add	r6, r0
    3a84:	3c04      	subs	r4, #4
	for(uint8_t i=0; i<length; i++){
    3a86:	42bc      	cmp	r4, r7
    3a88:	d1f6      	bne.n	3a78 <grid_sys_read_hex_string_value+0x20>

		
	}

	return result;
}
    3a8a:	4630      	mov	r0, r6
    3a8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t result  = 0;
    3a90:	2600      	movs	r6, #0
	return result;
    3a92:	e7fa      	b.n	3a8a <grid_sys_read_hex_string_value+0x32>
    3a94:	00003a2f 	.word	0x00003a2f

00003a98 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    3a98:	b530      	push	{r4, r5, lr}
    3a9a:	b085      	sub	sp, #20
    3a9c:	4605      	mov	r5, r0
    3a9e:	460c      	mov	r4, r1
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    3aa0:	4909      	ldr	r1, [pc, #36]	; (3ac8 <grid_sys_write_hex_string_value+0x30>)
    3aa2:	a801      	add	r0, sp, #4
    3aa4:	4b09      	ldr	r3, [pc, #36]	; (3acc <grid_sys_write_hex_string_value+0x34>)
    3aa6:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    3aa8:	b164      	cbz	r4, 3ac4 <grid_sys_write_hex_string_value+0x2c>
    3aaa:	ab04      	add	r3, sp, #16
    3aac:	1b1a      	subs	r2, r3, r4
    3aae:	3a05      	subs	r2, #5
    3ab0:	1e6b      	subs	r3, r5, #1
    3ab2:	1e60      	subs	r0, r4, #1
    3ab4:	fa55 f080 	uxtab	r0, r5, r0
		start_location[i] = str[8-size+i];	
    3ab8:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    3abc:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint8_t i=0; i<size; i++){	
    3ac0:	4283      	cmp	r3, r0
    3ac2:	d1f9      	bne.n	3ab8 <grid_sys_write_hex_string_value+0x20>
	}

}
    3ac4:	b005      	add	sp, #20
    3ac6:	bd30      	pop	{r4, r5, pc}
    3ac8:	0000d9d4 	.word	0x0000d9d4
    3acc:	0000c7b5 	.word	0x0000c7b5

00003ad0 <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    3ad0:	4b34      	ldr	r3, [pc, #208]	; (3ba4 <grid_sys_get_hwcfg+0xd4>)
    3ad2:	681b      	ldr	r3, [r3, #0]
    3ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
    3ad8:	d002      	beq.n	3ae0 <grid_sys_get_hwcfg+0x10>
	}

	
	return grid_sys_hwfcg;

}
    3ada:	4b32      	ldr	r3, [pc, #200]	; (3ba4 <grid_sys_get_hwcfg+0xd4>)
    3adc:	6818      	ldr	r0, [r3, #0]
    3ade:	4770      	bx	lr
uint32_t grid_sys_get_hwcfg(){
    3ae0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3ae4:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    3ae6:	4b30      	ldr	r3, [pc, #192]	; (3ba8 <grid_sys_get_hwcfg+0xd8>)
    3ae8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    3aec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    3af0:	492e      	ldr	r1, [pc, #184]	; (3bac <grid_sys_get_hwcfg+0xdc>)
    3af2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    3af6:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    3afa:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    3afe:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    3b02:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    3b06:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    3b0a:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    3b0e:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3b12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    3b16:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    3b1a:	4925      	ldr	r1, [pc, #148]	; (3bb0 <grid_sys_get_hwcfg+0xe0>)
    3b1c:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    3b20:	f1a1 2180 	sub.w	r1, r1, #2147516416	; 0x80008000
    3b24:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3b28:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		delay_ms(1);
    3b2c:	2001      	movs	r0, #1
    3b2e:	4b21      	ldr	r3, [pc, #132]	; (3bb4 <grid_sys_get_hwcfg+0xe4>)
    3b30:	4798      	blx	r3
    3b32:	2600      	movs	r6, #0
		uint8_t hwcfg_value = 0;
    3b34:	46b0      	mov	r8, r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3b36:	4d1c      	ldr	r5, [pc, #112]	; (3ba8 <grid_sys_get_hwcfg+0xd8>)
    3b38:	f44f 5900 	mov.w	r9, #8192	; 0x2000
			delay_ms(1);
    3b3c:	4f1d      	ldr	r7, [pc, #116]	; (3bb4 <grid_sys_get_hwcfg+0xe4>)
    3b3e:	e00c      	b.n	3b5a <grid_sys_get_hwcfg+0x8a>
			if(i!=7){
    3b40:	2e07      	cmp	r6, #7
    3b42:	d027      	beq.n	3b94 <grid_sys_get_hwcfg+0xc4>
    3b44:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    3b48:	f8c5 4098 	str.w	r4, [r5, #152]	; 0x98
				delay_ms(1);
    3b4c:	2001      	movs	r0, #1
    3b4e:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3b50:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
    3b54:	3601      	adds	r6, #1
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    3b56:	2e08      	cmp	r6, #8
    3b58:	d01c      	beq.n	3b94 <grid_sys_get_hwcfg+0xc4>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3b5a:	f8c5 9098 	str.w	r9, [r5, #152]	; 0x98
			delay_ms(1);
    3b5e:	2001      	movs	r0, #1
    3b60:	47b8      	blx	r7
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    3b62:	a801      	add	r0, sp, #4
    3b64:	4b14      	ldr	r3, [pc, #80]	; (3bb8 <grid_sys_get_hwcfg+0xe8>)
    3b66:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    3b68:	f8d5 2080 	ldr.w	r2, [r5, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    3b6c:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    3b70:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    3b74:	405c      	eors	r4, r3
    3b76:	4014      	ands	r4, r2
    3b78:	405c      	eors	r4, r3

	CRITICAL_SECTION_LEAVE();
    3b7a:	a801      	add	r0, sp, #4
    3b7c:	4b0f      	ldr	r3, [pc, #60]	; (3bbc <grid_sys_get_hwcfg+0xec>)
    3b7e:	4798      	blx	r3
			if(gpio_get_pin_level(HWCFG_DATA)){
    3b80:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    3b84:	d0dc      	beq.n	3b40 <grid_sys_get_hwcfg+0x70>
				hwcfg_value |= (1<<i);
    3b86:	2301      	movs	r3, #1
    3b88:	40b3      	lsls	r3, r6
    3b8a:	ea43 0808 	orr.w	r8, r3, r8
    3b8e:	fa5f f888 	uxtb.w	r8, r8
    3b92:	e7d5      	b.n	3b40 <grid_sys_get_hwcfg+0x70>
		grid_sys_hwfcg = hwcfg_value;
    3b94:	4b03      	ldr	r3, [pc, #12]	; (3ba4 <grid_sys_get_hwcfg+0xd4>)
    3b96:	f8c3 8000 	str.w	r8, [r3]
}
    3b9a:	4b02      	ldr	r3, [pc, #8]	; (3ba4 <grid_sys_get_hwcfg+0xd4>)
    3b9c:	6818      	ldr	r0, [r3, #0]
    3b9e:	b003      	add	sp, #12
    3ba0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3ba4:	20000354 	.word	0x20000354
    3ba8:	41008000 	.word	0x41008000
    3bac:	40002000 	.word	0x40002000
    3bb0:	40028000 	.word	0x40028000
    3bb4:	00004a71 	.word	0x00004a71
    3bb8:	000049f1 	.word	0x000049f1
    3bbc:	000049ff 	.word	0x000049ff

00003bc0 <grid_sys_bank_select>:
void grid_sys_bank_select(struct grid_sys_model* mod, uint8_t banknumber){
    3bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3bc4:	b085      	sub	sp, #20
    3bc6:	4681      	mov	r9, r0
    3bc8:	460c      	mov	r4, r1
	uint32_t hwtype = grid_sys_get_hwcfg();
    3bca:	4b4d      	ldr	r3, [pc, #308]	; (3d00 <grid_sys_bank_select+0x140>)
    3bcc:	4798      	blx	r3
    3bce:	4682      	mov	sl, r0
	if (banknumber == 255){
    3bd0:	2cff      	cmp	r4, #255	; 0xff
    3bd2:	d006      	beq.n	3be2 <grid_sys_bank_select+0x22>
		mod->bank_select = banknumber%4;
    3bd4:	f004 0403 	and.w	r4, r4, #3
    3bd8:	f889 4009 	strb.w	r4, [r9, #9]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3bdc:	2500      	movs	r5, #0
    3bde:	9503      	str	r5, [sp, #12]
    3be0:	e058      	b.n	3c94 <grid_sys_bank_select+0xd4>
		mod->bank_select = 255;
    3be2:	23ff      	movs	r3, #255	; 0xff
    3be4:	f889 3009 	strb.w	r3, [r9, #9]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3be8:	2500      	movs	r5, #0
    3bea:	f8df b124 	ldr.w	fp, [pc, #292]	; 3d10 <grid_sys_bank_select+0x150>
				grid_led_set_min(&grid_led_state, i, 0, r/20, g/20, b/20);
    3bee:	f8df 8124 	ldr.w	r8, [pc, #292]	; 3d14 <grid_sys_bank_select+0x154>
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3bf2:	e01b      	b.n	3c2c <grid_sys_bank_select+0x6c>
				grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    3bf4:	f04f 09ff 	mov.w	r9, #255	; 0xff
    3bf8:	f8cd 9004 	str.w	r9, [sp, #4]
    3bfc:	2600      	movs	r6, #0
    3bfe:	9600      	str	r6, [sp, #0]
    3c00:	4633      	mov	r3, r6
    3c02:	4632      	mov	r2, r6
    3c04:	4621      	mov	r1, r4
    3c06:	4658      	mov	r0, fp
    3c08:	47c0      	blx	r8
				grid_led_set_mid(&grid_led_state, i, 0, 5, 5, 5);
    3c0a:	2305      	movs	r3, #5
    3c0c:	9301      	str	r3, [sp, #4]
    3c0e:	9300      	str	r3, [sp, #0]
    3c10:	4632      	mov	r2, r6
    3c12:	4621      	mov	r1, r4
    3c14:	4658      	mov	r0, fp
    3c16:	4f3b      	ldr	r7, [pc, #236]	; (3d04 <grid_sys_bank_select+0x144>)
    3c18:	47b8      	blx	r7
				grid_led_set_max(&grid_led_state, i, 0, 255, 0, 0);
    3c1a:	9601      	str	r6, [sp, #4]
    3c1c:	9600      	str	r6, [sp, #0]
    3c1e:	464b      	mov	r3, r9
    3c20:	4632      	mov	r2, r6
    3c22:	4621      	mov	r1, r4
    3c24:	4658      	mov	r0, fp
    3c26:	4c38      	ldr	r4, [pc, #224]	; (3d08 <grid_sys_bank_select+0x148>)
    3c28:	47a0      	blx	r4
    3c2a:	3501      	adds	r5, #1
    3c2c:	b2ec      	uxtb	r4, r5
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3c2e:	4658      	mov	r0, fp
    3c30:	4b36      	ldr	r3, [pc, #216]	; (3d0c <grid_sys_bank_select+0x14c>)
    3c32:	4798      	blx	r3
    3c34:	42a0      	cmp	r0, r4
    3c36:	d95f      	bls.n	3cf8 <grid_sys_bank_select+0x138>
			if (hwtype == GRID_MODULE_EN16_RevA){
    3c38:	f1ba 0fc0 	cmp.w	sl, #192	; 0xc0
    3c3c:	d0da      	beq.n	3bf4 <grid_sys_bank_select+0x34>
				grid_led_set_min(&grid_led_state, i, 0, r/20, g/20, b/20);
    3c3e:	2306      	movs	r3, #6
    3c40:	9301      	str	r3, [sp, #4]
    3c42:	9300      	str	r3, [sp, #0]
    3c44:	2200      	movs	r2, #0
    3c46:	4621      	mov	r1, r4
    3c48:	4658      	mov	r0, fp
    3c4a:	47c0      	blx	r8
				grid_led_set_mid(&grid_led_state, i, 0, r/2, g/2, b/2);
    3c4c:	233f      	movs	r3, #63	; 0x3f
    3c4e:	9301      	str	r3, [sp, #4]
    3c50:	9300      	str	r3, [sp, #0]
    3c52:	2200      	movs	r2, #0
    3c54:	4621      	mov	r1, r4
    3c56:	4658      	mov	r0, fp
    3c58:	4e2a      	ldr	r6, [pc, #168]	; (3d04 <grid_sys_bank_select+0x144>)
    3c5a:	47b0      	blx	r6
				grid_led_set_max(&grid_led_state, i, 0, r, g, b);
    3c5c:	237f      	movs	r3, #127	; 0x7f
    3c5e:	9301      	str	r3, [sp, #4]
    3c60:	9300      	str	r3, [sp, #0]
    3c62:	2200      	movs	r2, #0
    3c64:	4621      	mov	r1, r4
    3c66:	4658      	mov	r0, fp
    3c68:	4c27      	ldr	r4, [pc, #156]	; (3d08 <grid_sys_bank_select+0x148>)
    3c6a:	47a0      	blx	r4
    3c6c:	e7dd      	b.n	3c2a <grid_sys_bank_select+0x6a>
				uint8_t r = mod->bank_color_r[mod->bank_select];
    3c6e:	f899 2009 	ldrb.w	r2, [r9, #9]
    3c72:	444a      	add	r2, r9
				grid_led_set_mid(&grid_led_state, i, 0, r/32, g/32, b/32);
    3c74:	7a93      	ldrb	r3, [r2, #10]
    3c76:	7c91      	ldrb	r1, [r2, #18]
    3c78:	0949      	lsrs	r1, r1, #5
    3c7a:	9101      	str	r1, [sp, #4]
    3c7c:	7b92      	ldrb	r2, [r2, #14]
    3c7e:	0952      	lsrs	r2, r2, #5
    3c80:	9200      	str	r2, [sp, #0]
    3c82:	095b      	lsrs	r3, r3, #5
    3c84:	2200      	movs	r2, #0
    3c86:	4621      	mov	r1, r4
    3c88:	4821      	ldr	r0, [pc, #132]	; (3d10 <grid_sys_bank_select+0x150>)
    3c8a:	4c1e      	ldr	r4, [pc, #120]	; (3d04 <grid_sys_bank_select+0x144>)
    3c8c:	47a0      	blx	r4
    3c8e:	9b03      	ldr	r3, [sp, #12]
    3c90:	3301      	adds	r3, #1
    3c92:	9303      	str	r3, [sp, #12]
    3c94:	f89d 400c 	ldrb.w	r4, [sp, #12]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3c98:	481d      	ldr	r0, [pc, #116]	; (3d10 <grid_sys_bank_select+0x150>)
    3c9a:	4b1c      	ldr	r3, [pc, #112]	; (3d0c <grid_sys_bank_select+0x14c>)
    3c9c:	4798      	blx	r3
    3c9e:	4284      	cmp	r4, r0
    3ca0:	d22a      	bcs.n	3cf8 <grid_sys_bank_select+0x138>
			if (hwtype == GRID_MODULE_EN16_RevA){
    3ca2:	f1ba 0fc0 	cmp.w	sl, #192	; 0xc0
    3ca6:	d0e2      	beq.n	3c6e <grid_sys_bank_select+0xae>
				uint8_t r = mod->bank_color_r[mod->bank_select];
    3ca8:	f899 3009 	ldrb.w	r3, [r9, #9]
    3cac:	444b      	add	r3, r9
    3cae:	7a9e      	ldrb	r6, [r3, #10]
				uint8_t g = mod->bank_color_g[mod->bank_select];
    3cb0:	7b9f      	ldrb	r7, [r3, #14]
				uint8_t b = mod->bank_color_b[mod->bank_select];
    3cb2:	f893 8012 	ldrb.w	r8, [r3, #18]
				grid_led_set_min(&grid_led_state, i, 0, r/32, g/32, b/32);
    3cb6:	ea4f 1358 	mov.w	r3, r8, lsr #5
    3cba:	9301      	str	r3, [sp, #4]
    3cbc:	097b      	lsrs	r3, r7, #5
    3cbe:	9300      	str	r3, [sp, #0]
    3cc0:	0973      	lsrs	r3, r6, #5
    3cc2:	2200      	movs	r2, #0
    3cc4:	4621      	mov	r1, r4
    3cc6:	4812      	ldr	r0, [pc, #72]	; (3d10 <grid_sys_bank_select+0x150>)
    3cc8:	4d12      	ldr	r5, [pc, #72]	; (3d14 <grid_sys_bank_select+0x154>)
    3cca:	47a8      	blx	r5
				grid_led_set_mid(&grid_led_state, i, 0, r/2, g/2, b/2);
    3ccc:	ea4f 0358 	mov.w	r3, r8, lsr #1
    3cd0:	9301      	str	r3, [sp, #4]
    3cd2:	087b      	lsrs	r3, r7, #1
    3cd4:	9300      	str	r3, [sp, #0]
    3cd6:	0873      	lsrs	r3, r6, #1
    3cd8:	2200      	movs	r2, #0
    3cda:	4621      	mov	r1, r4
    3cdc:	480c      	ldr	r0, [pc, #48]	; (3d10 <grid_sys_bank_select+0x150>)
    3cde:	f8df b024 	ldr.w	fp, [pc, #36]	; 3d04 <grid_sys_bank_select+0x144>
    3ce2:	47d8      	blx	fp
				grid_led_set_max(&grid_led_state, i, 0, r, g, b);
    3ce4:	f8cd 8004 	str.w	r8, [sp, #4]
    3ce8:	9700      	str	r7, [sp, #0]
    3cea:	4633      	mov	r3, r6
    3cec:	2200      	movs	r2, #0
    3cee:	4621      	mov	r1, r4
    3cf0:	4807      	ldr	r0, [pc, #28]	; (3d10 <grid_sys_bank_select+0x150>)
    3cf2:	4c05      	ldr	r4, [pc, #20]	; (3d08 <grid_sys_bank_select+0x148>)
    3cf4:	47a0      	blx	r4
    3cf6:	e7ca      	b.n	3c8e <grid_sys_bank_select+0xce>
}
    3cf8:	b005      	add	sp, #20
    3cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3cfe:	bf00      	nop
    3d00:	00003ad1 	.word	0x00003ad1
    3d04:	00002049 	.word	0x00002049
    3d08:	00002093 	.word	0x00002093
    3d0c:	00001fb9 	.word	0x00001fb9
    3d10:	20007864 	.word	0x20007864
    3d14:	00002001 	.word	0x00002001

00003d18 <grid_msg_checksum_calculate>:
}

uint8_t grid_msg_checksum_calculate(uint8_t* str, uint32_t length){
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    3d18:	2903      	cmp	r1, #3
    3d1a:	d009      	beq.n	3d30 <grid_msg_checksum_calculate+0x18>
    3d1c:	1e43      	subs	r3, r0, #1
    3d1e:	3904      	subs	r1, #4
    3d20:	4401      	add	r1, r0
    3d22:	2000      	movs	r0, #0
		checksum ^= str[i];
    3d24:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    3d28:	4050      	eors	r0, r2
	for (uint32_t i=0; i<length-3; i++){
    3d2a:	428b      	cmp	r3, r1
    3d2c:	d1fa      	bne.n	3d24 <grid_msg_checksum_calculate+0xc>
    3d2e:	4770      	bx	lr
	uint8_t checksum = 0;
    3d30:	2000      	movs	r0, #0
	}
	
	return checksum;
	
}
    3d32:	4770      	bx	lr

00003d34 <grid_msg_checksum_read>:

uint8_t grid_msg_checksum_read(uint8_t* str, uint32_t length){
    3d34:	b500      	push	{lr}
    3d36:	b083      	sub	sp, #12
	uint8_t error_flag;
	return grid_sys_read_hex_string_value(&str[length-3], 2, &error_flag);
    3d38:	1ecb      	subs	r3, r1, #3
    3d3a:	f10d 0207 	add.w	r2, sp, #7
    3d3e:	2102      	movs	r1, #2
    3d40:	4418      	add	r0, r3
    3d42:	4b03      	ldr	r3, [pc, #12]	; (3d50 <grid_msg_checksum_read+0x1c>)
    3d44:	4798      	blx	r3
}
    3d46:	b2c0      	uxtb	r0, r0
    3d48:	b003      	add	sp, #12
    3d4a:	f85d fb04 	ldr.w	pc, [sp], #4
    3d4e:	bf00      	nop
    3d50:	00003a59 	.word	0x00003a59

00003d54 <grid_msg_checksum_write>:

void grid_msg_checksum_write(uint8_t* message, uint32_t length, uint8_t checksum){
    3d54:	b508      	push	{r3, lr}
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    3d56:	1ecb      	subs	r3, r1, #3
    3d58:	2102      	movs	r1, #2
    3d5a:	4418      	add	r0, r3
    3d5c:	4b01      	ldr	r3, [pc, #4]	; (3d64 <grid_msg_checksum_write+0x10>)
    3d5e:	4798      	blx	r3
    3d60:	bd08      	pop	{r3, pc}
    3d62:	bf00      	nop
    3d64:	00003a99 	.word	0x00003a99

00003d68 <grid_msg_get_id>:
}


// MESSAGE PARAMETER FUNCTIONS

uint8_t grid_msg_get_id(uint8_t* message){
    3d68:	b500      	push	{lr}
    3d6a:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3d6c:	aa02      	add	r2, sp, #8
    3d6e:	2300      	movs	r3, #0
    3d70:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[4], 2, &error);
    3d74:	2102      	movs	r1, #2
    3d76:	3004      	adds	r0, #4
    3d78:	4b02      	ldr	r3, [pc, #8]	; (3d84 <grid_msg_get_id+0x1c>)
    3d7a:	4798      	blx	r3
	
}
    3d7c:	b2c0      	uxtb	r0, r0
    3d7e:	b003      	add	sp, #12
    3d80:	f85d fb04 	ldr.w	pc, [sp], #4
    3d84:	00003a59 	.word	0x00003a59

00003d88 <grid_msg_get_dx>:
uint8_t grid_msg_get_dx(uint8_t* message){
    3d88:	b500      	push	{lr}
    3d8a:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3d8c:	aa02      	add	r2, sp, #8
    3d8e:	2300      	movs	r3, #0
    3d90:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[6], 2, &error);	
    3d94:	2102      	movs	r1, #2
    3d96:	3006      	adds	r0, #6
    3d98:	4b02      	ldr	r3, [pc, #8]	; (3da4 <grid_msg_get_dx+0x1c>)
    3d9a:	4798      	blx	r3
	
}
    3d9c:	b2c0      	uxtb	r0, r0
    3d9e:	b003      	add	sp, #12
    3da0:	f85d fb04 	ldr.w	pc, [sp], #4
    3da4:	00003a59 	.word	0x00003a59

00003da8 <grid_msg_get_dy>:
uint8_t grid_msg_get_dy(uint8_t* message){
    3da8:	b500      	push	{lr}
    3daa:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3dac:	aa02      	add	r2, sp, #8
    3dae:	2300      	movs	r3, #0
    3db0:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[8], 2, &error);	
    3db4:	2102      	movs	r1, #2
    3db6:	3008      	adds	r0, #8
    3db8:	4b02      	ldr	r3, [pc, #8]	; (3dc4 <grid_msg_get_dy+0x1c>)
    3dba:	4798      	blx	r3

}
    3dbc:	b2c0      	uxtb	r0, r0
    3dbe:	b003      	add	sp, #12
    3dc0:	f85d fb04 	ldr.w	pc, [sp], #4
    3dc4:	00003a59 	.word	0x00003a59

00003dc8 <grid_msg_get_age>:
uint8_t grid_msg_get_age(uint8_t* message){
    3dc8:	b500      	push	{lr}
    3dca:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3dcc:	aa02      	add	r2, sp, #8
    3dce:	2300      	movs	r3, #0
    3dd0:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[10], 2, &error);	
    3dd4:	2102      	movs	r1, #2
    3dd6:	300a      	adds	r0, #10
    3dd8:	4b02      	ldr	r3, [pc, #8]	; (3de4 <grid_msg_get_age+0x1c>)
    3dda:	4798      	blx	r3
	
}
    3ddc:	b2c0      	uxtb	r0, r0
    3dde:	b003      	add	sp, #12
    3de0:	f85d fb04 	ldr.w	pc, [sp], #4
    3de4:	00003a59 	.word	0x00003a59

00003de8 <grid_msg_set_id>:

void grid_msg_set_id(uint8_t* message, uint8_t param){
    3de8:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[4], 2, param);
    3dea:	460a      	mov	r2, r1
    3dec:	2102      	movs	r1, #2
    3dee:	3004      	adds	r0, #4
    3df0:	4b01      	ldr	r3, [pc, #4]	; (3df8 <grid_msg_set_id+0x10>)
    3df2:	4798      	blx	r3
    3df4:	bd08      	pop	{r3, pc}
    3df6:	bf00      	nop
    3df8:	00003a99 	.word	0x00003a99

00003dfc <grid_msg_set_dx>:
	
}
void grid_msg_set_dx(uint8_t* message, uint8_t param){
    3dfc:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[6], 2, param);
    3dfe:	460a      	mov	r2, r1
    3e00:	2102      	movs	r1, #2
    3e02:	3006      	adds	r0, #6
    3e04:	4b01      	ldr	r3, [pc, #4]	; (3e0c <grid_msg_set_dx+0x10>)
    3e06:	4798      	blx	r3
    3e08:	bd08      	pop	{r3, pc}
    3e0a:	bf00      	nop
    3e0c:	00003a99 	.word	0x00003a99

00003e10 <grid_msg_set_dy>:
	
}
void grid_msg_set_dy(uint8_t* message, uint8_t param){
    3e10:	b508      	push	{r3, lr}

	grid_sys_write_hex_string_value(&message[8], 2, param);
    3e12:	460a      	mov	r2, r1
    3e14:	2102      	movs	r1, #2
    3e16:	3008      	adds	r0, #8
    3e18:	4b01      	ldr	r3, [pc, #4]	; (3e20 <grid_msg_set_dy+0x10>)
    3e1a:	4798      	blx	r3
    3e1c:	bd08      	pop	{r3, pc}
    3e1e:	bf00      	nop
    3e20:	00003a99 	.word	0x00003a99

00003e24 <grid_msg_set_age>:

}
void grid_msg_set_age(uint8_t* message, uint8_t param){
    3e24:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[10], 2, param);
    3e26:	460a      	mov	r2, r1
    3e28:	2102      	movs	r1, #2
    3e2a:	300a      	adds	r0, #10
    3e2c:	4b01      	ldr	r3, [pc, #4]	; (3e34 <grid_msg_set_age+0x10>)
    3e2e:	4798      	blx	r3
    3e30:	bd08      	pop	{r3, pc}
    3e32:	bf00      	nop
    3e34:	00003a99 	.word	0x00003a99

00003e38 <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    3e38:	69c3      	ldr	r3, [r0, #28]
    3e3a:	4299      	cmp	r1, r3
    3e3c:	d00d      	beq.n	3e5a <grid_msg_find_recent+0x22>
    3e3e:	2301      	movs	r3, #1
    3e40:	f003 021f 	and.w	r2, r3, #31
    3e44:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    3e48:	69d2      	ldr	r2, [r2, #28]
    3e4a:	428a      	cmp	r2, r1
    3e4c:	d007      	beq.n	3e5e <grid_msg_find_recent+0x26>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    3e4e:	3301      	adds	r3, #1
    3e50:	b2db      	uxtb	r3, r3
    3e52:	2b20      	cmp	r3, #32
    3e54:	d1f4      	bne.n	3e40 <grid_msg_find_recent+0x8>
			
		}
		
	}
	
	return 0;
    3e56:	2000      	movs	r0, #0
    3e58:	4770      	bx	lr
			return 1;
    3e5a:	2001      	movs	r0, #1
    3e5c:	4770      	bx	lr
    3e5e:	2001      	movs	r0, #1
}
    3e60:	4770      	bx	lr

00003e62 <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    3e62:	f890 309c 	ldrb.w	r3, [r0, #156]	; 0x9c
    3e66:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    3e68:	f003 031f 	and.w	r3, r3, #31
    3e6c:	f880 309c 	strb.w	r3, [r0, #156]	; 0x9c
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    3e70:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    3e74:	61c1      	str	r1, [r0, #28]
    3e76:	4770      	bx	lr

00003e78 <grid_ui_model_init>:
	
	
	
}

uint8_t grid_ui_model_init(struct grid_ui_model* mod, uint8_t len){
    3e78:	b510      	push	{r4, lr}
    3e7a:	4604      	mov	r4, r0
	
	
	mod->report_offset = GRID_REPORT_OFFSET; // System Reserved Report Elements
    3e7c:	2307      	movs	r3, #7
    3e7e:	7043      	strb	r3, [r0, #1]
	
	mod->report_length = len + mod->report_offset;
    3e80:	4419      	add	r1, r3
    3e82:	b2c8      	uxtb	r0, r1
    3e84:	7020      	strb	r0, [r4, #0]
	
	mod->report_array = malloc(mod->report_length*sizeof(struct grid_ui_report));
    3e86:	0100      	lsls	r0, r0, #4
    3e88:	4b02      	ldr	r3, [pc, #8]	; (3e94 <grid_ui_model_init+0x1c>)
    3e8a:	4798      	blx	r3
    3e8c:	6060      	str	r0, [r4, #4]
	
	mod->report_ui_array = &mod->report_array[mod->report_offset];
    3e8e:	3070      	adds	r0, #112	; 0x70
    3e90:	60a0      	str	r0, [r4, #8]
		
}
    3e92:	bd10      	pop	{r4, pc}
    3e94:	0000c3a1 	.word	0x0000c3a1

00003e98 <grid_report_init>:





uint8_t grid_report_init(struct grid_ui_model* mod, uint8_t index, enum grid_report_type_t type, uint8_t* p, uint32_t p_len, uint8_t* h, uint32_t h_len){
    3e98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    3e9c:	4605      	mov	r5, r0
    3e9e:	4698      	mov	r8, r3
    3ea0:	9808      	ldr	r0, [sp, #32]
    3ea2:	9e09      	ldr	r6, [sp, #36]	; 0x24

	mod->report_array[index].changed = 0;
    3ea4:	010c      	lsls	r4, r1, #4
    3ea6:	686b      	ldr	r3, [r5, #4]
    3ea8:	2100      	movs	r1, #0
    3eaa:	5519      	strb	r1, [r3, r4]
	mod->report_array[index].type = type;
    3eac:	686b      	ldr	r3, [r5, #4]
    3eae:	4423      	add	r3, r4
    3eb0:	705a      	strb	r2, [r3, #1]
	
	mod->report_array[index].payload_length = p_len;
    3eb2:	686b      	ldr	r3, [r5, #4]
    3eb4:	4423      	add	r3, r4
    3eb6:	7098      	strb	r0, [r3, #2]
	mod->report_array[index].helper_length = h_len;
    3eb8:	686b      	ldr	r3, [r5, #4]
    3eba:	4423      	add	r3, r4
    3ebc:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
    3ec0:	721a      	strb	r2, [r3, #8]
	
	mod->report_array[index].payload = malloc(p_len*sizeof(uint8_t));
    3ec2:	686b      	ldr	r3, [r5, #4]
    3ec4:	eb03 0904 	add.w	r9, r3, r4
    3ec8:	4f1b      	ldr	r7, [pc, #108]	; (3f38 <grid_report_init+0xa0>)
    3eca:	47b8      	blx	r7
    3ecc:	f8c9 0004 	str.w	r0, [r9, #4]
	mod->report_array[index].helper = malloc(h_len*sizeof(uint8_t));
    3ed0:	686b      	ldr	r3, [r5, #4]
    3ed2:	eb03 0904 	add.w	r9, r3, r4
    3ed6:	980a      	ldr	r0, [sp, #40]	; 0x28
    3ed8:	47b8      	blx	r7
    3eda:	f8c9 000c 	str.w	r0, [r9, #12]
	
	
	if (mod->report_array[index].payload == NULL || mod->report_array[index].helper == NULL){
    3ede:	686a      	ldr	r2, [r5, #4]
    3ee0:	4422      	add	r2, r4
    3ee2:	6853      	ldr	r3, [r2, #4]
    3ee4:	b30b      	cbz	r3, 3f2a <grid_report_init+0x92>
    3ee6:	68d3      	ldr	r3, [r2, #12]
    3ee8:	b313      	cbz	r3, 3f30 <grid_report_init+0x98>
		return -1;
	}
	else{
	}
	
	for (uint8_t i=0; i<mod->report_array[index].payload_length; i++){
    3eea:	7893      	ldrb	r3, [r2, #2]
    3eec:	b15b      	cbz	r3, 3f06 <grid_report_init+0x6e>
    3eee:	2300      	movs	r3, #0
		mod->report_array[index].payload[i] = p[i];
    3ef0:	f818 1003 	ldrb.w	r1, [r8, r3]
    3ef4:	6852      	ldr	r2, [r2, #4]
    3ef6:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i=0; i<mod->report_array[index].payload_length; i++){
    3ef8:	3301      	adds	r3, #1
    3efa:	b2db      	uxtb	r3, r3
    3efc:	686a      	ldr	r2, [r5, #4]
    3efe:	4422      	add	r2, r4
    3f00:	7891      	ldrb	r1, [r2, #2]
    3f02:	4299      	cmp	r1, r3
    3f04:	d8f4      	bhi.n	3ef0 <grid_report_init+0x58>
	}
	for (uint8_t i=0; i<mod->report_array[index].helper_length; i++){
    3f06:	686a      	ldr	r2, [r5, #4]
    3f08:	4422      	add	r2, r4
    3f0a:	7a10      	ldrb	r0, [r2, #8]
    3f0c:	b188      	cbz	r0, 3f32 <grid_report_init+0x9a>
    3f0e:	2300      	movs	r3, #0
		mod->report_array[index].helper[i] = h[i];
    3f10:	5cf1      	ldrb	r1, [r6, r3]
    3f12:	68d2      	ldr	r2, [r2, #12]
    3f14:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i=0; i<mod->report_array[index].helper_length; i++){
    3f16:	3301      	adds	r3, #1
    3f18:	b2db      	uxtb	r3, r3
    3f1a:	686a      	ldr	r2, [r5, #4]
    3f1c:	4422      	add	r2, r4
    3f1e:	7a11      	ldrb	r1, [r2, #8]
    3f20:	4299      	cmp	r1, r3
    3f22:	d8f5      	bhi.n	3f10 <grid_report_init+0x78>
	}
	
	return 0;
    3f24:	2000      	movs	r0, #0
    3f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -1;
    3f2a:	20ff      	movs	r0, #255	; 0xff
    3f2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    3f30:	20ff      	movs	r0, #255	; 0xff
	
}
    3f32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    3f36:	bf00      	nop
    3f38:	0000c3a1 	.word	0x0000c3a1

00003f3c <grid_report_ui_init>:

uint8_t grid_report_ui_init(struct grid_ui_model* mod, uint8_t index, enum grid_report_type_t type, uint8_t* p, uint32_t p_len, uint8_t* h, uint32_t h_len){
    3f3c:	b510      	push	{r4, lr}
    3f3e:	b084      	sub	sp, #16
	
	grid_report_init(mod, index+mod->report_offset, type, p, p_len, h, h_len);
    3f40:	7844      	ldrb	r4, [r0, #1]
    3f42:	4421      	add	r1, r4
    3f44:	9c08      	ldr	r4, [sp, #32]
    3f46:	9402      	str	r4, [sp, #8]
    3f48:	9c07      	ldr	r4, [sp, #28]
    3f4a:	9401      	str	r4, [sp, #4]
    3f4c:	9c06      	ldr	r4, [sp, #24]
    3f4e:	9400      	str	r4, [sp, #0]
    3f50:	b2c9      	uxtb	r1, r1
    3f52:	4c02      	ldr	r4, [pc, #8]	; (3f5c <grid_report_ui_init+0x20>)
    3f54:	47a0      	blx	r4
}
    3f56:	b004      	add	sp, #16
    3f58:	bd10      	pop	{r4, pc}
    3f5a:	bf00      	nop
    3f5c:	00003e99 	.word	0x00003e99

00003f60 <grid_report_sys_init>:

uint8_t grid_report_sys_init(struct grid_ui_model* mod){
		
	for(uint8_t i=0; i<mod->report_offset; i++){
    3f60:	7843      	ldrb	r3, [r0, #1]
    3f62:	2b00      	cmp	r3, #0
    3f64:	f000 80e9 	beq.w	413a <grid_report_sys_init+0x1da>
uint8_t grid_report_sys_init(struct grid_ui_model* mod){
    3f68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3f6c:	b091      	sub	sp, #68	; 0x44
    3f6e:	4607      	mov	r7, r0
	for(uint8_t i=0; i<mod->report_offset; i++){
    3f70:	2400      	movs	r4, #0
			
		uint8_t payload_template[30] = {0};
    3f72:	4625      	mov	r5, r4
			
			type = GRID_REPORT_TYPE_DIRECT_WEST;
			
			sprintf(payload_template, "%c%c%c%c%02x%02x%02x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, direction, grid_sys_get_hwcfg(), 255, 255, GRID_MSG_END_OF_TRANSMISSION);
			
			grid_msg_checksum_write(payload_template, strlen(payload_template), grid_msg_checksum_calculate(payload_template, strlen(payload_template)));
    3f74:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 4160 <grid_report_sys_init+0x200>
    3f78:	e047      	b.n	400a <grid_report_sys_init+0xaa>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c", GRID_MSG_START_OF_TEXT, GRID_MSG_PROTOCOL_SYS, GRID_MSG_COMMAND_SYS_BANK,	GRID_MSG_COMMAND_SYS_BANK_SELECT, 0, GRID_MSG_END_OF_TEXT);
    3f7a:	2303      	movs	r3, #3
    3f7c:	9303      	str	r3, [sp, #12]
    3f7e:	9502      	str	r5, [sp, #8]
    3f80:	2365      	movs	r3, #101	; 0x65
    3f82:	9301      	str	r3, [sp, #4]
    3f84:	2364      	movs	r3, #100	; 0x64
    3f86:	9300      	str	r3, [sp, #0]
    3f88:	2304      	movs	r3, #4
    3f8a:	2202      	movs	r2, #2
    3f8c:	496b      	ldr	r1, [pc, #428]	; (413c <grid_report_sys_init+0x1dc>)
    3f8e:	a808      	add	r0, sp, #32
    3f90:	4e6b      	ldr	r6, [pc, #428]	; (4140 <grid_report_sys_init+0x1e0>)
    3f92:	47b0      	blx	r6
			type = GRID_REPORT_TYPE_BROADCAST;
    3f94:	2602      	movs	r6, #2
    3f96:	e01d      	b.n	3fd4 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%02x%02x%02x%c", GRID_MSG_START_OF_TEXT, GRID_MSG_PROTOCOL_SYS, GRID_MSG_COMMAND_SYS_CFG, GRID_MSG_COMMAND_SYS_CFG_REQUEST, GRID_MSG_END_OF_TEXT);
    3f98:	2603      	movs	r6, #3
    3f9a:	9602      	str	r6, [sp, #8]
    3f9c:	2369      	movs	r3, #105	; 0x69
    3f9e:	9301      	str	r3, [sp, #4]
    3fa0:	2368      	movs	r3, #104	; 0x68
    3fa2:	9300      	str	r3, [sp, #0]
    3fa4:	2304      	movs	r3, #4
    3fa6:	2202      	movs	r2, #2
    3fa8:	4966      	ldr	r1, [pc, #408]	; (4144 <grid_report_sys_init+0x1e4>)
    3faa:	a808      	add	r0, sp, #32
    3fac:	f8df 9190 	ldr.w	r9, [pc, #400]	; 4140 <grid_report_sys_init+0x1e0>
    3fb0:	47c8      	blx	r9
    3fb2:	e00f      	b.n	3fd4 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c", GRID_MSG_START_OF_TEXT, GRID_MSG_PROTOCOL_SYS, GRID_MSG_COMMAND_SYS_HEARTBEAT, GRID_MSG_COMMAND_SYS_HEARTBEAT_ALIVE, grid_sys_get_hwcfg(), GRID_MSG_END_OF_TEXT);
    3fb4:	4b64      	ldr	r3, [pc, #400]	; (4148 <grid_report_sys_init+0x1e8>)
    3fb6:	4798      	blx	r3
    3fb8:	2303      	movs	r3, #3
    3fba:	9303      	str	r3, [sp, #12]
    3fbc:	9002      	str	r0, [sp, #8]
    3fbe:	2367      	movs	r3, #103	; 0x67
    3fc0:	9301      	str	r3, [sp, #4]
    3fc2:	2366      	movs	r3, #102	; 0x66
    3fc4:	9300      	str	r3, [sp, #0]
    3fc6:	2304      	movs	r3, #4
    3fc8:	2202      	movs	r2, #2
    3fca:	495c      	ldr	r1, [pc, #368]	; (413c <grid_report_sys_init+0x1dc>)
    3fcc:	a808      	add	r0, sp, #32
    3fce:	4e5c      	ldr	r6, [pc, #368]	; (4140 <grid_report_sys_init+0x1e0>)
    3fd0:	47b0      	blx	r6
			type = GRID_REPORT_TYPE_BROADCAST;
    3fd2:	2602      	movs	r6, #2
		}
		
		
		
				
		uint8_t payload_length = strlen(payload_template);
    3fd4:	a808      	add	r0, sp, #32
    3fd6:	47c0      	blx	r8

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    3fd8:	f88d 501c 	strb.w	r5, [sp, #28]
		helper_template[1] = 0;
    3fdc:	f88d 501d 	strb.w	r5, [sp, #29]
		
		uint8_t helper_length = 2;
		
	
		
		uint8_t error = grid_report_init(mod, i, type, payload_template, payload_length, helper_template, helper_length);
    3fe0:	2302      	movs	r3, #2
    3fe2:	9302      	str	r3, [sp, #8]
    3fe4:	ab07      	add	r3, sp, #28
    3fe6:	9301      	str	r3, [sp, #4]
    3fe8:	b2c0      	uxtb	r0, r0
    3fea:	9000      	str	r0, [sp, #0]
    3fec:	ab08      	add	r3, sp, #32
    3fee:	4632      	mov	r2, r6
    3ff0:	4621      	mov	r1, r4
    3ff2:	4638      	mov	r0, r7
    3ff4:	4e55      	ldr	r6, [pc, #340]	; (414c <grid_report_sys_init+0x1ec>)
    3ff6:	47b0      	blx	r6
		
		if (error != 0){
    3ff8:	2800      	cmp	r0, #0
    3ffa:	f040 809b 	bne.w	4134 <grid_report_sys_init+0x1d4>
	for(uint8_t i=0; i<mod->report_offset; i++){
    3ffe:	3401      	adds	r4, #1
    4000:	b2e4      	uxtb	r4, r4
    4002:	787b      	ldrb	r3, [r7, #1]
    4004:	42a3      	cmp	r3, r4
    4006:	f240 8095 	bls.w	4134 <grid_report_sys_init+0x1d4>
		uint8_t payload_template[30] = {0};
    400a:	221e      	movs	r2, #30
    400c:	4629      	mov	r1, r5
    400e:	a808      	add	r0, sp, #32
    4010:	4b4f      	ldr	r3, [pc, #316]	; (4150 <grid_report_sys_init+0x1f0>)
    4012:	4798      	blx	r3
		if (i == GRID_REPORT_INDEX_MAPMODE){ // MAPMODE
    4014:	2c05      	cmp	r4, #5
    4016:	d0b0      	beq.n	3f7a <grid_report_sys_init+0x1a>
		else if (i == GRID_REPORT_INDEX_CFG_REQUEST){ // CONFIGURATION REQUEST
    4018:	2c06      	cmp	r4, #6
    401a:	d0bd      	beq.n	3f98 <grid_report_sys_init+0x38>
		else if (i == GRID_REPORT_INDEX_HEARTBEAT){ // HEARTBEAT
    401c:	2c00      	cmp	r4, #0
    401e:	d0c9      	beq.n	3fb4 <grid_report_sys_init+0x54>
		else if (i == GRID_REPORT_INDEX_PING_NORTH){ // PING NORTH
    4020:	2c01      	cmp	r4, #1
    4022:	d007      	beq.n	4034 <grid_report_sys_init+0xd4>
		else if (i == GRID_REPORT_INDEX_PING_EAST){ // PING EAST 
    4024:	2c02      	cmp	r4, #2
    4026:	d025      	beq.n	4074 <grid_report_sys_init+0x114>
		else if (i == GRID_REPORT_INDEX_PING_SOUTH){ // PING SOUTH
    4028:	2c03      	cmp	r4, #3
    402a:	d043      	beq.n	40b4 <grid_report_sys_init+0x154>
		else if (i == GRID_REPORT_INDEX_PING_WEST){ // PING WEST
    402c:	2c04      	cmp	r4, #4
    402e:	d061      	beq.n	40f4 <grid_report_sys_init+0x194>
		enum grid_report_type_t type = GRID_REPORT_TYPE_UNDEFINED;
    4030:	462e      	mov	r6, r5
    4032:	e7cf      	b.n	3fd4 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%c%c%c%02x%02x%02x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, direction, grid_sys_get_hwcfg(), 255, 255, GRID_MSG_END_OF_TRANSMISSION);
    4034:	4b44      	ldr	r3, [pc, #272]	; (4148 <grid_report_sys_init+0x1e8>)
    4036:	4798      	blx	r3
    4038:	2604      	movs	r6, #4
    403a:	9605      	str	r6, [sp, #20]
    403c:	23ff      	movs	r3, #255	; 0xff
    403e:	9304      	str	r3, [sp, #16]
    4040:	9303      	str	r3, [sp, #12]
    4042:	9002      	str	r0, [sp, #8]
    4044:	2311      	movs	r3, #17
    4046:	9301      	str	r3, [sp, #4]
    4048:	2307      	movs	r3, #7
    404a:	9300      	str	r3, [sp, #0]
    404c:	230e      	movs	r3, #14
    404e:	2201      	movs	r2, #1
    4050:	4940      	ldr	r1, [pc, #256]	; (4154 <grid_report_sys_init+0x1f4>)
    4052:	a808      	add	r0, sp, #32
    4054:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 4140 <grid_report_sys_init+0x1e0>
    4058:	47c8      	blx	r9
			grid_msg_checksum_write(payload_template, strlen(payload_template), grid_msg_checksum_calculate(payload_template, strlen(payload_template)));
    405a:	a808      	add	r0, sp, #32
    405c:	47c0      	blx	r8
    405e:	4681      	mov	r9, r0
    4060:	4601      	mov	r1, r0
    4062:	a808      	add	r0, sp, #32
    4064:	4b3c      	ldr	r3, [pc, #240]	; (4158 <grid_report_sys_init+0x1f8>)
    4066:	4798      	blx	r3
    4068:	4602      	mov	r2, r0
    406a:	4649      	mov	r1, r9
    406c:	a808      	add	r0, sp, #32
    406e:	4b3b      	ldr	r3, [pc, #236]	; (415c <grid_report_sys_init+0x1fc>)
    4070:	4798      	blx	r3
    4072:	e7af      	b.n	3fd4 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%c%c%c%02x%02x%02x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, direction, grid_sys_get_hwcfg(), 255, 255, GRID_MSG_END_OF_TRANSMISSION);
    4074:	4b34      	ldr	r3, [pc, #208]	; (4148 <grid_report_sys_init+0x1e8>)
    4076:	4798      	blx	r3
    4078:	2304      	movs	r3, #4
    407a:	9305      	str	r3, [sp, #20]
    407c:	23ff      	movs	r3, #255	; 0xff
    407e:	9304      	str	r3, [sp, #16]
    4080:	9303      	str	r3, [sp, #12]
    4082:	9002      	str	r0, [sp, #8]
    4084:	2312      	movs	r3, #18
    4086:	9301      	str	r3, [sp, #4]
    4088:	2307      	movs	r3, #7
    408a:	9300      	str	r3, [sp, #0]
    408c:	230e      	movs	r3, #14
    408e:	2201      	movs	r2, #1
    4090:	4930      	ldr	r1, [pc, #192]	; (4154 <grid_report_sys_init+0x1f4>)
    4092:	a808      	add	r0, sp, #32
    4094:	4e2a      	ldr	r6, [pc, #168]	; (4140 <grid_report_sys_init+0x1e0>)
    4096:	47b0      	blx	r6
			grid_msg_checksum_write(payload_template, strlen(payload_template), grid_msg_checksum_calculate(payload_template, strlen(payload_template)));
    4098:	a808      	add	r0, sp, #32
    409a:	47c0      	blx	r8
    409c:	4606      	mov	r6, r0
    409e:	4601      	mov	r1, r0
    40a0:	a808      	add	r0, sp, #32
    40a2:	4b2d      	ldr	r3, [pc, #180]	; (4158 <grid_report_sys_init+0x1f8>)
    40a4:	4798      	blx	r3
    40a6:	4602      	mov	r2, r0
    40a8:	4631      	mov	r1, r6
    40aa:	a808      	add	r0, sp, #32
    40ac:	4b2b      	ldr	r3, [pc, #172]	; (415c <grid_report_sys_init+0x1fc>)
    40ae:	4798      	blx	r3
			type = GRID_REPORT_TYPE_DIRECT_EAST;
    40b0:	2605      	movs	r6, #5
    40b2:	e78f      	b.n	3fd4 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%c%c%c%02x%02x%02x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, direction, grid_sys_get_hwcfg(), 255, 255, GRID_MSG_END_OF_TRANSMISSION);
    40b4:	4b24      	ldr	r3, [pc, #144]	; (4148 <grid_report_sys_init+0x1e8>)
    40b6:	4798      	blx	r3
    40b8:	2304      	movs	r3, #4
    40ba:	9305      	str	r3, [sp, #20]
    40bc:	23ff      	movs	r3, #255	; 0xff
    40be:	9304      	str	r3, [sp, #16]
    40c0:	9303      	str	r3, [sp, #12]
    40c2:	9002      	str	r0, [sp, #8]
    40c4:	2313      	movs	r3, #19
    40c6:	9301      	str	r3, [sp, #4]
    40c8:	2307      	movs	r3, #7
    40ca:	9300      	str	r3, [sp, #0]
    40cc:	230e      	movs	r3, #14
    40ce:	2201      	movs	r2, #1
    40d0:	4920      	ldr	r1, [pc, #128]	; (4154 <grid_report_sys_init+0x1f4>)
    40d2:	a808      	add	r0, sp, #32
    40d4:	4e1a      	ldr	r6, [pc, #104]	; (4140 <grid_report_sys_init+0x1e0>)
    40d6:	47b0      	blx	r6
			grid_msg_checksum_write(payload_template, strlen(payload_template), grid_msg_checksum_calculate(payload_template, strlen(payload_template)));
    40d8:	a808      	add	r0, sp, #32
    40da:	47c0      	blx	r8
    40dc:	4606      	mov	r6, r0
    40de:	4601      	mov	r1, r0
    40e0:	a808      	add	r0, sp, #32
    40e2:	4b1d      	ldr	r3, [pc, #116]	; (4158 <grid_report_sys_init+0x1f8>)
    40e4:	4798      	blx	r3
    40e6:	4602      	mov	r2, r0
    40e8:	4631      	mov	r1, r6
    40ea:	a808      	add	r0, sp, #32
    40ec:	4b1b      	ldr	r3, [pc, #108]	; (415c <grid_report_sys_init+0x1fc>)
    40ee:	4798      	blx	r3
			type = GRID_REPORT_TYPE_DIRECT_SOUTH;
    40f0:	2606      	movs	r6, #6
    40f2:	e76f      	b.n	3fd4 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%c%c%c%02x%02x%02x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, direction, grid_sys_get_hwcfg(), 255, 255, GRID_MSG_END_OF_TRANSMISSION);
    40f4:	4b14      	ldr	r3, [pc, #80]	; (4148 <grid_report_sys_init+0x1e8>)
    40f6:	4798      	blx	r3
    40f8:	2304      	movs	r3, #4
    40fa:	9305      	str	r3, [sp, #20]
    40fc:	23ff      	movs	r3, #255	; 0xff
    40fe:	9304      	str	r3, [sp, #16]
    4100:	9303      	str	r3, [sp, #12]
    4102:	9002      	str	r0, [sp, #8]
    4104:	2314      	movs	r3, #20
    4106:	9301      	str	r3, [sp, #4]
    4108:	2607      	movs	r6, #7
    410a:	9600      	str	r6, [sp, #0]
    410c:	230e      	movs	r3, #14
    410e:	2201      	movs	r2, #1
    4110:	4910      	ldr	r1, [pc, #64]	; (4154 <grid_report_sys_init+0x1f4>)
    4112:	a808      	add	r0, sp, #32
    4114:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4140 <grid_report_sys_init+0x1e0>
    4118:	47c8      	blx	r9
			grid_msg_checksum_write(payload_template, strlen(payload_template), grid_msg_checksum_calculate(payload_template, strlen(payload_template)));
    411a:	a808      	add	r0, sp, #32
    411c:	47c0      	blx	r8
    411e:	4681      	mov	r9, r0
    4120:	4601      	mov	r1, r0
    4122:	a808      	add	r0, sp, #32
    4124:	4b0c      	ldr	r3, [pc, #48]	; (4158 <grid_report_sys_init+0x1f8>)
    4126:	4798      	blx	r3
    4128:	4602      	mov	r2, r0
    412a:	4649      	mov	r1, r9
    412c:	a808      	add	r0, sp, #32
    412e:	4b0b      	ldr	r3, [pc, #44]	; (415c <grid_report_sys_init+0x1fc>)
    4130:	4798      	blx	r3
    4132:	e74f      	b.n	3fd4 <grid_report_sys_init+0x74>
			}
			
		}
	
	}
}
    4134:	b011      	add	sp, #68	; 0x44
    4136:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    413a:	4770      	bx	lr
    413c:	0000da88 	.word	0x0000da88
    4140:	0000c7b5 	.word	0x0000c7b5
    4144:	0000daa0 	.word	0x0000daa0
    4148:	00003ad1 	.word	0x00003ad1
    414c:	00003e99 	.word	0x00003e99
    4150:	0000c3c7 	.word	0x0000c3c7
    4154:	0000dab4 	.word	0x0000dab4
    4158:	00003d19 	.word	0x00003d19
    415c:	00003d55 	.word	0x00003d55
    4160:	0000c7fd 	.word	0x0000c7fd

00004164 <grid_report_render>:



uint8_t grid_report_render(struct grid_ui_model* mod, uint8_t index, uint8_t* target){
	
	struct grid_ui_report* rep = &mod->report_array[index];
    4164:	6843      	ldr	r3, [r0, #4]
    4166:	eb03 1101 	add.w	r1, r3, r1, lsl #4
	
	for(uint8_t i=0; i<rep->payload_length; i++){
    416a:	7888      	ldrb	r0, [r1, #2]
    416c:	b140      	cbz	r0, 4180 <grid_report_render+0x1c>
    416e:	2300      	movs	r3, #0
		target[i] = rep->payload[i];
    4170:	6848      	ldr	r0, [r1, #4]
    4172:	5cc0      	ldrb	r0, [r0, r3]
    4174:	54d0      	strb	r0, [r2, r3]
	for(uint8_t i=0; i<rep->payload_length; i++){
    4176:	3301      	adds	r3, #1
    4178:	b2db      	uxtb	r3, r3
    417a:	7888      	ldrb	r0, [r1, #2]
    417c:	4298      	cmp	r0, r3
    417e:	d8f7      	bhi.n	4170 <grid_report_render+0xc>
	}
	
	return rep->payload_length;
}
    4180:	4770      	bx	lr

00004182 <grid_report_ui_get_changed_flag>:

// UI REPORT FLAGS

uint8_t grid_report_ui_get_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	return mod->report_array[index+mod->report_offset].changed;
    4182:	7843      	ldrb	r3, [r0, #1]
    4184:	4419      	add	r1, r3
    4186:	6843      	ldr	r3, [r0, #4]
    4188:	0109      	lsls	r1, r1, #4
}
    418a:	5c58      	ldrb	r0, [r3, r1]
    418c:	4770      	bx	lr

0000418e <grid_report_ui_set_changed_flag>:

void grid_report_ui_set_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index+mod->report_offset].changed = 1;
    418e:	7843      	ldrb	r3, [r0, #1]
    4190:	4419      	add	r1, r3
    4192:	6843      	ldr	r3, [r0, #4]
    4194:	0109      	lsls	r1, r1, #4
    4196:	2201      	movs	r2, #1
    4198:	545a      	strb	r2, [r3, r1]
    419a:	4770      	bx	lr

0000419c <grid_report_sys_set_changed_flag>:
	return mod->report_array[index].changed;
}

void grid_report_sys_set_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index].changed = 1;
    419c:	6843      	ldr	r3, [r0, #4]
    419e:	0109      	lsls	r1, r1, #4
    41a0:	2201      	movs	r2, #1
    41a2:	545a      	strb	r2, [r3, r1]
    41a4:	4770      	bx	lr

000041a6 <grid_report_sys_clear_changed_flag>:
}

void grid_report_sys_clear_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index].changed = 0;
    41a6:	6843      	ldr	r3, [r0, #4]
    41a8:	0109      	lsls	r1, r1, #4
    41aa:	2200      	movs	r2, #0
    41ac:	545a      	strb	r2, [r3, r1]
    41ae:	4770      	bx	lr

000041b0 <grid_port_process_ui>:
	if (por->cooldown > 15){
    41b0:	6803      	ldr	r3, [r0, #0]
    41b2:	2b0f      	cmp	r3, #15
    41b4:	d812      	bhi.n	41dc <grid_port_process_ui+0x2c>
	else if (por->cooldown>0){
    41b6:	b10b      	cbz	r3, 41bc <grid_port_process_ui+0xc>
		por->cooldown--;
    41b8:	3b01      	subs	r3, #1
    41ba:	6003      	str	r3, [r0, #0]
	for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    41bc:	4b84      	ldr	r3, [pc, #528]	; (43d0 <grid_port_process_ui+0x220>)
    41be:	781b      	ldrb	r3, [r3, #0]
    41c0:	2b00      	cmp	r3, #0
    41c2:	f000 821f 	beq.w	4604 <grid_port_process_ui+0x454>
void grid_port_process_ui(struct grid_port* por){
    41c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    41ca:	b0cd      	sub	sp, #308	; 0x134
	return mod->report_array[index].changed;
    41cc:	4b80      	ldr	r3, [pc, #512]	; (43d0 <grid_port_process_ui+0x220>)
    41ce:	6859      	ldr	r1, [r3, #4]
    41d0:	2300      	movs	r3, #0
    41d2:	469e      	mov	lr, r3
    41d4:	461c      	mov	r4, r3
    41d6:	461e      	mov	r6, r3
	for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    41d8:	4f7d      	ldr	r7, [pc, #500]	; (43d0 <grid_port_process_ui+0x220>)
    41da:	e014      	b.n	4206 <grid_port_process_ui+0x56>
		por->cooldown--;
    41dc:	3b01      	subs	r3, #1
    41de:	6003      	str	r3, [r0, #0]
		return;
    41e0:	4770      	bx	lr
			(type == GRID_REPORT_TYPE_BROADCAST)?message_broadcast_available++:1;	
    41e2:	f10e 0e01 	add.w	lr, lr, #1
    41e6:	fa5f fe8e 	uxtb.w	lr, lr
			(type == GRID_REPORT_TYPE_DIRECT_EAST)?message_direct_available++:1;
    41ea:	2a05      	cmp	r2, #5
    41ec:	d120      	bne.n	4230 <grid_port_process_ui+0x80>
    41ee:	3401      	adds	r4, #1
    41f0:	b2e4      	uxtb	r4, r4
			(type == GRID_REPORT_TYPE_LOCAL)?message_local_available++:1;
    41f2:	2a01      	cmp	r2, #1
    41f4:	bf04      	itt	eq
    41f6:	3601      	addeq	r6, #1
    41f8:	b2f6      	uxtbeq	r6, r6
	for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    41fa:	3301      	adds	r3, #1
    41fc:	b2db      	uxtb	r3, r3
    41fe:	783a      	ldrb	r2, [r7, #0]
    4200:	b2d2      	uxtb	r2, r2
    4202:	429a      	cmp	r2, r3
    4204:	d919      	bls.n	423a <grid_port_process_ui+0x8a>
	return mod->report_array[index].changed;
    4206:	011a      	lsls	r2, r3, #4
    4208:	188d      	adds	r5, r1, r2
		if (grid_report_sys_get_changed_flag(mod, i)){
    420a:	5c8a      	ldrb	r2, [r1, r2]
    420c:	2a00      	cmp	r2, #0
    420e:	d0f4      	beq.n	41fa <grid_port_process_ui+0x4a>
	return mod->report_array[index].type;
    4210:	786a      	ldrb	r2, [r5, #1]
			(type == GRID_REPORT_TYPE_BROADCAST)?message_broadcast_available++:1;	
    4212:	2a02      	cmp	r2, #2
    4214:	d0e5      	beq.n	41e2 <grid_port_process_ui+0x32>
			(type == GRID_REPORT_TYPE_DIRECT_ALL)?message_direct_available++:1;
    4216:	2a03      	cmp	r2, #3
    4218:	d008      	beq.n	422c <grid_port_process_ui+0x7c>
			(type == GRID_REPORT_TYPE_DIRECT_NORTH)?message_direct_available++:1;
    421a:	2a04      	cmp	r2, #4
    421c:	d1e5      	bne.n	41ea <grid_port_process_ui+0x3a>
    421e:	3401      	adds	r4, #1
    4220:	b2e4      	uxtb	r4, r4
			(type == GRID_REPORT_TYPE_DIRECT_WEST)?message_direct_available++:1;
    4222:	2a07      	cmp	r2, #7
    4224:	d1e5      	bne.n	41f2 <grid_port_process_ui+0x42>
    4226:	3401      	adds	r4, #1
    4228:	b2e4      	uxtb	r4, r4
    422a:	e7e6      	b.n	41fa <grid_port_process_ui+0x4a>
			(type == GRID_REPORT_TYPE_DIRECT_ALL)?message_direct_available++:1;
    422c:	3401      	adds	r4, #1
    422e:	b2e4      	uxtb	r4, r4
			(type == GRID_REPORT_TYPE_DIRECT_SOUTH)?message_direct_available++:1;
    4230:	2a06      	cmp	r2, #6
    4232:	d1f6      	bne.n	4222 <grid_port_process_ui+0x72>
    4234:	3401      	adds	r4, #1
    4236:	b2e4      	uxtb	r4, r4
    4238:	e7df      	b.n	41fa <grid_port_process_ui+0x4a>
    423a:	9006      	str	r0, [sp, #24]
	if (message_direct_available){
    423c:	2c00      	cmp	r4, #0
    423e:	d069      	beq.n	4314 <grid_port_process_ui+0x164>
		for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    4240:	4b63      	ldr	r3, [pc, #396]	; (43d0 <grid_port_process_ui+0x220>)
    4242:	781b      	ldrb	r3, [r3, #0]
    4244:	2b00      	cmp	r3, #0
    4246:	d06b      	beq.n	4320 <grid_port_process_ui+0x170>
    4248:	2600      	movs	r6, #0
	return mod->report_array[index].changed;
    424a:	f8df 8184 	ldr.w	r8, [pc, #388]	; 43d0 <grid_port_process_ui+0x220>
				uint8_t message[256] = {0};
    424e:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 43f4 <grid_port_process_ui+0x244>
				CRITICAL_SECTION_ENTER()			
    4252:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 4408 <grid_port_process_ui+0x258>
    4256:	e00e      	b.n	4276 <grid_port_process_ui+0xc6>
					target_buffer = &GRID_PORT_U.rx_buffer;
    4258:	f8df b1a8 	ldr.w	fp, [pc, #424]	; 4404 <grid_port_process_ui+0x254>
				if (grid_buffer_write_init(target_buffer, length)){
    425c:	b2a9      	uxth	r1, r5
    425e:	4658      	mov	r0, fp
    4260:	4b5c      	ldr	r3, [pc, #368]	; (43d4 <grid_port_process_ui+0x224>)
    4262:	4798      	blx	r3
    4264:	2800      	cmp	r0, #0
    4266:	d13f      	bne.n	42e8 <grid_port_process_ui+0x138>
		for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    4268:	3601      	adds	r6, #1
    426a:	b2f6      	uxtb	r6, r6
    426c:	f898 3000 	ldrb.w	r3, [r8]
    4270:	b2db      	uxtb	r3, r3
    4272:	42b3      	cmp	r3, r6
    4274:	d954      	bls.n	4320 <grid_port_process_ui+0x170>
	return mod->report_array[index].changed;
    4276:	0134      	lsls	r4, r6, #4
    4278:	f8d8 3004 	ldr.w	r3, [r8, #4]
    427c:	191a      	adds	r2, r3, r4
			if (changed && (type == GRID_REPORT_TYPE_DIRECT_ALL || type == GRID_REPORT_TYPE_DIRECT_NORTH || type == GRID_REPORT_TYPE_DIRECT_EAST || type == GRID_REPORT_TYPE_DIRECT_SOUTH || type == GRID_REPORT_TYPE_DIRECT_WEST)){
    427e:	5d1b      	ldrb	r3, [r3, r4]
    4280:	2b00      	cmp	r3, #0
    4282:	d0f1      	beq.n	4268 <grid_port_process_ui+0xb8>
    4284:	7853      	ldrb	r3, [r2, #1]
    4286:	3b03      	subs	r3, #3
    4288:	b2db      	uxtb	r3, r3
    428a:	2b04      	cmp	r3, #4
    428c:	d8ec      	bhi.n	4268 <grid_port_process_ui+0xb8>
				uint8_t message[256] = {0};
    428e:	f44f 7280 	mov.w	r2, #256	; 0x100
    4292:	2100      	movs	r1, #0
    4294:	a80c      	add	r0, sp, #48	; 0x30
    4296:	47d0      	blx	sl
				CRITICAL_SECTION_ENTER()			
    4298:	a80a      	add	r0, sp, #40	; 0x28
    429a:	47c8      	blx	r9
				grid_report_render(mod, i, &message[length]);
    429c:	aa0c      	add	r2, sp, #48	; 0x30
    429e:	4631      	mov	r1, r6
    42a0:	4640      	mov	r0, r8
    42a2:	4b4d      	ldr	r3, [pc, #308]	; (43d8 <grid_port_process_ui+0x228>)
    42a4:	4798      	blx	r3
				length += strlen(&message[length]);
    42a6:	a80c      	add	r0, sp, #48	; 0x30
    42a8:	4b4c      	ldr	r3, [pc, #304]	; (43dc <grid_port_process_ui+0x22c>)
    42aa:	4798      	blx	r3
    42ac:	4605      	mov	r5, r0
				CRITICAL_SECTION_LEAVE()			
    42ae:	a80a      	add	r0, sp, #40	; 0x28
    42b0:	4b4b      	ldr	r3, [pc, #300]	; (43e0 <grid_port_process_ui+0x230>)
    42b2:	4798      	blx	r3
	return mod->report_array[index].type;
    42b4:	f8d8 3004 	ldr.w	r3, [r8, #4]
    42b8:	441c      	add	r4, r3
    42ba:	7863      	ldrb	r3, [r4, #1]
				if (type == GRID_REPORT_TYPE_DIRECT_ALL){
    42bc:	2b03      	cmp	r3, #3
    42be:	d0cb      	beq.n	4258 <grid_port_process_ui+0xa8>
				else if (type == GRID_REPORT_TYPE_DIRECT_NORTH){
    42c0:	2b04      	cmp	r3, #4
    42c2:	d008      	beq.n	42d6 <grid_port_process_ui+0x126>
				else if (type == GRID_REPORT_TYPE_DIRECT_EAST){
    42c4:	2b05      	cmp	r3, #5
    42c6:	d009      	beq.n	42dc <grid_port_process_ui+0x12c>
				else if (type == GRID_REPORT_TYPE_DIRECT_SOUTH){
    42c8:	2b06      	cmp	r3, #6
    42ca:	d00a      	beq.n	42e2 <grid_port_process_ui+0x132>
					target_buffer = &GRID_PORT_W.tx_buffer;
    42cc:	4a45      	ldr	r2, [pc, #276]	; (43e4 <grid_port_process_ui+0x234>)
    42ce:	2b07      	cmp	r3, #7
    42d0:	bf08      	it	eq
    42d2:	4693      	moveq	fp, r2
    42d4:	e7c2      	b.n	425c <grid_port_process_ui+0xac>
					target_buffer = &GRID_PORT_N.tx_buffer;
    42d6:	f8df b134 	ldr.w	fp, [pc, #308]	; 440c <grid_port_process_ui+0x25c>
    42da:	e7bf      	b.n	425c <grid_port_process_ui+0xac>
					target_buffer = &GRID_PORT_E.tx_buffer;
    42dc:	f8df b130 	ldr.w	fp, [pc, #304]	; 4410 <grid_port_process_ui+0x260>
    42e0:	e7bc      	b.n	425c <grid_port_process_ui+0xac>
					target_buffer = &GRID_PORT_S.tx_buffer;
    42e2:	f8df b130 	ldr.w	fp, [pc, #304]	; 4414 <grid_port_process_ui+0x264>
    42e6:	e7b9      	b.n	425c <grid_port_process_ui+0xac>
					grid_report_sys_clear_changed_flag(mod, i);
    42e8:	4631      	mov	r1, r6
    42ea:	4640      	mov	r0, r8
    42ec:	4b3e      	ldr	r3, [pc, #248]	; (43e8 <grid_port_process_ui+0x238>)
    42ee:	4798      	blx	r3
					for(uint32_t i = 0; i<length; i++){
    42f0:	b165      	cbz	r5, 430c <grid_port_process_ui+0x15c>
    42f2:	f10d 042f 	add.w	r4, sp, #47	; 0x2f
    42f6:	ab4c      	add	r3, sp, #304	; 0x130
    42f8:	441d      	add	r5, r3
    42fa:	f2a5 1501 	subw	r5, r5, #257	; 0x101
						grid_buffer_write_character(target_buffer, message[i]);
    42fe:	4f3b      	ldr	r7, [pc, #236]	; (43ec <grid_port_process_ui+0x23c>)
    4300:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    4304:	4658      	mov	r0, fp
    4306:	47b8      	blx	r7
					for(uint32_t i = 0; i<length; i++){
    4308:	42ac      	cmp	r4, r5
    430a:	d1f9      	bne.n	4300 <grid_port_process_ui+0x150>
					grid_buffer_write_acknowledge(target_buffer);
    430c:	4658      	mov	r0, fp
    430e:	4b38      	ldr	r3, [pc, #224]	; (43f0 <grid_port_process_ui+0x240>)
    4310:	4798      	blx	r3
    4312:	e7a9      	b.n	4268 <grid_port_process_ui+0xb8>
	if (message_broadcast_available){
    4314:	f1be 0f00 	cmp.w	lr, #0
    4318:	d105      	bne.n	4326 <grid_port_process_ui+0x176>
	if (message_local_available){
    431a:	2e00      	cmp	r6, #0
    431c:	f040 80d1 	bne.w	44c2 <grid_port_process_ui+0x312>
}
    4320:	b04d      	add	sp, #308	; 0x134
    4322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint8_t message[256] = {0};
    4326:	f44f 7280 	mov.w	r2, #256	; 0x100
    432a:	2100      	movs	r1, #0
    432c:	a80c      	add	r0, sp, #48	; 0x30
    432e:	4b31      	ldr	r3, [pc, #196]	; (43f4 <grid_port_process_ui+0x244>)
    4330:	4798      	blx	r3
		uint8_t id = grid_sys_state.next_broadcast_message_id;
    4332:	4b31      	ldr	r3, [pc, #196]	; (43f8 <grid_port_process_ui+0x248>)
    4334:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
		uint8_t age = grid_sys_state.age;
    4338:	781b      	ldrb	r3, [r3, #0]
		sprintf(&message[length],
    433a:	2117      	movs	r1, #23
    433c:	9105      	str	r1, [sp, #20]
    433e:	9304      	str	r3, [sp, #16]
    4340:	237f      	movs	r3, #127	; 0x7f
    4342:	9303      	str	r3, [sp, #12]
    4344:	9302      	str	r3, [sp, #8]
    4346:	9201      	str	r2, [sp, #4]
    4348:	2300      	movs	r3, #0
    434a:	9300      	str	r3, [sp, #0]
    434c:	230f      	movs	r3, #15
    434e:	2201      	movs	r2, #1
    4350:	492a      	ldr	r1, [pc, #168]	; (43fc <grid_port_process_ui+0x24c>)
    4352:	a80c      	add	r0, sp, #48	; 0x30
    4354:	4d2a      	ldr	r5, [pc, #168]	; (4400 <grid_port_process_ui+0x250>)
    4356:	47a8      	blx	r5
		length += strlen(&message[length]);
    4358:	a80c      	add	r0, sp, #48	; 0x30
    435a:	4b20      	ldr	r3, [pc, #128]	; (43dc <grid_port_process_ui+0x22c>)
    435c:	4798      	blx	r3
		for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    435e:	4b1c      	ldr	r3, [pc, #112]	; (43d0 <grid_port_process_ui+0x220>)
    4360:	781b      	ldrb	r3, [r3, #0]
    4362:	2b00      	cmp	r3, #0
    4364:	d0d9      	beq.n	431a <grid_port_process_ui+0x16a>
    4366:	4625      	mov	r5, r4
    4368:	4627      	mov	r7, r4
    436a:	4680      	mov	r8, r0
			CRITICAL_SECTION_ENTER()
    436c:	f8df b098 	ldr.w	fp, [pc, #152]	; 4408 <grid_port_process_ui+0x258>
	return mod->report_array[index].changed;
    4370:	f8df 905c 	ldr.w	r9, [pc, #92]	; 43d0 <grid_port_process_ui+0x220>
			CRITICAL_SECTION_LEAVE()
    4374:	f8df a068 	ldr.w	sl, [pc, #104]	; 43e0 <grid_port_process_ui+0x230>
    4378:	e008      	b.n	438c <grid_port_process_ui+0x1dc>
    437a:	a808      	add	r0, sp, #32
    437c:	47d0      	blx	sl
		for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    437e:	3501      	adds	r5, #1
    4380:	b2ed      	uxtb	r5, r5
    4382:	f899 3000 	ldrb.w	r3, [r9]
    4386:	b2db      	uxtb	r3, r3
    4388:	42ab      	cmp	r3, r5
    438a:	d945      	bls.n	4418 <grid_port_process_ui+0x268>
			if (length>200){
    438c:	f1b8 0fc8 	cmp.w	r8, #200	; 0xc8
    4390:	d8f5      	bhi.n	437e <grid_port_process_ui+0x1ce>
			CRITICAL_SECTION_ENTER()
    4392:	a808      	add	r0, sp, #32
    4394:	47d8      	blx	fp
	return mod->report_array[index].changed;
    4396:	012b      	lsls	r3, r5, #4
    4398:	f8d9 2004 	ldr.w	r2, [r9, #4]
    439c:	18d1      	adds	r1, r2, r3
			if (grid_report_sys_get_changed_flag(mod, i) && grid_report_get_type(mod, i) == GRID_REPORT_TYPE_BROADCAST){
    439e:	5cd3      	ldrb	r3, [r2, r3]
    43a0:	2b00      	cmp	r3, #0
    43a2:	d0ea      	beq.n	437a <grid_port_process_ui+0x1ca>
    43a4:	784b      	ldrb	r3, [r1, #1]
    43a6:	2b02      	cmp	r3, #2
    43a8:	d1e7      	bne.n	437a <grid_port_process_ui+0x1ca>
				packetvalid++;
    43aa:	3701      	adds	r7, #1
    43ac:	b2ff      	uxtb	r7, r7
				grid_report_render(mod, i, &message[length]);
    43ae:	ab0c      	add	r3, sp, #48	; 0x30
    43b0:	4443      	add	r3, r8
    43b2:	9307      	str	r3, [sp, #28]
    43b4:	461a      	mov	r2, r3
    43b6:	4629      	mov	r1, r5
    43b8:	4648      	mov	r0, r9
    43ba:	4b07      	ldr	r3, [pc, #28]	; (43d8 <grid_port_process_ui+0x228>)
    43bc:	4798      	blx	r3
				grid_report_sys_clear_changed_flag(mod, i);
    43be:	4629      	mov	r1, r5
    43c0:	4648      	mov	r0, r9
    43c2:	4b09      	ldr	r3, [pc, #36]	; (43e8 <grid_port_process_ui+0x238>)
    43c4:	4798      	blx	r3
				length += strlen(&message[length]);
    43c6:	9807      	ldr	r0, [sp, #28]
    43c8:	4b04      	ldr	r3, [pc, #16]	; (43dc <grid_port_process_ui+0x22c>)
    43ca:	4798      	blx	r3
    43cc:	4480      	add	r8, r0
    43ce:	e7d4      	b.n	437a <grid_port_process_ui+0x1ca>
    43d0:	20003300 	.word	0x20003300
    43d4:	00001375 	.word	0x00001375
    43d8:	00004165 	.word	0x00004165
    43dc:	0000c7fd 	.word	0x0000c7fd
    43e0:	000049ff 	.word	0x000049ff
    43e4:	20004790 	.word	0x20004790
    43e8:	000041a7 	.word	0x000041a7
    43ec:	000013a5 	.word	0x000013a5
    43f0:	000013c1 	.word	0x000013c1
    43f4:	0000c3c7 	.word	0x0000c3c7
    43f8:	20003310 	.word	0x20003310
    43fc:	0000dad0 	.word	0x0000dad0
    4400:	0000c7b5 	.word	0x0000c7b5
    4404:	200032e0 	.word	0x200032e0
    4408:	000049f1 	.word	0x000049f1
    440c:	2000227c 	.word	0x2000227c
    4410:	200077c0 	.word	0x200077c0
    4414:	200057ac 	.word	0x200057ac
		if (packetvalid){
    4418:	2f00      	cmp	r7, #0
    441a:	f43f af7e 	beq.w	431a <grid_port_process_ui+0x16a>
			por->cooldown += (10+por->cooldown);
    441e:	9a06      	ldr	r2, [sp, #24]
    4420:	6813      	ldr	r3, [r2, #0]
    4422:	005b      	lsls	r3, r3, #1
    4424:	330a      	adds	r3, #10
    4426:	6013      	str	r3, [r2, #0]
			grid_sys_state.next_broadcast_message_id++;
    4428:	4a77      	ldr	r2, [pc, #476]	; (4608 <grid_port_process_ui+0x458>)
    442a:	f892 309d 	ldrb.w	r3, [r2, #157]	; 0x9d
    442e:	3301      	adds	r3, #1
    4430:	b2db      	uxtb	r3, r3
    4432:	f882 309d 	strb.w	r3, [r2, #157]	; 0x9d
			sprintf(&message[length], "%c", GRID_MSG_END_OF_TRANSMISSION); // CALCULATE AND ADD CRC HERE
    4436:	ad0c      	add	r5, sp, #48	; 0x30
    4438:	eb05 0908 	add.w	r9, r5, r8
    443c:	2204      	movs	r2, #4
    443e:	4973      	ldr	r1, [pc, #460]	; (460c <grid_port_process_ui+0x45c>)
    4440:	4648      	mov	r0, r9
    4442:	f8df a1f8 	ldr.w	sl, [pc, #504]	; 463c <grid_port_process_ui+0x48c>
    4446:	47d0      	blx	sl
			length += strlen(&message[length]);
    4448:	4648      	mov	r0, r9
    444a:	4f71      	ldr	r7, [pc, #452]	; (4610 <grid_port_process_ui+0x460>)
    444c:	47b8      	blx	r7
    444e:	4480      	add	r8, r0
			sprintf(length_string, "%02x", length);
    4450:	4642      	mov	r2, r8
    4452:	4970      	ldr	r1, [pc, #448]	; (4614 <grid_port_process_ui+0x464>)
    4454:	a80a      	add	r0, sp, #40	; 0x28
    4456:	47d0      	blx	sl
			message[2] = length_string[0];
    4458:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    445c:	70ab      	strb	r3, [r5, #2]
			message[3] = length_string[1];
    445e:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
    4462:	70eb      	strb	r3, [r5, #3]
			sprintf(&message[length], "00\n");
    4464:	4b6c      	ldr	r3, [pc, #432]	; (4618 <grid_port_process_ui+0x468>)
    4466:	6818      	ldr	r0, [r3, #0]
    4468:	f845 0008 	str.w	r0, [r5, r8]
			length += strlen(&message[length]);
    446c:	eb05 0008 	add.w	r0, r5, r8
    4470:	47b8      	blx	r7
    4472:	4480      	add	r8, r0
			uint8_t checksum = grid_msg_checksum_calculate(message, length);
    4474:	4641      	mov	r1, r8
    4476:	4628      	mov	r0, r5
    4478:	4b68      	ldr	r3, [pc, #416]	; (461c <grid_port_process_ui+0x46c>)
    447a:	4798      	blx	r3
			grid_msg_checksum_write(message, length, checksum);
    447c:	4602      	mov	r2, r0
    447e:	4641      	mov	r1, r8
    4480:	4628      	mov	r0, r5
    4482:	4b67      	ldr	r3, [pc, #412]	; (4620 <grid_port_process_ui+0x470>)
    4484:	4798      	blx	r3
			if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    4486:	fa1f f188 	uxth.w	r1, r8
    448a:	4866      	ldr	r0, [pc, #408]	; (4624 <grid_port_process_ui+0x474>)
    448c:	4b66      	ldr	r3, [pc, #408]	; (4628 <grid_port_process_ui+0x478>)
    448e:	4798      	blx	r3
    4490:	2800      	cmp	r0, #0
    4492:	f43f af42 	beq.w	431a <grid_port_process_ui+0x16a>
				for(uint32_t i = 0; i<length; i++){
    4496:	f1b8 0f00 	cmp.w	r8, #0
    449a:	d00e      	beq.n	44ba <grid_port_process_ui+0x30a>
    449c:	f10d 052f 	add.w	r5, sp, #47	; 0x2f
    44a0:	ab4c      	add	r3, sp, #304	; 0x130
    44a2:	4498      	add	r8, r3
    44a4:	f2a8 1801 	subw	r8, r8, #257	; 0x101
					grid_buffer_write_character(&GRID_PORT_U.rx_buffer, message[i]);
    44a8:	f8df a178 	ldr.w	sl, [pc, #376]	; 4624 <grid_port_process_ui+0x474>
    44ac:	4f5f      	ldr	r7, [pc, #380]	; (462c <grid_port_process_ui+0x47c>)
    44ae:	f815 1f01 	ldrb.w	r1, [r5, #1]!
    44b2:	4650      	mov	r0, sl
    44b4:	47b8      	blx	r7
				for(uint32_t i = 0; i<length; i++){
    44b6:	4545      	cmp	r5, r8
    44b8:	d1f9      	bne.n	44ae <grid_port_process_ui+0x2fe>
				grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    44ba:	485a      	ldr	r0, [pc, #360]	; (4624 <grid_port_process_ui+0x474>)
    44bc:	4b5c      	ldr	r3, [pc, #368]	; (4630 <grid_port_process_ui+0x480>)
    44be:	4798      	blx	r3
    44c0:	e72b      	b.n	431a <grid_port_process_ui+0x16a>
		uint8_t message[256] = {0};
    44c2:	f44f 7280 	mov.w	r2, #256	; 0x100
    44c6:	2100      	movs	r1, #0
    44c8:	a80c      	add	r0, sp, #48	; 0x30
    44ca:	4b5a      	ldr	r3, [pc, #360]	; (4634 <grid_port_process_ui+0x484>)
    44cc:	4798      	blx	r3
		uint8_t id = grid_sys_state.next_broadcast_message_id;
    44ce:	4b4e      	ldr	r3, [pc, #312]	; (4608 <grid_port_process_ui+0x458>)
    44d0:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
		uint8_t age = grid_sys_state.age;
    44d4:	781b      	ldrb	r3, [r3, #0]
		sprintf(&message[length],
    44d6:	2117      	movs	r1, #23
    44d8:	9105      	str	r1, [sp, #20]
    44da:	9304      	str	r3, [sp, #16]
    44dc:	237f      	movs	r3, #127	; 0x7f
    44de:	9303      	str	r3, [sp, #12]
    44e0:	9302      	str	r3, [sp, #8]
    44e2:	9201      	str	r2, [sp, #4]
    44e4:	2300      	movs	r3, #0
    44e6:	9300      	str	r3, [sp, #0]
    44e8:	230f      	movs	r3, #15
    44ea:	2201      	movs	r2, #1
    44ec:	4952      	ldr	r1, [pc, #328]	; (4638 <grid_port_process_ui+0x488>)
    44ee:	a80c      	add	r0, sp, #48	; 0x30
    44f0:	4d52      	ldr	r5, [pc, #328]	; (463c <grid_port_process_ui+0x48c>)
    44f2:	47a8      	blx	r5
		length += strlen(&message[length]);
    44f4:	a80c      	add	r0, sp, #48	; 0x30
    44f6:	4b46      	ldr	r3, [pc, #280]	; (4610 <grid_port_process_ui+0x460>)
    44f8:	4798      	blx	r3
		for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    44fa:	4b51      	ldr	r3, [pc, #324]	; (4640 <grid_port_process_ui+0x490>)
    44fc:	781b      	ldrb	r3, [r3, #0]
    44fe:	2b00      	cmp	r3, #0
    4500:	f43f af0e 	beq.w	4320 <grid_port_process_ui+0x170>
    4504:	4625      	mov	r5, r4
    4506:	4606      	mov	r6, r0
			CRITICAL_SECTION_ENTER()
    4508:	f8df a144 	ldr.w	sl, [pc, #324]	; 4650 <grid_port_process_ui+0x4a0>
	return mod->report_array[index].changed;
    450c:	f8df 8130 	ldr.w	r8, [pc, #304]	; 4640 <grid_port_process_ui+0x490>
			CRITICAL_SECTION_LEAVE()
    4510:	f8df 9140 	ldr.w	r9, [pc, #320]	; 4654 <grid_port_process_ui+0x4a4>
    4514:	e008      	b.n	4528 <grid_port_process_ui+0x378>
    4516:	a809      	add	r0, sp, #36	; 0x24
    4518:	47c8      	blx	r9
		for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    451a:	3501      	adds	r5, #1
    451c:	b2ed      	uxtb	r5, r5
    451e:	f898 3000 	ldrb.w	r3, [r8]
    4522:	b2db      	uxtb	r3, r3
    4524:	42ab      	cmp	r3, r5
    4526:	d91f      	bls.n	4568 <grid_port_process_ui+0x3b8>
			if (length>200){
    4528:	2ec8      	cmp	r6, #200	; 0xc8
    452a:	d8f6      	bhi.n	451a <grid_port_process_ui+0x36a>
			CRITICAL_SECTION_ENTER()
    452c:	a809      	add	r0, sp, #36	; 0x24
    452e:	47d0      	blx	sl
	return mod->report_array[index].changed;
    4530:	012b      	lsls	r3, r5, #4
    4532:	f8d8 2004 	ldr.w	r2, [r8, #4]
    4536:	18d1      	adds	r1, r2, r3
			if (grid_report_sys_get_changed_flag(mod, i) && grid_report_get_type(mod, i) == GRID_REPORT_TYPE_LOCAL){
    4538:	5cd3      	ldrb	r3, [r2, r3]
    453a:	2b00      	cmp	r3, #0
    453c:	d0eb      	beq.n	4516 <grid_port_process_ui+0x366>
    453e:	784b      	ldrb	r3, [r1, #1]
    4540:	2b01      	cmp	r3, #1
    4542:	d1e8      	bne.n	4516 <grid_port_process_ui+0x366>
				packetvalid++;
    4544:	3401      	adds	r4, #1
    4546:	b2e4      	uxtb	r4, r4
				grid_report_render(mod, i, &message[length]);
    4548:	ab0c      	add	r3, sp, #48	; 0x30
    454a:	199f      	adds	r7, r3, r6
    454c:	463a      	mov	r2, r7
    454e:	4629      	mov	r1, r5
    4550:	4640      	mov	r0, r8
    4552:	4b3c      	ldr	r3, [pc, #240]	; (4644 <grid_port_process_ui+0x494>)
    4554:	4798      	blx	r3
				grid_report_sys_clear_changed_flag(mod, i);
    4556:	4629      	mov	r1, r5
    4558:	4640      	mov	r0, r8
    455a:	4b3b      	ldr	r3, [pc, #236]	; (4648 <grid_port_process_ui+0x498>)
    455c:	4798      	blx	r3
				length += strlen(&message[length]);
    455e:	4638      	mov	r0, r7
    4560:	4b2b      	ldr	r3, [pc, #172]	; (4610 <grid_port_process_ui+0x460>)
    4562:	4798      	blx	r3
    4564:	4406      	add	r6, r0
    4566:	e7d6      	b.n	4516 <grid_port_process_ui+0x366>
		if (packetvalid){
    4568:	2c00      	cmp	r4, #0
    456a:	f43f aed9 	beq.w	4320 <grid_port_process_ui+0x170>
			por->cooldown += (10+por->cooldown);
    456e:	9a06      	ldr	r2, [sp, #24]
    4570:	6813      	ldr	r3, [r2, #0]
    4572:	005b      	lsls	r3, r3, #1
    4574:	330a      	adds	r3, #10
    4576:	6013      	str	r3, [r2, #0]
			grid_sys_state.next_broadcast_message_id++;
    4578:	4a23      	ldr	r2, [pc, #140]	; (4608 <grid_port_process_ui+0x458>)
    457a:	f892 309d 	ldrb.w	r3, [r2, #157]	; 0x9d
    457e:	3301      	adds	r3, #1
    4580:	b2db      	uxtb	r3, r3
    4582:	f882 309d 	strb.w	r3, [r2, #157]	; 0x9d
			sprintf(&message[length], "%c", GRID_MSG_END_OF_TRANSMISSION); // CALCULATE AND ADD CRC HERE
    4586:	ac0c      	add	r4, sp, #48	; 0x30
    4588:	19a5      	adds	r5, r4, r6
    458a:	2204      	movs	r2, #4
    458c:	491f      	ldr	r1, [pc, #124]	; (460c <grid_port_process_ui+0x45c>)
    458e:	4628      	mov	r0, r5
    4590:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 463c <grid_port_process_ui+0x48c>
    4594:	47c0      	blx	r8
			length += strlen(&message[length]);
    4596:	4628      	mov	r0, r5
    4598:	4f1d      	ldr	r7, [pc, #116]	; (4610 <grid_port_process_ui+0x460>)
    459a:	47b8      	blx	r7
    459c:	1835      	adds	r5, r6, r0
			sprintf(length_string, "%02x", length);
    459e:	462a      	mov	r2, r5
    45a0:	491c      	ldr	r1, [pc, #112]	; (4614 <grid_port_process_ui+0x464>)
    45a2:	a80a      	add	r0, sp, #40	; 0x28
    45a4:	47c0      	blx	r8
			message[2] = length_string[0];
    45a6:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    45aa:	70a3      	strb	r3, [r4, #2]
			message[3] = length_string[1];
    45ac:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
    45b0:	70e3      	strb	r3, [r4, #3]
			sprintf(&message[length], "00\n");
    45b2:	4b19      	ldr	r3, [pc, #100]	; (4618 <grid_port_process_ui+0x468>)
    45b4:	6818      	ldr	r0, [r3, #0]
    45b6:	5160      	str	r0, [r4, r5]
			length += strlen(&message[length]);
    45b8:	1960      	adds	r0, r4, r5
    45ba:	47b8      	blx	r7
    45bc:	4405      	add	r5, r0
			uint8_t checksum = grid_msg_checksum_calculate(message, length);
    45be:	4629      	mov	r1, r5
    45c0:	4620      	mov	r0, r4
    45c2:	4b16      	ldr	r3, [pc, #88]	; (461c <grid_port_process_ui+0x46c>)
    45c4:	4798      	blx	r3
			grid_msg_checksum_write(message, length, checksum);
    45c6:	4602      	mov	r2, r0
    45c8:	4629      	mov	r1, r5
    45ca:	4620      	mov	r0, r4
    45cc:	4b14      	ldr	r3, [pc, #80]	; (4620 <grid_port_process_ui+0x470>)
    45ce:	4798      	blx	r3
			if (grid_buffer_write_init(&GRID_PORT_U.tx_buffer, length)){
    45d0:	b2a9      	uxth	r1, r5
    45d2:	481e      	ldr	r0, [pc, #120]	; (464c <grid_port_process_ui+0x49c>)
    45d4:	4b14      	ldr	r3, [pc, #80]	; (4628 <grid_port_process_ui+0x478>)
    45d6:	4798      	blx	r3
    45d8:	2800      	cmp	r0, #0
    45da:	f43f aea1 	beq.w	4320 <grid_port_process_ui+0x170>
				for(uint32_t i = 0; i<length; i++){
    45de:	b16d      	cbz	r5, 45fc <grid_port_process_ui+0x44c>
    45e0:	f10d 042f 	add.w	r4, sp, #47	; 0x2f
    45e4:	ab4c      	add	r3, sp, #304	; 0x130
    45e6:	441d      	add	r5, r3
    45e8:	f2a5 1501 	subw	r5, r5, #257	; 0x101
					grid_buffer_write_character(&GRID_PORT_U.tx_buffer, message[i]);
    45ec:	4f17      	ldr	r7, [pc, #92]	; (464c <grid_port_process_ui+0x49c>)
    45ee:	4e0f      	ldr	r6, [pc, #60]	; (462c <grid_port_process_ui+0x47c>)
    45f0:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    45f4:	4638      	mov	r0, r7
    45f6:	47b0      	blx	r6
				for(uint32_t i = 0; i<length; i++){
    45f8:	42ac      	cmp	r4, r5
    45fa:	d1f9      	bne.n	45f0 <grid_port_process_ui+0x440>
				grid_buffer_write_acknowledge(&GRID_PORT_U.tx_buffer);
    45fc:	4813      	ldr	r0, [pc, #76]	; (464c <grid_port_process_ui+0x49c>)
    45fe:	4b0c      	ldr	r3, [pc, #48]	; (4630 <grid_port_process_ui+0x480>)
    4600:	4798      	blx	r3
    4602:	e68d      	b.n	4320 <grid_port_process_ui+0x170>
    4604:	4770      	bx	lr
    4606:	bf00      	nop
    4608:	20003310 	.word	0x20003310
    460c:	0000dae8 	.word	0x0000dae8
    4610:	0000c7fd 	.word	0x0000c7fd
    4614:	0000daec 	.word	0x0000daec
    4618:	0000daf4 	.word	0x0000daf4
    461c:	00003d19 	.word	0x00003d19
    4620:	00003d55 	.word	0x00003d55
    4624:	200032e0 	.word	0x200032e0
    4628:	00001375 	.word	0x00001375
    462c:	000013a5 	.word	0x000013a5
    4630:	000013c1 	.word	0x000013c1
    4634:	0000c3c7 	.word	0x0000c3c7
    4638:	0000dad0 	.word	0x0000dad0
    463c:	0000c7b5 	.word	0x0000c7b5
    4640:	20003300 	.word	0x20003300
    4644:	00004165 	.word	0x00004165
    4648:	000041a7 	.word	0x000041a7
    464c:	200032c8 	.word	0x200032c8
    4650:	000049f1 	.word	0x000049f1
    4654:	000049ff 	.word	0x000049ff

00004658 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
    4658:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    465a:	6983      	ldr	r3, [r0, #24]
    465c:	b103      	cbz	r3, 4660 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
    465e:	4798      	blx	r3
    4660:	bd08      	pop	{r3, pc}

00004662 <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
    4662:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    4664:	69c3      	ldr	r3, [r0, #28]
    4666:	b103      	cbz	r3, 466a <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
    4668:	4798      	blx	r3
    466a:	bd08      	pop	{r3, pc}

0000466c <adc_async_channel_conversion_done>:
{
    466c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4670:	4606      	mov	r6, r0
    4672:	460f      	mov	r7, r1
    4674:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
    4676:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    4678:	5c5c      	ldrb	r4, [r3, r1]
    467a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    467e:	00e4      	lsls	r4, r4, #3
    4680:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    4684:	eb08 0504 	add.w	r5, r8, r4
	ringbuffer_put(&descr_ch->convert, data);
    4688:	f105 0a04 	add.w	sl, r5, #4
    468c:	b2d1      	uxtb	r1, r2
    468e:	4650      	mov	r0, sl
    4690:	4b0c      	ldr	r3, [pc, #48]	; (46c4 <adc_async_channel_conversion_done+0x58>)
    4692:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
    4694:	4630      	mov	r0, r6
    4696:	4b0c      	ldr	r3, [pc, #48]	; (46c8 <adc_async_channel_conversion_done+0x5c>)
    4698:	4798      	blx	r3
    469a:	2801      	cmp	r0, #1
    469c:	d907      	bls.n	46ae <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    469e:	ea4f 2119 	mov.w	r1, r9, lsr #8
    46a2:	4650      	mov	r0, sl
    46a4:	4b07      	ldr	r3, [pc, #28]	; (46c4 <adc_async_channel_conversion_done+0x58>)
    46a6:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
    46a8:	8aab      	ldrh	r3, [r5, #20]
    46aa:	3301      	adds	r3, #1
    46ac:	82ab      	strh	r3, [r5, #20]
	++descr_ch->bytes_in_buffer;
    46ae:	8aab      	ldrh	r3, [r5, #20]
    46b0:	3301      	adds	r3, #1
    46b2:	82ab      	strh	r3, [r5, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    46b4:	f858 3004 	ldr.w	r3, [r8, r4]
    46b8:	b113      	cbz	r3, 46c0 <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    46ba:	4639      	mov	r1, r7
    46bc:	4630      	mov	r0, r6
    46be:	4798      	blx	r3
    46c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    46c4:	00005f21 	.word	0x00005f21
    46c8:	000062bf 	.word	0x000062bf

000046cc <adc_async_init>:
{
    46cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    46d0:	4689      	mov	r9, r1
    46d2:	4616      	mov	r6, r2
    46d4:	461c      	mov	r4, r3
    46d6:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
    46da:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    46dc:	4607      	mov	r7, r0
    46de:	b140      	cbz	r0, 46f2 <adc_async_init+0x26>
    46e0:	b149      	cbz	r1, 46f6 <adc_async_init+0x2a>
    46e2:	b152      	cbz	r2, 46fa <adc_async_init+0x2e>
    46e4:	f1b8 0f00 	cmp.w	r8, #0
    46e8:	d009      	beq.n	46fe <adc_async_init+0x32>
    46ea:	1c28      	adds	r0, r5, #0
    46ec:	bf18      	it	ne
    46ee:	2001      	movne	r0, #1
    46f0:	e006      	b.n	4700 <adc_async_init+0x34>
    46f2:	2000      	movs	r0, #0
    46f4:	e004      	b.n	4700 <adc_async_init+0x34>
    46f6:	2000      	movs	r0, #0
    46f8:	e002      	b.n	4700 <adc_async_init+0x34>
    46fa:	2000      	movs	r0, #0
    46fc:	e000      	b.n	4700 <adc_async_init+0x34>
    46fe:	2000      	movs	r0, #0
    4700:	f8df b064 	ldr.w	fp, [pc, #100]	; 4768 <adc_async_init+0x9c>
    4704:	223f      	movs	r2, #63	; 0x3f
    4706:	4659      	mov	r1, fp
    4708:	f8df a060 	ldr.w	sl, [pc, #96]	; 476c <adc_async_init+0xa0>
    470c:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
    470e:	1c60      	adds	r0, r4, #1
    4710:	2240      	movs	r2, #64	; 0x40
    4712:	4659      	mov	r1, fp
    4714:	4580      	cmp	r8, r0
    4716:	bfcc      	ite	gt
    4718:	2000      	movgt	r0, #0
    471a:	2001      	movle	r0, #1
    471c:	47d0      	blx	sl
	device = &descr->device;
    471e:	2300      	movs	r3, #0
		channel_map[i] = 0xFF;
    4720:	21ff      	movs	r1, #255	; 0xff
    4722:	b2da      	uxtb	r2, r3
    4724:	54b1      	strb	r1, [r6, r2]
    4726:	3301      	adds	r3, #1
	for (uint8_t i = 0; i <= channel_max; i++) {
    4728:	b2da      	uxtb	r2, r3
    472a:	42a2      	cmp	r2, r4
    472c:	d9f9      	bls.n	4722 <adc_async_init+0x56>
	descr->channel_map    = channel_map;
    472e:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
    4730:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
    4734:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    4738:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    473a:	4649      	mov	r1, r9
    473c:	4638      	mov	r0, r7
    473e:	4b06      	ldr	r3, [pc, #24]	; (4758 <adc_async_init+0x8c>)
    4740:	4798      	blx	r3
	if (init_status) {
    4742:	4603      	mov	r3, r0
    4744:	b928      	cbnz	r0, 4752 <adc_async_init+0x86>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    4746:	4a05      	ldr	r2, [pc, #20]	; (475c <adc_async_init+0x90>)
    4748:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    474a:	4a05      	ldr	r2, [pc, #20]	; (4760 <adc_async_init+0x94>)
    474c:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    474e:	4a05      	ldr	r2, [pc, #20]	; (4764 <adc_async_init+0x98>)
    4750:	607a      	str	r2, [r7, #4]
}
    4752:	4618      	mov	r0, r3
    4754:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4758:	0000618d 	.word	0x0000618d
    475c:	0000466d 	.word	0x0000466d
    4760:	00004659 	.word	0x00004659
    4764:	00004663 	.word	0x00004663
    4768:	0000daf8 	.word	0x0000daf8
    476c:	00005de5 	.word	0x00005de5

00004770 <adc_async_register_channel_buffer>:
{
    4770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4774:	460e      	mov	r6, r1
    4776:	4617      	mov	r7, r2
    4778:	4698      	mov	r8, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
    477a:	4605      	mov	r5, r0
    477c:	2800      	cmp	r0, #0
    477e:	d040      	beq.n	4802 <adc_async_register_channel_buffer+0x92>
    4780:	2a00      	cmp	r2, #0
    4782:	d040      	beq.n	4806 <adc_async_register_channel_buffer+0x96>
    4784:	1c18      	adds	r0, r3, #0
    4786:	bf18      	it	ne
    4788:	2001      	movne	r0, #1
    478a:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4824 <adc_async_register_channel_buffer+0xb4>
    478e:	2266      	movs	r2, #102	; 0x66
    4790:	4649      	mov	r1, r9
    4792:	4c22      	ldr	r4, [pc, #136]	; (481c <adc_async_register_channel_buffer+0xac>)
    4794:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
    4796:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    479a:	2267      	movs	r2, #103	; 0x67
    479c:	4649      	mov	r1, r9
    479e:	42b0      	cmp	r0, r6
    47a0:	bf34      	ite	cc
    47a2:	2000      	movcc	r0, #0
    47a4:	2001      	movcs	r0, #1
    47a6:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
    47a8:	6a29      	ldr	r1, [r5, #32]
    47aa:	5d8b      	ldrb	r3, [r1, r6]
    47ac:	2bff      	cmp	r3, #255	; 0xff
    47ae:	d12c      	bne.n	480a <adc_async_register_channel_buffer+0x9a>
	for (i = 0; i <= descr->channel_max; i++) {
    47b0:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    47b4:	2300      	movs	r3, #0
    47b6:	461c      	mov	r4, r3
		if (descr->channel_map[i] != 0xFF) {
    47b8:	b2da      	uxtb	r2, r3
    47ba:	5c8a      	ldrb	r2, [r1, r2]
    47bc:	2aff      	cmp	r2, #255	; 0xff
			index++;
    47be:	bf1c      	itt	ne
    47c0:	3401      	addne	r4, #1
    47c2:	b2e4      	uxtbne	r4, r4
    47c4:	3301      	adds	r3, #1
	for (i = 0; i <= descr->channel_max; i++) {
    47c6:	b2da      	uxtb	r2, r3
    47c8:	4282      	cmp	r2, r0
    47ca:	d9f5      	bls.n	47b8 <adc_async_register_channel_buffer+0x48>
	if (index > descr->channel_amount) {
    47cc:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    47d0:	42a3      	cmp	r3, r4
    47d2:	d31d      	bcc.n	4810 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    47d4:	eb04 0944 	add.w	r9, r4, r4, lsl #1
    47d8:	ea4f 09c9 	mov.w	r9, r9, lsl #3
    47dc:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    47de:	4448      	add	r0, r9
    47e0:	4642      	mov	r2, r8
    47e2:	4639      	mov	r1, r7
    47e4:	3004      	adds	r0, #4
    47e6:	4b0e      	ldr	r3, [pc, #56]	; (4820 <adc_async_register_channel_buffer+0xb0>)
    47e8:	4798      	blx	r3
    47ea:	4602      	mov	r2, r0
    47ec:	b998      	cbnz	r0, 4816 <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
    47ee:	6a2b      	ldr	r3, [r5, #32]
    47f0:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
    47f2:	6aab      	ldr	r3, [r5, #40]	; 0x28
    47f4:	4499      	add	r9, r3
    47f6:	2300      	movs	r3, #0
    47f8:	f8a9 3014 	strh.w	r3, [r9, #20]
}
    47fc:	4610      	mov	r0, r2
    47fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && convert_buffer && convert_buffer_length);
    4802:	2000      	movs	r0, #0
    4804:	e7c1      	b.n	478a <adc_async_register_channel_buffer+0x1a>
    4806:	2000      	movs	r0, #0
    4808:	e7bf      	b.n	478a <adc_async_register_channel_buffer+0x1a>
		return ERR_INVALID_ARG;
    480a:	f06f 020c 	mvn.w	r2, #12
    480e:	e7f5      	b.n	47fc <adc_async_register_channel_buffer+0x8c>
		return ERR_NO_RESOURCE;
    4810:	f06f 021b 	mvn.w	r2, #27
    4814:	e7f2      	b.n	47fc <adc_async_register_channel_buffer+0x8c>
		return ERR_INVALID_ARG;
    4816:	f06f 020c 	mvn.w	r2, #12
    481a:	e7ef      	b.n	47fc <adc_async_register_channel_buffer+0x8c>
    481c:	00005de5 	.word	0x00005de5
    4820:	00005e8d 	.word	0x00005e8d
    4824:	0000daf8 	.word	0x0000daf8

00004828 <adc_async_enable_channel>:
{
    4828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    482a:	460d      	mov	r5, r1
	ASSERT(descr);
    482c:	4f0b      	ldr	r7, [pc, #44]	; (485c <adc_async_enable_channel+0x34>)
    482e:	4604      	mov	r4, r0
    4830:	2283      	movs	r2, #131	; 0x83
    4832:	4639      	mov	r1, r7
    4834:	3000      	adds	r0, #0
    4836:	bf18      	it	ne
    4838:	2001      	movne	r0, #1
    483a:	4e09      	ldr	r6, [pc, #36]	; (4860 <adc_async_enable_channel+0x38>)
    483c:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    483e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    4842:	2284      	movs	r2, #132	; 0x84
    4844:	4639      	mov	r1, r7
    4846:	42a8      	cmp	r0, r5
    4848:	bf34      	ite	cc
    484a:	2000      	movcc	r0, #0
    484c:	2001      	movcs	r0, #1
    484e:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
    4850:	4629      	mov	r1, r5
    4852:	4620      	mov	r0, r4
    4854:	4b03      	ldr	r3, [pc, #12]	; (4864 <adc_async_enable_channel+0x3c>)
    4856:	4798      	blx	r3
}
    4858:	2000      	movs	r0, #0
    485a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    485c:	0000daf8 	.word	0x0000daf8
    4860:	00005de5 	.word	0x00005de5
    4864:	000062a9 	.word	0x000062a9

00004868 <adc_async_register_callback>:
{
    4868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    486c:	460e      	mov	r6, r1
    486e:	4614      	mov	r4, r2
    4870:	4699      	mov	r9, r3
	ASSERT(descr);
    4872:	f8df 8070 	ldr.w	r8, [pc, #112]	; 48e4 <adc_async_register_callback+0x7c>
    4876:	4605      	mov	r5, r0
    4878:	229c      	movs	r2, #156	; 0x9c
    487a:	4641      	mov	r1, r8
    487c:	3000      	adds	r0, #0
    487e:	bf18      	it	ne
    4880:	2001      	movne	r0, #1
    4882:	4f16      	ldr	r7, [pc, #88]	; (48dc <adc_async_register_callback+0x74>)
    4884:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
    4886:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    488a:	229d      	movs	r2, #157	; 0x9d
    488c:	4641      	mov	r1, r8
    488e:	42b0      	cmp	r0, r6
    4890:	bf34      	ite	cc
    4892:	2000      	movcc	r0, #0
    4894:	2001      	movcs	r0, #1
    4896:	47b8      	blx	r7
	switch (type) {
    4898:	2c01      	cmp	r4, #1
    489a:	d019      	beq.n	48d0 <adc_async_register_callback+0x68>
    489c:	b12c      	cbz	r4, 48aa <adc_async_register_callback+0x42>
    489e:	2c02      	cmp	r4, #2
    48a0:	d019      	beq.n	48d6 <adc_async_register_callback+0x6e>
		return ERR_INVALID_ARG;
    48a2:	f06f 000c 	mvn.w	r0, #12
}
    48a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint8_t index = descr->channel_map[channel];
    48aa:	6a2b      	ldr	r3, [r5, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    48ac:	5d9b      	ldrb	r3, [r3, r6]
    48ae:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    48b0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    48b4:	f842 9033 	str.w	r9, [r2, r3, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    48b8:	f119 0300 	adds.w	r3, r9, #0
    48bc:	bf18      	it	ne
    48be:	2301      	movne	r3, #1
    48c0:	4622      	mov	r2, r4
    48c2:	4631      	mov	r1, r6
    48c4:	4628      	mov	r0, r5
    48c6:	4c06      	ldr	r4, [pc, #24]	; (48e0 <adc_async_register_callback+0x78>)
    48c8:	47a0      	blx	r4
	return ERR_NONE;
    48ca:	2000      	movs	r0, #0
    48cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		descr->adc_async_cb.monitor = cb;
    48d0:	f8c5 9018 	str.w	r9, [r5, #24]
		break;
    48d4:	e7f0      	b.n	48b8 <adc_async_register_callback+0x50>
		descr->adc_async_cb.error = cb;
    48d6:	f8c5 901c 	str.w	r9, [r5, #28]
		break;
    48da:	e7ed      	b.n	48b8 <adc_async_register_callback+0x50>
    48dc:	00005de5 	.word	0x00005de5
    48e0:	000062e7 	.word	0x000062e7
    48e4:	0000daf8 	.word	0x0000daf8

000048e8 <adc_async_read_channel>:
{
    48e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    48ec:	b083      	sub	sp, #12
    48ee:	4688      	mov	r8, r1
    48f0:	4691      	mov	r9, r2
    48f2:	461d      	mov	r5, r3
	ASSERT(descr && buffer && length);
    48f4:	4604      	mov	r4, r0
    48f6:	2800      	cmp	r0, #0
    48f8:	d04f      	beq.n	499a <adc_async_read_channel+0xb2>
    48fa:	2a00      	cmp	r2, #0
    48fc:	d04f      	beq.n	499e <adc_async_read_channel+0xb6>
    48fe:	1c18      	adds	r0, r3, #0
    4900:	bf18      	it	ne
    4902:	2001      	movne	r0, #1
    4904:	4f29      	ldr	r7, [pc, #164]	; (49ac <adc_async_read_channel+0xc4>)
    4906:	22bc      	movs	r2, #188	; 0xbc
    4908:	4639      	mov	r1, r7
    490a:	4e29      	ldr	r6, [pc, #164]	; (49b0 <adc_async_read_channel+0xc8>)
    490c:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    490e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    4912:	22bd      	movs	r2, #189	; 0xbd
    4914:	4639      	mov	r1, r7
    4916:	4540      	cmp	r0, r8
    4918:	bf34      	ite	cc
    491a:	2000      	movcc	r0, #0
    491c:	2001      	movcs	r0, #1
    491e:	47b0      	blx	r6
	data_size = _adc_async_get_data_size(&descr->device);
    4920:	4620      	mov	r0, r4
    4922:	4b24      	ldr	r3, [pc, #144]	; (49b4 <adc_async_read_channel+0xcc>)
    4924:	4798      	blx	r3
	ASSERT(!(length % data_size));
    4926:	fb95 f3f0 	sdiv	r3, r5, r0
    492a:	fb03 5010 	mls	r0, r3, r0, r5
    492e:	22bf      	movs	r2, #191	; 0xbf
    4930:	4639      	mov	r1, r7
    4932:	fab0 f080 	clz	r0, r0
    4936:	0940      	lsrs	r0, r0, #5
    4938:	47b0      	blx	r6
	index                                         = descr->channel_map[channel];
    493a:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    493c:	f813 b008 	ldrb.w	fp, [r3, r8]
    4940:	eb0b 0b4b 	add.w	fp, fp, fp, lsl #1
    4944:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4946:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
	CRITICAL_SECTION_ENTER()
    494a:	a801      	add	r0, sp, #4
    494c:	4b1a      	ldr	r3, [pc, #104]	; (49b8 <adc_async_read_channel+0xd0>)
    494e:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    4950:	f10b 0a04 	add.w	sl, fp, #4
    4954:	4650      	mov	r0, sl
    4956:	4b19      	ldr	r3, [pc, #100]	; (49bc <adc_async_read_channel+0xd4>)
    4958:	4798      	blx	r3
    495a:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    495c:	a801      	add	r0, sp, #4
    495e:	4b18      	ldr	r3, [pc, #96]	; (49c0 <adc_async_read_channel+0xd8>)
    4960:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    4962:	f1b8 0f00 	cmp.w	r8, #0
    4966:	d01c      	beq.n	49a2 <adc_async_read_channel+0xba>
    4968:	b1ed      	cbz	r5, 49a6 <adc_async_read_channel+0xbe>
    496a:	3d01      	subs	r5, #1
    496c:	b2ad      	uxth	r5, r5
    496e:	3502      	adds	r5, #2
    4970:	2401      	movs	r4, #1
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    4972:	4f14      	ldr	r7, [pc, #80]	; (49c4 <adc_async_read_channel+0xdc>)
    4974:	b2a6      	uxth	r6, r4
    4976:	1e61      	subs	r1, r4, #1
    4978:	4449      	add	r1, r9
    497a:	4650      	mov	r0, sl
    497c:	47b8      	blx	r7
	while ((was_read < num) && (was_read < length)) {
    497e:	4544      	cmp	r4, r8
    4980:	d002      	beq.n	4988 <adc_async_read_channel+0xa0>
    4982:	3401      	adds	r4, #1
    4984:	42ac      	cmp	r4, r5
    4986:	d1f5      	bne.n	4974 <adc_async_read_channel+0x8c>
	descr_ch->bytes_in_buffer -= was_read;
    4988:	f8bb 3014 	ldrh.w	r3, [fp, #20]
    498c:	1b9b      	subs	r3, r3, r6
    498e:	f8ab 3014 	strh.w	r3, [fp, #20]
}
    4992:	4630      	mov	r0, r6
    4994:	b003      	add	sp, #12
    4996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ASSERT(descr && buffer && length);
    499a:	2000      	movs	r0, #0
    499c:	e7b2      	b.n	4904 <adc_async_read_channel+0x1c>
    499e:	2000      	movs	r0, #0
    49a0:	e7b0      	b.n	4904 <adc_async_read_channel+0x1c>
	uint16_t was_read = 0;
    49a2:	2600      	movs	r6, #0
    49a4:	e7f0      	b.n	4988 <adc_async_read_channel+0xa0>
    49a6:	2600      	movs	r6, #0
    49a8:	e7ee      	b.n	4988 <adc_async_read_channel+0xa0>
    49aa:	bf00      	nop
    49ac:	0000daf8 	.word	0x0000daf8
    49b0:	00005de5 	.word	0x00005de5
    49b4:	000062bf 	.word	0x000062bf
    49b8:	000049f1 	.word	0x000049f1
    49bc:	00005f61 	.word	0x00005f61
    49c0:	000049ff 	.word	0x000049ff
    49c4:	00005edd 	.word	0x00005edd

000049c8 <adc_async_start_conversion>:
{
    49c8:	b510      	push	{r4, lr}
	ASSERT(descr);
    49ca:	4604      	mov	r4, r0
    49cc:	22d6      	movs	r2, #214	; 0xd6
    49ce:	4905      	ldr	r1, [pc, #20]	; (49e4 <adc_async_start_conversion+0x1c>)
    49d0:	3000      	adds	r0, #0
    49d2:	bf18      	it	ne
    49d4:	2001      	movne	r0, #1
    49d6:	4b04      	ldr	r3, [pc, #16]	; (49e8 <adc_async_start_conversion+0x20>)
    49d8:	4798      	blx	r3
	_adc_async_convert(&descr->device);
    49da:	4620      	mov	r0, r4
    49dc:	4b03      	ldr	r3, [pc, #12]	; (49ec <adc_async_start_conversion+0x24>)
    49de:	4798      	blx	r3
}
    49e0:	2000      	movs	r0, #0
    49e2:	bd10      	pop	{r4, pc}
    49e4:	0000daf8 	.word	0x0000daf8
    49e8:	00005de5 	.word	0x00005de5
    49ec:	000062d1 	.word	0x000062d1

000049f0 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    49f0:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    49f4:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    49f6:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    49f8:	f3bf 8f5f 	dmb	sy
    49fc:	4770      	bx	lr

000049fe <atomic_leave_critical>:
    49fe:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    4a02:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    4a04:	f383 8810 	msr	PRIMASK, r3
    4a08:	4770      	bx	lr
	...

00004a0c <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    4a0c:	b538      	push	{r3, r4, r5, lr}
    4a0e:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    4a10:	4605      	mov	r5, r0
    4a12:	b158      	cbz	r0, 4a2c <crc_sync_init+0x20>
    4a14:	1c08      	adds	r0, r1, #0
    4a16:	bf18      	it	ne
    4a18:	2001      	movne	r0, #1
    4a1a:	222b      	movs	r2, #43	; 0x2b
    4a1c:	4904      	ldr	r1, [pc, #16]	; (4a30 <crc_sync_init+0x24>)
    4a1e:	4b05      	ldr	r3, [pc, #20]	; (4a34 <crc_sync_init+0x28>)
    4a20:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    4a22:	4621      	mov	r1, r4
    4a24:	4628      	mov	r0, r5
    4a26:	4b04      	ldr	r3, [pc, #16]	; (4a38 <crc_sync_init+0x2c>)
    4a28:	4798      	blx	r3
}
    4a2a:	bd38      	pop	{r3, r4, r5, pc}
    4a2c:	2000      	movs	r0, #0
    4a2e:	e7f4      	b.n	4a1a <crc_sync_init+0xe>
    4a30:	0000db14 	.word	0x0000db14
    4a34:	00005de5 	.word	0x00005de5
    4a38:	000066d1 	.word	0x000066d1

00004a3c <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    4a3c:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    4a3e:	4b02      	ldr	r3, [pc, #8]	; (4a48 <delay_init+0xc>)
    4a40:	6018      	str	r0, [r3, #0]
    4a42:	4b02      	ldr	r3, [pc, #8]	; (4a4c <delay_init+0x10>)
    4a44:	4798      	blx	r3
    4a46:	bd08      	pop	{r3, pc}
    4a48:	20000648 	.word	0x20000648
    4a4c:	000080d1 	.word	0x000080d1

00004a50 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
    4a50:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    4a52:	4b04      	ldr	r3, [pc, #16]	; (4a64 <delay_us+0x14>)
    4a54:	681c      	ldr	r4, [r3, #0]
    4a56:	4b04      	ldr	r3, [pc, #16]	; (4a68 <delay_us+0x18>)
    4a58:	4798      	blx	r3
    4a5a:	4601      	mov	r1, r0
    4a5c:	4620      	mov	r0, r4
    4a5e:	4b03      	ldr	r3, [pc, #12]	; (4a6c <delay_us+0x1c>)
    4a60:	4798      	blx	r3
    4a62:	bd10      	pop	{r4, pc}
    4a64:	20000648 	.word	0x20000648
    4a68:	00006395 	.word	0x00006395
    4a6c:	000080e5 	.word	0x000080e5

00004a70 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    4a70:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    4a72:	4b04      	ldr	r3, [pc, #16]	; (4a84 <delay_ms+0x14>)
    4a74:	681c      	ldr	r4, [r3, #0]
    4a76:	4b04      	ldr	r3, [pc, #16]	; (4a88 <delay_ms+0x18>)
    4a78:	4798      	blx	r3
    4a7a:	4601      	mov	r1, r0
    4a7c:	4620      	mov	r0, r4
    4a7e:	4b03      	ldr	r3, [pc, #12]	; (4a8c <delay_ms+0x1c>)
    4a80:	4798      	blx	r3
    4a82:	bd10      	pop	{r4, pc}
    4a84:	20000648 	.word	0x20000648
    4a88:	0000639d 	.word	0x0000639d
    4a8c:	000080e5 	.word	0x000080e5

00004a90 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    4a90:	b508      	push	{r3, lr}
	return _event_system_init();
    4a92:	4b01      	ldr	r3, [pc, #4]	; (4a98 <event_system_init+0x8>)
    4a94:	4798      	blx	r3
}
    4a96:	bd08      	pop	{r3, pc}
    4a98:	000066d9 	.word	0x000066d9

00004a9c <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    4a9c:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    4a9e:	6943      	ldr	r3, [r0, #20]
    4aa0:	b103      	cbz	r3, 4aa4 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    4aa2:	4798      	blx	r3
    4aa4:	bd08      	pop	{r3, pc}

00004aa6 <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    4aa6:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    4aa8:	6983      	ldr	r3, [r0, #24]
    4aaa:	b103      	cbz	r3, 4aae <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    4aac:	4798      	blx	r3
    4aae:	bd08      	pop	{r3, pc}

00004ab0 <flash_init>:
{
    4ab0:	b538      	push	{r3, r4, r5, lr}
    4ab2:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    4ab4:	4604      	mov	r4, r0
    4ab6:	b190      	cbz	r0, 4ade <flash_init+0x2e>
    4ab8:	1c08      	adds	r0, r1, #0
    4aba:	bf18      	it	ne
    4abc:	2001      	movne	r0, #1
    4abe:	2238      	movs	r2, #56	; 0x38
    4ac0:	4908      	ldr	r1, [pc, #32]	; (4ae4 <flash_init+0x34>)
    4ac2:	4b09      	ldr	r3, [pc, #36]	; (4ae8 <flash_init+0x38>)
    4ac4:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    4ac6:	4629      	mov	r1, r5
    4ac8:	4620      	mov	r0, r4
    4aca:	4b08      	ldr	r3, [pc, #32]	; (4aec <flash_init+0x3c>)
    4acc:	4798      	blx	r3
	if (rc) {
    4ace:	4603      	mov	r3, r0
    4ad0:	b918      	cbnz	r0, 4ada <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    4ad2:	4a07      	ldr	r2, [pc, #28]	; (4af0 <flash_init+0x40>)
    4ad4:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    4ad6:	4a07      	ldr	r2, [pc, #28]	; (4af4 <flash_init+0x44>)
    4ad8:	6062      	str	r2, [r4, #4]
}
    4ada:	4618      	mov	r0, r3
    4adc:	bd38      	pop	{r3, r4, r5, pc}
    4ade:	2000      	movs	r0, #0
    4ae0:	e7ed      	b.n	4abe <flash_init+0xe>
    4ae2:	bf00      	nop
    4ae4:	0000db30 	.word	0x0000db30
    4ae8:	00005de5 	.word	0x00005de5
    4aec:	000067e5 	.word	0x000067e5
    4af0:	00004a9d 	.word	0x00004a9d
    4af4:	00004aa7 	.word	0x00004aa7

00004af8 <i2c_tx_complete>:

/**
 * \brief Callback function for tx complete
 */
static void i2c_tx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    4af8:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4afa:	8843      	ldrh	r3, [r0, #2]
    4afc:	f413 7f80 	tst.w	r3, #256	; 0x100
    4b00:	d102      	bne.n	4b08 <i2c_tx_complete+0x10>
		if (i2c->i2c_cb.tx_complete) {
    4b02:	6b43      	ldr	r3, [r0, #52]	; 0x34
    4b04:	b103      	cbz	r3, 4b08 <i2c_tx_complete+0x10>
			i2c->i2c_cb.tx_complete(i2c);
    4b06:	4798      	blx	r3
    4b08:	bd08      	pop	{r3, pc}

00004b0a <i2c_rx_complete>:

/**
 * \brief Callback function for rx complete
 */
static void i2c_rx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    4b0a:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4b0c:	8843      	ldrh	r3, [r0, #2]
    4b0e:	f413 7f80 	tst.w	r3, #256	; 0x100
    4b12:	d102      	bne.n	4b1a <i2c_rx_complete+0x10>
		if (i2c->i2c_cb.rx_complete) {
    4b14:	6b83      	ldr	r3, [r0, #56]	; 0x38
    4b16:	b103      	cbz	r3, 4b1a <i2c_rx_complete+0x10>
			i2c->i2c_cb.rx_complete(i2c);
    4b18:	4798      	blx	r3
    4b1a:	bd08      	pop	{r3, pc}

00004b1c <i2c_error>:
		}
	}
}

static void i2c_error(struct _i2c_m_async_device *const i2c_dev, int32_t error)
{
    4b1c:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4b1e:	8843      	ldrh	r3, [r0, #2]
    4b20:	f413 7f80 	tst.w	r3, #256	; 0x100
    4b24:	d102      	bne.n	4b2c <i2c_error+0x10>
		if (i2c->i2c_cb.error) {
    4b26:	6b03      	ldr	r3, [r0, #48]	; 0x30
    4b28:	b103      	cbz	r3, 4b2c <i2c_error+0x10>
			i2c->i2c_cb.error(i2c, error);
    4b2a:	4798      	blx	r3
    4b2c:	bd08      	pop	{r3, pc}
	...

00004b30 <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    4b30:	b510      	push	{r4, lr}
    4b32:	b084      	sub	sp, #16
    4b34:	4614      	mov	r4, r2
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    4b36:	8a83      	ldrh	r3, [r0, #20]
    4b38:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    4b3c:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    4b3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    4b42:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    4b46:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    4b48:	a901      	add	r1, sp, #4
    4b4a:	3828      	subs	r0, #40	; 0x28
    4b4c:	4b03      	ldr	r3, [pc, #12]	; (4b5c <i2c_m_async_write+0x2c>)
    4b4e:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    4b50:	2800      	cmp	r0, #0
    4b52:	bf08      	it	eq
    4b54:	4620      	moveq	r0, r4
    4b56:	b004      	add	sp, #16
    4b58:	bd10      	pop	{r4, pc}
    4b5a:	bf00      	nop
    4b5c:	00007621 	.word	0x00007621

00004b60 <i2c_m_async_read>:
{
    4b60:	b510      	push	{r4, lr}
    4b62:	b084      	sub	sp, #16
    4b64:	4614      	mov	r4, r2
	msg.addr   = i2c->slave_addr;
    4b66:	8a83      	ldrh	r3, [r0, #20]
    4b68:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    4b6c:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    4b6e:	f248 0301 	movw	r3, #32769	; 0x8001
    4b72:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    4b76:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    4b78:	a901      	add	r1, sp, #4
    4b7a:	3828      	subs	r0, #40	; 0x28
    4b7c:	4b03      	ldr	r3, [pc, #12]	; (4b8c <i2c_m_async_read+0x2c>)
    4b7e:	4798      	blx	r3
}
    4b80:	2800      	cmp	r0, #0
    4b82:	bf08      	it	eq
    4b84:	4620      	moveq	r0, r4
    4b86:	b004      	add	sp, #16
    4b88:	bd10      	pop	{r4, pc}
    4b8a:	bf00      	nop
    4b8c:	00007621 	.word	0x00007621

00004b90 <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    4b90:	b570      	push	{r4, r5, r6, lr}
    4b92:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    4b94:	4604      	mov	r4, r0
    4b96:	2289      	movs	r2, #137	; 0x89
    4b98:	490f      	ldr	r1, [pc, #60]	; (4bd8 <i2c_m_async_init+0x48>)
    4b9a:	3000      	adds	r0, #0
    4b9c:	bf18      	it	ne
    4b9e:	2001      	movne	r0, #1
    4ba0:	4b0e      	ldr	r3, [pc, #56]	; (4bdc <i2c_m_async_init+0x4c>)
    4ba2:	4798      	blx	r3

	init_status = _i2c_m_async_init(&i2c->device, hw);
    4ba4:	4629      	mov	r1, r5
    4ba6:	4620      	mov	r0, r4
    4ba8:	4b0d      	ldr	r3, [pc, #52]	; (4be0 <i2c_m_async_init+0x50>)
    4baa:	4798      	blx	r3
	if (init_status) {
    4bac:	4605      	mov	r5, r0
    4bae:	b108      	cbz	r0, 4bb4 <i2c_m_async_init+0x24>
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);

	return ERR_NONE;
}
    4bb0:	4628      	mov	r0, r5
    4bb2:	bd70      	pop	{r4, r5, r6, pc}
	i2c->io.read  = i2c_m_async_read;
    4bb4:	4b0b      	ldr	r3, [pc, #44]	; (4be4 <i2c_m_async_init+0x54>)
    4bb6:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    4bb8:	4b0b      	ldr	r3, [pc, #44]	; (4be8 <i2c_m_async_init+0x58>)
    4bba:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    4bbc:	4a0b      	ldr	r2, [pc, #44]	; (4bec <i2c_m_async_init+0x5c>)
    4bbe:	2101      	movs	r1, #1
    4bc0:	4620      	mov	r0, r4
    4bc2:	4e0b      	ldr	r6, [pc, #44]	; (4bf0 <i2c_m_async_init+0x60>)
    4bc4:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    4bc6:	4a0b      	ldr	r2, [pc, #44]	; (4bf4 <i2c_m_async_init+0x64>)
    4bc8:	2102      	movs	r1, #2
    4bca:	4620      	mov	r0, r4
    4bcc:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    4bce:	4a0a      	ldr	r2, [pc, #40]	; (4bf8 <i2c_m_async_init+0x68>)
    4bd0:	2100      	movs	r1, #0
    4bd2:	4620      	mov	r0, r4
    4bd4:	47b0      	blx	r6
	return ERR_NONE;
    4bd6:	e7eb      	b.n	4bb0 <i2c_m_async_init+0x20>
    4bd8:	0000db48 	.word	0x0000db48
    4bdc:	00005de5 	.word	0x00005de5
    4be0:	000075a1 	.word	0x000075a1
    4be4:	00004b61 	.word	0x00004b61
    4be8:	00004b31 	.word	0x00004b31
    4bec:	00004af9 	.word	0x00004af9
    4bf0:	00007751 	.word	0x00007751
    4bf4:	00004b0b 	.word	0x00004b0b
    4bf8:	00004b1d 	.word	0x00004b1d

00004bfc <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    4bfc:	b570      	push	{r4, r5, r6, lr}
    4bfe:	460d      	mov	r5, r1
    4c00:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    4c02:	4604      	mov	r4, r0
    4c04:	b160      	cbz	r0, 4c20 <io_write+0x24>
    4c06:	1c08      	adds	r0, r1, #0
    4c08:	bf18      	it	ne
    4c0a:	2001      	movne	r0, #1
    4c0c:	2234      	movs	r2, #52	; 0x34
    4c0e:	4905      	ldr	r1, [pc, #20]	; (4c24 <io_write+0x28>)
    4c10:	4b05      	ldr	r3, [pc, #20]	; (4c28 <io_write+0x2c>)
    4c12:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    4c14:	6823      	ldr	r3, [r4, #0]
    4c16:	4632      	mov	r2, r6
    4c18:	4629      	mov	r1, r5
    4c1a:	4620      	mov	r0, r4
    4c1c:	4798      	blx	r3
}
    4c1e:	bd70      	pop	{r4, r5, r6, pc}
    4c20:	2000      	movs	r0, #0
    4c22:	e7f3      	b.n	4c0c <io_write+0x10>
    4c24:	0000db68 	.word	0x0000db68
    4c28:	00005de5 	.word	0x00005de5

00004c2c <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    4c2c:	b570      	push	{r4, r5, r6, lr}
    4c2e:	460d      	mov	r5, r1
    4c30:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    4c32:	4604      	mov	r4, r0
    4c34:	b160      	cbz	r0, 4c50 <io_read+0x24>
    4c36:	1c08      	adds	r0, r1, #0
    4c38:	bf18      	it	ne
    4c3a:	2001      	movne	r0, #1
    4c3c:	223d      	movs	r2, #61	; 0x3d
    4c3e:	4905      	ldr	r1, [pc, #20]	; (4c54 <io_read+0x28>)
    4c40:	4b05      	ldr	r3, [pc, #20]	; (4c58 <io_read+0x2c>)
    4c42:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    4c44:	6863      	ldr	r3, [r4, #4]
    4c46:	4632      	mov	r2, r6
    4c48:	4629      	mov	r1, r5
    4c4a:	4620      	mov	r0, r4
    4c4c:	4798      	blx	r3
}
    4c4e:	bd70      	pop	{r4, r5, r6, pc}
    4c50:	2000      	movs	r0, #0
    4c52:	e7f3      	b.n	4c3c <io_read+0x10>
    4c54:	0000db68 	.word	0x0000db68
    4c58:	00005de5 	.word	0x00005de5

00004c5c <qspi_dma_init>:
 * \brief Driver version
 */
#define QSPI_DMA_DRIVER_VERSION 0x00000001u

int32_t qspi_dma_init(struct qspi_dma_descriptor *qspi, void *const hw)
{
    4c5c:	b538      	push	{r3, r4, r5, lr}
    4c5e:	460c      	mov	r4, r1
	ASSERT(qspi && hw);
    4c60:	4605      	mov	r5, r0
    4c62:	b158      	cbz	r0, 4c7c <qspi_dma_init+0x20>
    4c64:	1c08      	adds	r0, r1, #0
    4c66:	bf18      	it	ne
    4c68:	2001      	movne	r0, #1
    4c6a:	2231      	movs	r2, #49	; 0x31
    4c6c:	4904      	ldr	r1, [pc, #16]	; (4c80 <qspi_dma_init+0x24>)
    4c6e:	4b05      	ldr	r3, [pc, #20]	; (4c84 <qspi_dma_init+0x28>)
    4c70:	4798      	blx	r3

	return _qspi_dma_init(&qspi->dev, hw);
    4c72:	4621      	mov	r1, r4
    4c74:	4628      	mov	r0, r5
    4c76:	4b04      	ldr	r3, [pc, #16]	; (4c88 <qspi_dma_init+0x2c>)
    4c78:	4798      	blx	r3
}
    4c7a:	bd38      	pop	{r3, r4, r5, pc}
    4c7c:	2000      	movs	r0, #0
    4c7e:	e7f4      	b.n	4c6a <qspi_dma_init+0xe>
    4c80:	0000db7c 	.word	0x0000db7c
    4c84:	00005de5 	.word	0x00005de5
    4c88:	00006a05 	.word	0x00006a05

00004c8c <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    4c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c8e:	460f      	mov	r7, r1
    4c90:	4616      	mov	r6, r2
	ASSERT(io);
    4c92:	4604      	mov	r4, r0
    4c94:	f240 1227 	movw	r2, #295	; 0x127
    4c98:	4909      	ldr	r1, [pc, #36]	; (4cc0 <_spi_m_async_io_write+0x34>)
    4c9a:	3000      	adds	r0, #0
    4c9c:	bf18      	it	ne
    4c9e:	2001      	movne	r0, #1
    4ca0:	4b08      	ldr	r3, [pc, #32]	; (4cc4 <_spi_m_async_io_write+0x38>)
    4ca2:	4798      	blx	r3
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    4ca4:	2500      	movs	r5, #0
    4ca6:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = (uint8_t *)buf;
    4ca8:	6167      	str	r7, [r4, #20]
	spi->xfer.size  = length;
    4caa:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    4cac:	6225      	str	r5, [r4, #32]

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    4cae:	2310      	movs	r3, #16
    4cb0:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_tx(&spi->dev, true);
    4cb2:	2101      	movs	r1, #1
    4cb4:	f1a4 0020 	sub.w	r0, r4, #32
    4cb8:	4b03      	ldr	r3, [pc, #12]	; (4cc8 <_spi_m_async_io_write+0x3c>)
    4cba:	4798      	blx	r3

	return ERR_NONE;
}
    4cbc:	4628      	mov	r0, r5
    4cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4cc0:	0000db98 	.word	0x0000db98
    4cc4:	00005de5 	.word	0x00005de5
    4cc8:	00007be5 	.word	0x00007be5

00004ccc <_spi_m_async_io_read>:
{
    4ccc:	b570      	push	{r4, r5, r6, lr}
    4cce:	460d      	mov	r5, r1
    4cd0:	4616      	mov	r6, r2
	ASSERT(io);
    4cd2:	4604      	mov	r4, r0
    4cd4:	f240 1205 	movw	r2, #261	; 0x105
    4cd8:	490c      	ldr	r1, [pc, #48]	; (4d0c <_spi_m_async_io_read+0x40>)
    4cda:	3000      	adds	r0, #0
    4cdc:	bf18      	it	ne
    4cde:	2001      	movne	r0, #1
    4ce0:	4b0b      	ldr	r3, [pc, #44]	; (4d10 <_spi_m_async_io_read+0x44>)
    4ce2:	4798      	blx	r3
	spi->xfer.rxbuf = buf;
    4ce4:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = NULL;
    4ce6:	2500      	movs	r5, #0
    4ce8:	6165      	str	r5, [r4, #20]
	spi->xfer.size  = length;
    4cea:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    4cec:	6225      	str	r5, [r4, #32]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    4cee:	2310      	movs	r3, #16
    4cf0:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_rx(&spi->dev, true);
    4cf2:	3c20      	subs	r4, #32
    4cf4:	2101      	movs	r1, #1
    4cf6:	4620      	mov	r0, r4
    4cf8:	4b06      	ldr	r3, [pc, #24]	; (4d14 <_spi_m_async_io_read+0x48>)
    4cfa:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    4cfc:	f240 11ff 	movw	r1, #511	; 0x1ff
    4d00:	4620      	mov	r0, r4
    4d02:	4b05      	ldr	r3, [pc, #20]	; (4d18 <_spi_m_async_io_read+0x4c>)
    4d04:	4798      	blx	r3
}
    4d06:	4628      	mov	r0, r5
    4d08:	bd70      	pop	{r4, r5, r6, pc}
    4d0a:	bf00      	nop
    4d0c:	0000db98 	.word	0x0000db98
    4d10:	00005de5 	.word	0x00005de5
    4d14:	00007c19 	.word	0x00007c19
    4d18:	00007c95 	.word	0x00007c95

00004d1c <_spi_dev_error>:
{
    4d1c:	b570      	push	{r4, r5, r6, lr}
    4d1e:	4604      	mov	r4, r0
    4d20:	460e      	mov	r6, r1
	struct spi_m_async_descriptor *spi = CONTAINER_OF(dev, struct spi_m_async_descriptor, dev);
    4d22:	1f05      	subs	r5, r0, #4
	_spi_m_async_enable_tx(dev, false);
    4d24:	2100      	movs	r1, #0
    4d26:	4b09      	ldr	r3, [pc, #36]	; (4d4c <_spi_dev_error+0x30>)
    4d28:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    4d2a:	2100      	movs	r1, #0
    4d2c:	4620      	mov	r0, r4
    4d2e:	4b08      	ldr	r3, [pc, #32]	; (4d50 <_spi_dev_error+0x34>)
    4d30:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    4d32:	2100      	movs	r1, #0
    4d34:	4620      	mov	r0, r4
    4d36:	4b07      	ldr	r3, [pc, #28]	; (4d54 <_spi_dev_error+0x38>)
    4d38:	4798      	blx	r3
	spi->stat = 0;
    4d3a:	2300      	movs	r3, #0
    4d3c:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    4d40:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4d42:	b113      	cbz	r3, 4d4a <_spi_dev_error+0x2e>
		spi->callbacks.cb_error(spi, status);
    4d44:	4631      	mov	r1, r6
    4d46:	4628      	mov	r0, r5
    4d48:	4798      	blx	r3
    4d4a:	bd70      	pop	{r4, r5, r6, pc}
    4d4c:	00007be5 	.word	0x00007be5
    4d50:	00007c19 	.word	0x00007c19
    4d54:	00007c59 	.word	0x00007c59

00004d58 <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    4d58:	6c02      	ldr	r2, [r0, #64]	; 0x40
    4d5a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    4d5c:	429a      	cmp	r2, r3
    4d5e:	d200      	bcs.n	4d62 <_spi_dev_complete+0xa>
    4d60:	4770      	bx	lr
{
    4d62:	b510      	push	{r4, lr}
    4d64:	4604      	mov	r4, r0
		_spi_m_async_enable_tx_complete(dev, false);
    4d66:	2100      	movs	r1, #0
    4d68:	4b04      	ldr	r3, [pc, #16]	; (4d7c <_spi_dev_complete+0x24>)
    4d6a:	4798      	blx	r3
		spi->stat = 0;
    4d6c:	2300      	movs	r3, #0
    4d6e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    4d72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4d74:	b10b      	cbz	r3, 4d7a <_spi_dev_complete+0x22>
			spi->callbacks.cb_xfer(spi);
    4d76:	1f20      	subs	r0, r4, #4
    4d78:	4798      	blx	r3
    4d7a:	bd10      	pop	{r4, pc}
    4d7c:	00007c59 	.word	0x00007c59

00004d80 <_spi_dev_tx>:
{
    4d80:	b510      	push	{r4, lr}
    4d82:	4604      	mov	r4, r0
	if (!(dev->char_size > 1)) {
    4d84:	7903      	ldrb	r3, [r0, #4]
    4d86:	2b01      	cmp	r3, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    4d88:	6b42      	ldr	r2, [r0, #52]	; 0x34
    4d8a:	6c03      	ldr	r3, [r0, #64]	; 0x40
    4d8c:	f103 0101 	add.w	r1, r3, #1
    4d90:	6401      	str	r1, [r0, #64]	; 0x40
    4d92:	bf94      	ite	ls
    4d94:	5cd1      	ldrbls	r1, [r2, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    4d96:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    4d9a:	4b08      	ldr	r3, [pc, #32]	; (4dbc <_spi_dev_tx+0x3c>)
    4d9c:	4798      	blx	r3
	if (spi->xfercnt == spi->xfer.size) {
    4d9e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    4da0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    4da2:	429a      	cmp	r2, r3
    4da4:	d000      	beq.n	4da8 <_spi_dev_tx+0x28>
    4da6:	bd10      	pop	{r4, pc}
		_spi_m_async_enable_tx(dev, false);
    4da8:	2100      	movs	r1, #0
    4daa:	4620      	mov	r0, r4
    4dac:	4b04      	ldr	r3, [pc, #16]	; (4dc0 <_spi_dev_tx+0x40>)
    4dae:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    4db0:	2101      	movs	r1, #1
    4db2:	4620      	mov	r0, r4
    4db4:	4b03      	ldr	r3, [pc, #12]	; (4dc4 <_spi_dev_tx+0x44>)
    4db6:	4798      	blx	r3
}
    4db8:	e7f5      	b.n	4da6 <_spi_dev_tx+0x26>
    4dba:	bf00      	nop
    4dbc:	00007c95 	.word	0x00007c95
    4dc0:	00007be5 	.word	0x00007be5
    4dc4:	00007c59 	.word	0x00007c59

00004dc8 <_spi_dev_rx>:
{
    4dc8:	b570      	push	{r4, r5, r6, lr}
    4dca:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    4dcc:	6b85      	ldr	r5, [r0, #56]	; 0x38
    4dce:	b305      	cbz	r5, 4e12 <_spi_dev_rx+0x4a>
		if (!(dev->char_size > 1)) {
    4dd0:	7903      	ldrb	r3, [r0, #4]
    4dd2:	2b01      	cmp	r3, #1
    4dd4:	d916      	bls.n	4e04 <_spi_dev_rx+0x3c>
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    4dd6:	6c06      	ldr	r6, [r0, #64]	; 0x40
    4dd8:	1c73      	adds	r3, r6, #1
    4dda:	6403      	str	r3, [r0, #64]	; 0x40
    4ddc:	4b18      	ldr	r3, [pc, #96]	; (4e40 <_spi_dev_rx+0x78>)
    4dde:	4798      	blx	r3
    4de0:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
	if (spi->xfercnt < spi->xfer.size) {
    4de4:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4de6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    4de8:	4293      	cmp	r3, r2
    4dea:	d21d      	bcs.n	4e28 <_spi_dev_rx+0x60>
		if (spi->xfer.txbuf) {
    4dec:	6b62      	ldr	r2, [r4, #52]	; 0x34
    4dee:	b1b2      	cbz	r2, 4e1e <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    4df0:	7921      	ldrb	r1, [r4, #4]
    4df2:	2901      	cmp	r1, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    4df4:	bf94      	ite	ls
    4df6:	5cd1      	ldrbls	r1, [r2, r3]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    4df8:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    4dfc:	4620      	mov	r0, r4
    4dfe:	4b11      	ldr	r3, [pc, #68]	; (4e44 <_spi_dev_rx+0x7c>)
    4e00:	4798      	blx	r3
    4e02:	bd70      	pop	{r4, r5, r6, pc}
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    4e04:	6c06      	ldr	r6, [r0, #64]	; 0x40
    4e06:	1c73      	adds	r3, r6, #1
    4e08:	6403      	str	r3, [r0, #64]	; 0x40
    4e0a:	4b0d      	ldr	r3, [pc, #52]	; (4e40 <_spi_dev_rx+0x78>)
    4e0c:	4798      	blx	r3
    4e0e:	55a8      	strb	r0, [r5, r6]
    4e10:	e7e8      	b.n	4de4 <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    4e12:	4b0b      	ldr	r3, [pc, #44]	; (4e40 <_spi_dev_rx+0x78>)
    4e14:	4798      	blx	r3
		spi->xfercnt++;
    4e16:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4e18:	3301      	adds	r3, #1
    4e1a:	6423      	str	r3, [r4, #64]	; 0x40
    4e1c:	e7e2      	b.n	4de4 <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    4e1e:	88e1      	ldrh	r1, [r4, #6]
    4e20:	4620      	mov	r0, r4
    4e22:	4b08      	ldr	r3, [pc, #32]	; (4e44 <_spi_dev_rx+0x7c>)
    4e24:	4798      	blx	r3
    4e26:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_enable_rx(dev, false);
    4e28:	2100      	movs	r1, #0
    4e2a:	4620      	mov	r0, r4
    4e2c:	4b06      	ldr	r3, [pc, #24]	; (4e48 <_spi_dev_rx+0x80>)
    4e2e:	4798      	blx	r3
		spi->stat = 0;
    4e30:	2300      	movs	r3, #0
    4e32:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    4e36:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4e38:	b10b      	cbz	r3, 4e3e <_spi_dev_rx+0x76>
			spi->callbacks.cb_xfer(spi);
    4e3a:	1f20      	subs	r0, r4, #4
    4e3c:	4798      	blx	r3
    4e3e:	bd70      	pop	{r4, r5, r6, pc}
    4e40:	00007cc5 	.word	0x00007cc5
    4e44:	00007c95 	.word	0x00007c95
    4e48:	00007c19 	.word	0x00007c19

00004e4c <spi_m_async_init>:
{
    4e4c:	b570      	push	{r4, r5, r6, lr}
    4e4e:	460d      	mov	r5, r1
	ASSERT(spi && hw);
    4e50:	4606      	mov	r6, r0
    4e52:	b330      	cbz	r0, 4ea2 <spi_m_async_init+0x56>
    4e54:	1c08      	adds	r0, r1, #0
    4e56:	bf18      	it	ne
    4e58:	2001      	movne	r0, #1
    4e5a:	22a5      	movs	r2, #165	; 0xa5
    4e5c:	4912      	ldr	r1, [pc, #72]	; (4ea8 <spi_m_async_init+0x5c>)
    4e5e:	4b13      	ldr	r3, [pc, #76]	; (4eac <spi_m_async_init+0x60>)
    4e60:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    4e62:	4634      	mov	r4, r6
    4e64:	f844 5f04 	str.w	r5, [r4, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    4e68:	4629      	mov	r1, r5
    4e6a:	4620      	mov	r0, r4
    4e6c:	4b10      	ldr	r3, [pc, #64]	; (4eb0 <spi_m_async_init+0x64>)
    4e6e:	4798      	blx	r3
	if (rc >= 0) {
    4e70:	2800      	cmp	r0, #0
    4e72:	db15      	blt.n	4ea0 <spi_m_async_init+0x54>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    4e74:	4a0f      	ldr	r2, [pc, #60]	; (4eb4 <spi_m_async_init+0x68>)
    4e76:	2100      	movs	r1, #0
    4e78:	4620      	mov	r0, r4
    4e7a:	4d0f      	ldr	r5, [pc, #60]	; (4eb8 <spi_m_async_init+0x6c>)
    4e7c:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    4e7e:	4a0f      	ldr	r2, [pc, #60]	; (4ebc <spi_m_async_init+0x70>)
    4e80:	2101      	movs	r1, #1
    4e82:	4620      	mov	r0, r4
    4e84:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    4e86:	4a0e      	ldr	r2, [pc, #56]	; (4ec0 <spi_m_async_init+0x74>)
    4e88:	2102      	movs	r1, #2
    4e8a:	4620      	mov	r0, r4
    4e8c:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    4e8e:	4a0d      	ldr	r2, [pc, #52]	; (4ec4 <spi_m_async_init+0x78>)
    4e90:	2103      	movs	r1, #3
    4e92:	4620      	mov	r0, r4
    4e94:	47a8      	blx	r5
	spi->io.read  = _spi_m_async_io_read;
    4e96:	4b0c      	ldr	r3, [pc, #48]	; (4ec8 <spi_m_async_init+0x7c>)
    4e98:	62b3      	str	r3, [r6, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    4e9a:	4b0c      	ldr	r3, [pc, #48]	; (4ecc <spi_m_async_init+0x80>)
    4e9c:	6273      	str	r3, [r6, #36]	; 0x24
	return ERR_NONE;
    4e9e:	2000      	movs	r0, #0
}
    4ea0:	bd70      	pop	{r4, r5, r6, pc}
    4ea2:	2000      	movs	r0, #0
    4ea4:	e7d9      	b.n	4e5a <spi_m_async_init+0xe>
    4ea6:	bf00      	nop
    4ea8:	0000db98 	.word	0x0000db98
    4eac:	00005de5 	.word	0x00005de5
    4eb0:	00007add 	.word	0x00007add
    4eb4:	00004d81 	.word	0x00004d81
    4eb8:	00007cf1 	.word	0x00007cf1
    4ebc:	00004dc9 	.word	0x00004dc9
    4ec0:	00004d59 	.word	0x00004d59
    4ec4:	00004d1d 	.word	0x00004d1d
    4ec8:	00004ccd 	.word	0x00004ccd
    4ecc:	00004c8d 	.word	0x00004c8d

00004ed0 <spi_m_async_enable>:
{
    4ed0:	b510      	push	{r4, lr}
	ASSERT(spi);
    4ed2:	4604      	mov	r4, r0
    4ed4:	22c1      	movs	r2, #193	; 0xc1
    4ed6:	4905      	ldr	r1, [pc, #20]	; (4eec <spi_m_async_enable+0x1c>)
    4ed8:	3000      	adds	r0, #0
    4eda:	bf18      	it	ne
    4edc:	2001      	movne	r0, #1
    4ede:	4b04      	ldr	r3, [pc, #16]	; (4ef0 <spi_m_async_enable+0x20>)
    4ee0:	4798      	blx	r3
	_spi_m_async_enable(&spi->dev);
    4ee2:	1d20      	adds	r0, r4, #4
    4ee4:	4b03      	ldr	r3, [pc, #12]	; (4ef4 <spi_m_async_enable+0x24>)
    4ee6:	4798      	blx	r3
    4ee8:	bd10      	pop	{r4, pc}
    4eea:	bf00      	nop
    4eec:	0000db98 	.word	0x0000db98
    4ef0:	00005de5 	.word	0x00005de5
    4ef4:	00007b45 	.word	0x00007b45

00004ef8 <spi_m_async_set_baudrate>:
{
    4ef8:	b538      	push	{r3, r4, r5, lr}
    4efa:	460d      	mov	r5, r1
	ASSERT(spi);
    4efc:	4604      	mov	r4, r0
    4efe:	22cf      	movs	r2, #207	; 0xcf
    4f00:	4909      	ldr	r1, [pc, #36]	; (4f28 <spi_m_async_set_baudrate+0x30>)
    4f02:	3000      	adds	r0, #0
    4f04:	bf18      	it	ne
    4f06:	2001      	movne	r0, #1
    4f08:	4b08      	ldr	r3, [pc, #32]	; (4f2c <spi_m_async_set_baudrate+0x34>)
    4f0a:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    4f0c:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    4f10:	f013 0f10 	tst.w	r3, #16
    4f14:	d104      	bne.n	4f20 <spi_m_async_set_baudrate+0x28>
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    4f16:	4629      	mov	r1, r5
    4f18:	1d20      	adds	r0, r4, #4
    4f1a:	4b05      	ldr	r3, [pc, #20]	; (4f30 <spi_m_async_set_baudrate+0x38>)
    4f1c:	4798      	blx	r3
    4f1e:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    4f20:	f06f 0003 	mvn.w	r0, #3
}
    4f24:	bd38      	pop	{r3, r4, r5, pc}
    4f26:	bf00      	nop
    4f28:	0000db98 	.word	0x0000db98
    4f2c:	00005de5 	.word	0x00005de5
    4f30:	00007ba9 	.word	0x00007ba9

00004f34 <spi_m_async_set_mode>:
{
    4f34:	b538      	push	{r3, r4, r5, lr}
    4f36:	460d      	mov	r5, r1
	ASSERT(spi);
    4f38:	4604      	mov	r4, r0
    4f3a:	22d9      	movs	r2, #217	; 0xd9
    4f3c:	4909      	ldr	r1, [pc, #36]	; (4f64 <spi_m_async_set_mode+0x30>)
    4f3e:	3000      	adds	r0, #0
    4f40:	bf18      	it	ne
    4f42:	2001      	movne	r0, #1
    4f44:	4b08      	ldr	r3, [pc, #32]	; (4f68 <spi_m_async_set_mode+0x34>)
    4f46:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    4f48:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    4f4c:	f013 0f10 	tst.w	r3, #16
    4f50:	d104      	bne.n	4f5c <spi_m_async_set_mode+0x28>
	return _spi_m_async_set_mode(&spi->dev, mode);
    4f52:	4629      	mov	r1, r5
    4f54:	1d20      	adds	r0, r4, #4
    4f56:	4b05      	ldr	r3, [pc, #20]	; (4f6c <spi_m_async_set_mode+0x38>)
    4f58:	4798      	blx	r3
    4f5a:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    4f5c:	f06f 0003 	mvn.w	r0, #3
}
    4f60:	bd38      	pop	{r3, r4, r5, pc}
    4f62:	bf00      	nop
    4f64:	0000db98 	.word	0x0000db98
    4f68:	00005de5 	.word	0x00005de5
    4f6c:	00007b75 	.word	0x00007b75

00004f70 <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    4f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f72:	460d      	mov	r5, r1
    4f74:	4617      	mov	r7, r2
    4f76:	461e      	mov	r6, r3
	ASSERT(spi);
    4f78:	4604      	mov	r4, r0
    4f7a:	f44f 729c 	mov.w	r2, #312	; 0x138
    4f7e:	4912      	ldr	r1, [pc, #72]	; (4fc8 <spi_m_async_transfer+0x58>)
    4f80:	3000      	adds	r0, #0
    4f82:	bf18      	it	ne
    4f84:	2001      	movne	r0, #1
    4f86:	4b11      	ldr	r3, [pc, #68]	; (4fcc <spi_m_async_transfer+0x5c>)
    4f88:	4798      	blx	r3

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
    4f8a:	63e7      	str	r7, [r4, #60]	; 0x3c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    4f8c:	63a5      	str	r5, [r4, #56]	; 0x38
	spi->xfer.size  = length;
    4f8e:	6426      	str	r6, [r4, #64]	; 0x40
	spi->xfercnt    = 0;
    4f90:	2300      	movs	r3, #0
    4f92:	6463      	str	r3, [r4, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    4f94:	2310      	movs	r3, #16
    4f96:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	_spi_m_async_enable_rx(&spi->dev, true);
    4f9a:	1d26      	adds	r6, r4, #4
    4f9c:	2101      	movs	r1, #1
    4f9e:	4630      	mov	r0, r6
    4fa0:	4b0b      	ldr	r3, [pc, #44]	; (4fd0 <spi_m_async_transfer+0x60>)
    4fa2:	4798      	blx	r3
	if (txbuf) {
    4fa4:	b15d      	cbz	r5, 4fbe <spi_m_async_transfer+0x4e>
		if (!(spi->dev.char_size > 1)) {
    4fa6:	7a23      	ldrb	r3, [r4, #8]
    4fa8:	2b01      	cmp	r3, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    4faa:	6c63      	ldr	r3, [r4, #68]	; 0x44
    4fac:	bf94      	ite	ls
    4fae:	5ce9      	ldrbls	r1, [r5, r3]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    4fb0:	f835 1013 	ldrhhi.w	r1, [r5, r3, lsl #1]
    4fb4:	4630      	mov	r0, r6
    4fb6:	4b07      	ldr	r3, [pc, #28]	; (4fd4 <spi_m_async_transfer+0x64>)
    4fb8:	4798      	blx	r3
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
	}

	return ERR_NONE;
}
    4fba:	2000      	movs	r0, #0
    4fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    4fbe:	8961      	ldrh	r1, [r4, #10]
    4fc0:	4630      	mov	r0, r6
    4fc2:	4b04      	ldr	r3, [pc, #16]	; (4fd4 <spi_m_async_transfer+0x64>)
    4fc4:	4798      	blx	r3
    4fc6:	e7f8      	b.n	4fba <spi_m_async_transfer+0x4a>
    4fc8:	0000db98 	.word	0x0000db98
    4fcc:	00005de5 	.word	0x00005de5
    4fd0:	00007c19 	.word	0x00007c19
    4fd4:	00007c95 	.word	0x00007c95

00004fd8 <spi_m_async_register_callback>:
	return ERR_NONE;
}

void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
    4fd8:	b570      	push	{r4, r5, r6, lr}
    4fda:	460c      	mov	r4, r1
    4fdc:	4616      	mov	r6, r2
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));
    4fde:	4605      	mov	r5, r0
    4fe0:	b158      	cbz	r0, 4ffa <spi_m_async_register_callback+0x22>
    4fe2:	2901      	cmp	r1, #1
    4fe4:	bf8c      	ite	hi
    4fe6:	2000      	movhi	r0, #0
    4fe8:	2001      	movls	r0, #1
    4fea:	f240 1263 	movw	r2, #355	; 0x163
    4fee:	4908      	ldr	r1, [pc, #32]	; (5010 <spi_m_async_register_callback+0x38>)
    4ff0:	4b08      	ldr	r3, [pc, #32]	; (5014 <spi_m_async_register_callback+0x3c>)
    4ff2:	4798      	blx	r3

	if (SPI_M_ASYNC_CB_XFER == type) {
    4ff4:	b91c      	cbnz	r4, 4ffe <spi_m_async_register_callback+0x26>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    4ff6:	632e      	str	r6, [r5, #48]	; 0x30
    4ff8:	bd70      	pop	{r4, r5, r6, pc}
    4ffa:	2000      	movs	r0, #0
    4ffc:	e7f5      	b.n	4fea <spi_m_async_register_callback+0x12>
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    4ffe:	636e      	str	r6, [r5, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    5000:	1c32      	adds	r2, r6, #0
    5002:	bf18      	it	ne
    5004:	2201      	movne	r2, #1
    5006:	2103      	movs	r1, #3
    5008:	1d28      	adds	r0, r5, #4
    500a:	4b03      	ldr	r3, [pc, #12]	; (5018 <spi_m_async_register_callback+0x40>)
    500c:	4798      	blx	r3
    500e:	bd70      	pop	{r4, r5, r6, pc}
    5010:	0000db98 	.word	0x0000db98
    5014:	00005de5 	.word	0x00005de5
    5018:	00007d25 	.word	0x00007d25

0000501c <spi_m_async_get_io_descriptor>:
	}
}

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
    501c:	b538      	push	{r3, r4, r5, lr}
    501e:	460d      	mov	r5, r1
	ASSERT(spi && io);
    5020:	4604      	mov	r4, r0
    5022:	b158      	cbz	r0, 503c <spi_m_async_get_io_descriptor+0x20>
    5024:	1c08      	adds	r0, r1, #0
    5026:	bf18      	it	ne
    5028:	2001      	movne	r0, #1
    502a:	f240 126f 	movw	r2, #367	; 0x16f
    502e:	4904      	ldr	r1, [pc, #16]	; (5040 <spi_m_async_get_io_descriptor+0x24>)
    5030:	4b04      	ldr	r3, [pc, #16]	; (5044 <spi_m_async_get_io_descriptor+0x28>)
    5032:	4798      	blx	r3
	*io = &spi->io;
    5034:	3424      	adds	r4, #36	; 0x24
    5036:	602c      	str	r4, [r5, #0]
	return 0;
}
    5038:	2000      	movs	r0, #0
    503a:	bd38      	pop	{r3, r4, r5, pc}
    503c:	2000      	movs	r0, #0
    503e:	e7f4      	b.n	502a <spi_m_async_get_io_descriptor+0xe>
    5040:	0000db98 	.word	0x0000db98
    5044:	00005de5 	.word	0x00005de5

00005048 <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    5048:	b570      	push	{r4, r5, r6, lr}
    504a:	460d      	mov	r5, r1
    504c:	4616      	mov	r6, r2
	ASSERT(io);
    504e:	4604      	mov	r4, r0
    5050:	2298      	movs	r2, #152	; 0x98
    5052:	4907      	ldr	r1, [pc, #28]	; (5070 <_spi_m_dma_io_write+0x28>)
    5054:	3000      	adds	r0, #0
    5056:	bf18      	it	ne
    5058:	2001      	movne	r0, #1
    505a:	4b06      	ldr	r3, [pc, #24]	; (5074 <_spi_m_dma_io_write+0x2c>)
    505c:	4798      	blx	r3

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    505e:	4633      	mov	r3, r6
    5060:	2200      	movs	r2, #0
    5062:	4629      	mov	r1, r5
    5064:	f1a4 001c 	sub.w	r0, r4, #28
    5068:	4c03      	ldr	r4, [pc, #12]	; (5078 <_spi_m_dma_io_write+0x30>)
    506a:	47a0      	blx	r4
}
    506c:	bd70      	pop	{r4, r5, r6, pc}
    506e:	bf00      	nop
    5070:	0000dbb8 	.word	0x0000dbb8
    5074:	00005de5 	.word	0x00005de5
    5078:	00007f79 	.word	0x00007f79

0000507c <_spi_m_dma_io_read>:
{
    507c:	b570      	push	{r4, r5, r6, lr}
    507e:	460d      	mov	r5, r1
    5080:	4616      	mov	r6, r2
	ASSERT(io);
    5082:	4604      	mov	r4, r0
    5084:	2281      	movs	r2, #129	; 0x81
    5086:	4907      	ldr	r1, [pc, #28]	; (50a4 <_spi_m_dma_io_read+0x28>)
    5088:	3000      	adds	r0, #0
    508a:	bf18      	it	ne
    508c:	2001      	movne	r0, #1
    508e:	4b06      	ldr	r3, [pc, #24]	; (50a8 <_spi_m_dma_io_read+0x2c>)
    5090:	4798      	blx	r3
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    5092:	4633      	mov	r3, r6
    5094:	462a      	mov	r2, r5
    5096:	2100      	movs	r1, #0
    5098:	f1a4 001c 	sub.w	r0, r4, #28
    509c:	4c03      	ldr	r4, [pc, #12]	; (50ac <_spi_m_dma_io_read+0x30>)
    509e:	47a0      	blx	r4
}
    50a0:	bd70      	pop	{r4, r5, r6, pc}
    50a2:	bf00      	nop
    50a4:	0000dbb8 	.word	0x0000dbb8
    50a8:	00005de5 	.word	0x00005de5
    50ac:	00007f79 	.word	0x00007f79

000050b0 <spi_m_dma_init>:
{
    50b0:	b538      	push	{r3, r4, r5, lr}
    50b2:	460c      	mov	r4, r1
	ASSERT(spi && hw);
    50b4:	4605      	mov	r5, r0
    50b6:	b1a0      	cbz	r0, 50e2 <spi_m_dma_init+0x32>
    50b8:	1c08      	adds	r0, r1, #0
    50ba:	bf18      	it	ne
    50bc:	2001      	movne	r0, #1
    50be:	223b      	movs	r2, #59	; 0x3b
    50c0:	4909      	ldr	r1, [pc, #36]	; (50e8 <spi_m_dma_init+0x38>)
    50c2:	4b0a      	ldr	r3, [pc, #40]	; (50ec <spi_m_dma_init+0x3c>)
    50c4:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    50c6:	4628      	mov	r0, r5
    50c8:	f840 4f04 	str.w	r4, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    50cc:	4621      	mov	r1, r4
    50ce:	4b08      	ldr	r3, [pc, #32]	; (50f0 <spi_m_dma_init+0x40>)
    50d0:	4798      	blx	r3
	if (rc) {
    50d2:	4603      	mov	r3, r0
    50d4:	b918      	cbnz	r0, 50de <spi_m_dma_init+0x2e>
	spi->io.read  = _spi_m_dma_io_read;
    50d6:	4a07      	ldr	r2, [pc, #28]	; (50f4 <spi_m_dma_init+0x44>)
    50d8:	626a      	str	r2, [r5, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    50da:	4a07      	ldr	r2, [pc, #28]	; (50f8 <spi_m_dma_init+0x48>)
    50dc:	622a      	str	r2, [r5, #32]
}
    50de:	4618      	mov	r0, r3
    50e0:	bd38      	pop	{r3, r4, r5, pc}
    50e2:	2000      	movs	r0, #0
    50e4:	e7eb      	b.n	50be <spi_m_dma_init+0xe>
    50e6:	bf00      	nop
    50e8:	0000dbb8 	.word	0x0000dbb8
    50ec:	00005de5 	.word	0x00005de5
    50f0:	00007d5d 	.word	0x00007d5d
    50f4:	0000507d 	.word	0x0000507d
    50f8:	00005049 	.word	0x00005049

000050fc <spi_m_dma_enable>:
{
    50fc:	b510      	push	{r4, lr}
	ASSERT(spi);
    50fe:	4604      	mov	r4, r0
    5100:	2251      	movs	r2, #81	; 0x51
    5102:	4905      	ldr	r1, [pc, #20]	; (5118 <spi_m_dma_enable+0x1c>)
    5104:	3000      	adds	r0, #0
    5106:	bf18      	it	ne
    5108:	2001      	movne	r0, #1
    510a:	4b04      	ldr	r3, [pc, #16]	; (511c <spi_m_dma_enable+0x20>)
    510c:	4798      	blx	r3
	_spi_m_dma_enable(&spi->dev);
    510e:	1d20      	adds	r0, r4, #4
    5110:	4b03      	ldr	r3, [pc, #12]	; (5120 <spi_m_dma_enable+0x24>)
    5112:	4798      	blx	r3
    5114:	bd10      	pop	{r4, pc}
    5116:	bf00      	nop
    5118:	0000dbb8 	.word	0x0000dbb8
    511c:	00005de5 	.word	0x00005de5
    5120:	00007ed9 	.word	0x00007ed9

00005124 <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    5124:	b570      	push	{r4, r5, r6, lr}
    5126:	460d      	mov	r5, r1
    5128:	4616      	mov	r6, r2
	ASSERT(spi);
    512a:	4604      	mov	r4, r0
    512c:	22a8      	movs	r2, #168	; 0xa8
    512e:	4906      	ldr	r1, [pc, #24]	; (5148 <spi_m_dma_register_callback+0x24>)
    5130:	3000      	adds	r0, #0
    5132:	bf18      	it	ne
    5134:	2001      	movne	r0, #1
    5136:	4b05      	ldr	r3, [pc, #20]	; (514c <spi_m_dma_register_callback+0x28>)
    5138:	4798      	blx	r3
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    513a:	4632      	mov	r2, r6
    513c:	4629      	mov	r1, r5
    513e:	1d20      	adds	r0, r4, #4
    5140:	4b03      	ldr	r3, [pc, #12]	; (5150 <spi_m_dma_register_callback+0x2c>)
    5142:	4798      	blx	r3
    5144:	bd70      	pop	{r4, r5, r6, pc}
    5146:	bf00      	nop
    5148:	0000dbb8 	.word	0x0000dbb8
    514c:	00005de5 	.word	0x00005de5
    5150:	00007f09 	.word	0x00007f09

00005154 <spi_m_dma_get_io_descriptor>:
}

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
    5154:	b538      	push	{r3, r4, r5, lr}
    5156:	460d      	mov	r5, r1
	ASSERT(spi && io);
    5158:	4604      	mov	r4, r0
    515a:	b150      	cbz	r0, 5172 <spi_m_dma_get_io_descriptor+0x1e>
    515c:	1c08      	adds	r0, r1, #0
    515e:	bf18      	it	ne
    5160:	2001      	movne	r0, #1
    5162:	22ae      	movs	r2, #174	; 0xae
    5164:	4904      	ldr	r1, [pc, #16]	; (5178 <spi_m_dma_get_io_descriptor+0x24>)
    5166:	4b05      	ldr	r3, [pc, #20]	; (517c <spi_m_dma_get_io_descriptor+0x28>)
    5168:	4798      	blx	r3
	*io = &spi->io;
    516a:	3420      	adds	r4, #32
    516c:	602c      	str	r4, [r5, #0]

	return 0;
}
    516e:	2000      	movs	r0, #0
    5170:	bd38      	pop	{r3, r4, r5, pc}
    5172:	2000      	movs	r0, #0
    5174:	e7f5      	b.n	5162 <spi_m_dma_get_io_descriptor+0xe>
    5176:	bf00      	nop
    5178:	0000dbb8 	.word	0x0000dbb8
    517c:	00005de5 	.word	0x00005de5

00005180 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    5180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5182:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    5184:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    5186:	b12f      	cbz	r7, 5194 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    5188:	688d      	ldr	r5, [r1, #8]
    518a:	463c      	mov	r4, r7
    518c:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    518e:	f1c2 0e01 	rsb	lr, r2, #1
    5192:	e00b      	b.n	51ac <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    5194:	4b0e      	ldr	r3, [pc, #56]	; (51d0 <timer_add_timer_task+0x50>)
    5196:	4798      	blx	r3
		return;
    5198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    519a:	4473      	add	r3, lr
    519c:	68a0      	ldr	r0, [r4, #8]
    519e:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    51a0:	42ab      	cmp	r3, r5
    51a2:	d20a      	bcs.n	51ba <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    51a4:	6823      	ldr	r3, [r4, #0]
    51a6:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    51a8:	b153      	cbz	r3, 51c0 <timer_add_timer_task+0x40>
    51aa:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    51ac:	6863      	ldr	r3, [r4, #4]
    51ae:	4293      	cmp	r3, r2
    51b0:	d8f3      	bhi.n	519a <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    51b2:	68a0      	ldr	r0, [r4, #8]
    51b4:	4403      	add	r3, r0
    51b6:	1a9b      	subs	r3, r3, r2
    51b8:	e7f2      	b.n	51a0 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    51ba:	42a7      	cmp	r7, r4
    51bc:	d004      	beq.n	51c8 <timer_add_timer_task+0x48>
    51be:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    51c0:	4620      	mov	r0, r4
    51c2:	4b04      	ldr	r3, [pc, #16]	; (51d4 <timer_add_timer_task+0x54>)
    51c4:	4798      	blx	r3
    51c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    51c8:	4660      	mov	r0, ip
    51ca:	4b01      	ldr	r3, [pc, #4]	; (51d0 <timer_add_timer_task+0x50>)
    51cc:	4798      	blx	r3
    51ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51d0:	00005e0d 	.word	0x00005e0d
    51d4:	00005e39 	.word	0x00005e39

000051d8 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    51d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    51dc:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    51de:	6907      	ldr	r7, [r0, #16]
    51e0:	3701      	adds	r7, #1
    51e2:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    51e4:	7e03      	ldrb	r3, [r0, #24]
    51e6:	f013 0f01 	tst.w	r3, #1
    51ea:	d113      	bne.n	5214 <timer_process_counted+0x3c>
    51ec:	7e03      	ldrb	r3, [r0, #24]
    51ee:	f013 0f02 	tst.w	r3, #2
    51f2:	d10f      	bne.n	5214 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    51f4:	b354      	cbz	r4, 524c <timer_process_counted+0x74>
    51f6:	6863      	ldr	r3, [r4, #4]
    51f8:	1afb      	subs	r3, r7, r3
    51fa:	68a2      	ldr	r2, [r4, #8]
    51fc:	4293      	cmp	r3, r2
    51fe:	d307      	bcc.n	5210 <timer_process_counted+0x38>
    5200:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    5202:	f100 0814 	add.w	r8, r0, #20
    5206:	f8df 9048 	ldr.w	r9, [pc, #72]	; 5250 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    520a:	f8df a048 	ldr.w	sl, [pc, #72]	; 5254 <timer_process_counted+0x7c>
    520e:	e012      	b.n	5236 <timer_process_counted+0x5e>
    5210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    5214:	7e03      	ldrb	r3, [r0, #24]
    5216:	f043 0302 	orr.w	r3, r3, #2
    521a:	7603      	strb	r3, [r0, #24]
		return;
    521c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5220:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    5222:	68e3      	ldr	r3, [r4, #12]
    5224:	4620      	mov	r0, r4
    5226:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    5228:	b185      	cbz	r5, 524c <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    522a:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    522c:	686b      	ldr	r3, [r5, #4]
    522e:	1afb      	subs	r3, r7, r3
    5230:	68aa      	ldr	r2, [r5, #8]
    5232:	4293      	cmp	r3, r2
    5234:	d30a      	bcc.n	524c <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    5236:	4640      	mov	r0, r8
    5238:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    523a:	7c23      	ldrb	r3, [r4, #16]
    523c:	2b01      	cmp	r3, #1
    523e:	d1ef      	bne.n	5220 <timer_process_counted+0x48>
			tmp->time_label = time;
    5240:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    5242:	463a      	mov	r2, r7
    5244:	4621      	mov	r1, r4
    5246:	4640      	mov	r0, r8
    5248:	47d0      	blx	sl
    524a:	e7e9      	b.n	5220 <timer_process_counted+0x48>
    524c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5250:	00005e81 	.word	0x00005e81
    5254:	00005181 	.word	0x00005181

00005258 <timer_init>:
{
    5258:	b570      	push	{r4, r5, r6, lr}
    525a:	460e      	mov	r6, r1
    525c:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    525e:	4604      	mov	r4, r0
    5260:	b190      	cbz	r0, 5288 <timer_init+0x30>
    5262:	b199      	cbz	r1, 528c <timer_init+0x34>
    5264:	1c10      	adds	r0, r2, #0
    5266:	bf18      	it	ne
    5268:	2001      	movne	r0, #1
    526a:	223b      	movs	r2, #59	; 0x3b
    526c:	4908      	ldr	r1, [pc, #32]	; (5290 <timer_init+0x38>)
    526e:	4b09      	ldr	r3, [pc, #36]	; (5294 <timer_init+0x3c>)
    5270:	4798      	blx	r3
	descr->func = func;
    5272:	4620      	mov	r0, r4
    5274:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    5278:	682b      	ldr	r3, [r5, #0]
    527a:	4631      	mov	r1, r6
    527c:	4798      	blx	r3
	descr->time                           = 0;
    527e:	2000      	movs	r0, #0
    5280:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    5282:	4b05      	ldr	r3, [pc, #20]	; (5298 <timer_init+0x40>)
    5284:	6063      	str	r3, [r4, #4]
}
    5286:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    5288:	2000      	movs	r0, #0
    528a:	e7ee      	b.n	526a <timer_init+0x12>
    528c:	2000      	movs	r0, #0
    528e:	e7ec      	b.n	526a <timer_init+0x12>
    5290:	0000dbd4 	.word	0x0000dbd4
    5294:	00005de5 	.word	0x00005de5
    5298:	000051d9 	.word	0x000051d9

0000529c <timer_start>:
{
    529c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && descr->func);
    529e:	4604      	mov	r4, r0
    52a0:	b198      	cbz	r0, 52ca <timer_start+0x2e>
    52a2:	6800      	ldr	r0, [r0, #0]
    52a4:	3000      	adds	r0, #0
    52a6:	bf18      	it	ne
    52a8:	2001      	movne	r0, #1
    52aa:	2254      	movs	r2, #84	; 0x54
    52ac:	4909      	ldr	r1, [pc, #36]	; (52d4 <timer_start+0x38>)
    52ae:	4b0a      	ldr	r3, [pc, #40]	; (52d8 <timer_start+0x3c>)
    52b0:	4798      	blx	r3
	if (descr->func->is_timer_started(&descr->device)) {
    52b2:	1d25      	adds	r5, r4, #4
    52b4:	6823      	ldr	r3, [r4, #0]
    52b6:	699b      	ldr	r3, [r3, #24]
    52b8:	4628      	mov	r0, r5
    52ba:	4798      	blx	r3
    52bc:	b938      	cbnz	r0, 52ce <timer_start+0x32>
	descr->func->start_timer(&descr->device);
    52be:	6823      	ldr	r3, [r4, #0]
    52c0:	689b      	ldr	r3, [r3, #8]
    52c2:	4628      	mov	r0, r5
    52c4:	4798      	blx	r3
	return ERR_NONE;
    52c6:	2000      	movs	r0, #0
    52c8:	bd38      	pop	{r3, r4, r5, pc}
    52ca:	2000      	movs	r0, #0
    52cc:	e7ed      	b.n	52aa <timer_start+0xe>
		return ERR_DENIED;
    52ce:	f06f 0010 	mvn.w	r0, #16
}
    52d2:	bd38      	pop	{r3, r4, r5, pc}
    52d4:	0000dbd4 	.word	0x0000dbd4
    52d8:	00005de5 	.word	0x00005de5

000052dc <timer_add_task>:
{
    52dc:	b570      	push	{r4, r5, r6, lr}
    52de:	b082      	sub	sp, #8
    52e0:	460d      	mov	r5, r1
	ASSERT(descr && task && descr->func);
    52e2:	4604      	mov	r4, r0
    52e4:	b328      	cbz	r0, 5332 <timer_add_task+0x56>
    52e6:	b331      	cbz	r1, 5336 <timer_add_task+0x5a>
    52e8:	6800      	ldr	r0, [r0, #0]
    52ea:	3000      	adds	r0, #0
    52ec:	bf18      	it	ne
    52ee:	2001      	movne	r0, #1
    52f0:	227b      	movs	r2, #123	; 0x7b
    52f2:	4920      	ldr	r1, [pc, #128]	; (5374 <timer_add_task+0x98>)
    52f4:	4b20      	ldr	r3, [pc, #128]	; (5378 <timer_add_task+0x9c>)
    52f6:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    52f8:	7f23      	ldrb	r3, [r4, #28]
    52fa:	f043 0301 	orr.w	r3, r3, #1
    52fe:	7723      	strb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    5300:	f104 0618 	add.w	r6, r4, #24
    5304:	4629      	mov	r1, r5
    5306:	4630      	mov	r0, r6
    5308:	4b1c      	ldr	r3, [pc, #112]	; (537c <timer_add_task+0xa0>)
    530a:	4798      	blx	r3
    530c:	b9a8      	cbnz	r0, 533a <timer_add_task+0x5e>
	task->time_label = descr->time;
    530e:	6963      	ldr	r3, [r4, #20]
    5310:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    5312:	6962      	ldr	r2, [r4, #20]
    5314:	4629      	mov	r1, r5
    5316:	4630      	mov	r0, r6
    5318:	4b19      	ldr	r3, [pc, #100]	; (5380 <timer_add_task+0xa4>)
    531a:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    531c:	7f23      	ldrb	r3, [r4, #28]
    531e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    5322:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    5324:	7f23      	ldrb	r3, [r4, #28]
    5326:	f013 0f02 	tst.w	r3, #2
    532a:	d112      	bne.n	5352 <timer_add_task+0x76>
	return ERR_NONE;
    532c:	2000      	movs	r0, #0
}
    532e:	b002      	add	sp, #8
    5330:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && task && descr->func);
    5332:	2000      	movs	r0, #0
    5334:	e7dc      	b.n	52f0 <timer_add_task+0x14>
    5336:	2000      	movs	r0, #0
    5338:	e7da      	b.n	52f0 <timer_add_task+0x14>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    533a:	7f23      	ldrb	r3, [r4, #28]
    533c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    5340:	7723      	strb	r3, [r4, #28]
		ASSERT(false);
    5342:	2280      	movs	r2, #128	; 0x80
    5344:	490b      	ldr	r1, [pc, #44]	; (5374 <timer_add_task+0x98>)
    5346:	2000      	movs	r0, #0
    5348:	4b0b      	ldr	r3, [pc, #44]	; (5378 <timer_add_task+0x9c>)
    534a:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    534c:	f06f 0011 	mvn.w	r0, #17
    5350:	e7ed      	b.n	532e <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
    5352:	a801      	add	r0, sp, #4
    5354:	4b0b      	ldr	r3, [pc, #44]	; (5384 <timer_add_task+0xa8>)
    5356:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    5358:	7f23      	ldrb	r3, [r4, #28]
    535a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    535e:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    5360:	6823      	ldr	r3, [r4, #0]
    5362:	69db      	ldr	r3, [r3, #28]
    5364:	1d20      	adds	r0, r4, #4
    5366:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    5368:	a801      	add	r0, sp, #4
    536a:	4b07      	ldr	r3, [pc, #28]	; (5388 <timer_add_task+0xac>)
    536c:	4798      	blx	r3
	return ERR_NONE;
    536e:	2000      	movs	r0, #0
    5370:	e7dd      	b.n	532e <timer_add_task+0x52>
    5372:	bf00      	nop
    5374:	0000dbd4 	.word	0x0000dbd4
    5378:	00005de5 	.word	0x00005de5
    537c:	00005deb 	.word	0x00005deb
    5380:	00005181 	.word	0x00005181
    5384:	000049f1 	.word	0x000049f1
    5388:	000049ff 	.word	0x000049ff

0000538c <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    538c:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    538e:	2300      	movs	r3, #0
    5390:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    5392:	69c3      	ldr	r3, [r0, #28]
    5394:	b11b      	cbz	r3, 539e <usart_transmission_complete+0x12>
    5396:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    539a:	4610      	mov	r0, r2
    539c:	4798      	blx	r3
    539e:	bd08      	pop	{r3, pc}

000053a0 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    53a0:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    53a2:	2300      	movs	r3, #0
    53a4:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    53a6:	6a43      	ldr	r3, [r0, #36]	; 0x24
    53a8:	b11b      	cbz	r3, 53b2 <usart_error+0x12>
    53aa:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    53ae:	4610      	mov	r0, r2
    53b0:	4798      	blx	r3
    53b2:	bd08      	pop	{r3, pc}

000053b4 <usart_fill_rx_buffer>:
{
    53b4:	b538      	push	{r3, r4, r5, lr}
    53b6:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    53b8:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    53bc:	302c      	adds	r0, #44	; 0x2c
    53be:	4b03      	ldr	r3, [pc, #12]	; (53cc <usart_fill_rx_buffer+0x18>)
    53c0:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    53c2:	6a23      	ldr	r3, [r4, #32]
    53c4:	b10b      	cbz	r3, 53ca <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    53c6:	4628      	mov	r0, r5
    53c8:	4798      	blx	r3
    53ca:	bd38      	pop	{r3, r4, r5, pc}
    53cc:	00005f21 	.word	0x00005f21

000053d0 <usart_async_write>:
{
    53d0:	b570      	push	{r4, r5, r6, lr}
    53d2:	460e      	mov	r6, r1
    53d4:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    53d6:	4604      	mov	r4, r0
    53d8:	b1e0      	cbz	r0, 5414 <usart_async_write+0x44>
    53da:	b1e9      	cbz	r1, 5418 <usart_async_write+0x48>
    53dc:	1c10      	adds	r0, r2, #0
    53de:	bf18      	it	ne
    53e0:	2001      	movne	r0, #1
    53e2:	f240 123b 	movw	r2, #315	; 0x13b
    53e6:	490f      	ldr	r1, [pc, #60]	; (5424 <usart_async_write+0x54>)
    53e8:	4b0f      	ldr	r3, [pc, #60]	; (5428 <usart_async_write+0x58>)
    53ea:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    53ec:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    53f0:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    53f4:	429a      	cmp	r2, r3
    53f6:	d111      	bne.n	541c <usart_async_write+0x4c>
	descr->tx_buffer        = (uint8_t *)buf;
    53f8:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    53fa:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    53fe:	2300      	movs	r3, #0
    5400:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    5404:	2301      	movs	r3, #1
    5406:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    5408:	f104 0008 	add.w	r0, r4, #8
    540c:	4b07      	ldr	r3, [pc, #28]	; (542c <usart_async_write+0x5c>)
    540e:	4798      	blx	r3
	return (int32_t)length;
    5410:	4628      	mov	r0, r5
    5412:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    5414:	2000      	movs	r0, #0
    5416:	e7e4      	b.n	53e2 <usart_async_write+0x12>
    5418:	2000      	movs	r0, #0
    541a:	e7e2      	b.n	53e2 <usart_async_write+0x12>
		return ERR_NO_RESOURCE;
    541c:	f06f 001b 	mvn.w	r0, #27
}
    5420:	bd70      	pop	{r4, r5, r6, pc}
    5422:	bf00      	nop
    5424:	0000dbec 	.word	0x0000dbec
    5428:	00005de5 	.word	0x00005de5
    542c:	00007523 	.word	0x00007523

00005430 <usart_process_byte_sent>:
{
    5430:	b510      	push	{r4, lr}
    5432:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    5434:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    5436:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    543a:	429a      	cmp	r2, r3
    543c:	d009      	beq.n	5452 <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    543e:	6c02      	ldr	r2, [r0, #64]	; 0x40
    5440:	1c59      	adds	r1, r3, #1
    5442:	8781      	strh	r1, [r0, #60]	; 0x3c
    5444:	5cd1      	ldrb	r1, [r2, r3]
    5446:	4b04      	ldr	r3, [pc, #16]	; (5458 <usart_process_byte_sent+0x28>)
    5448:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    544a:	4620      	mov	r0, r4
    544c:	4b03      	ldr	r3, [pc, #12]	; (545c <usart_process_byte_sent+0x2c>)
    544e:	4798      	blx	r3
    5450:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    5452:	4b03      	ldr	r3, [pc, #12]	; (5460 <usart_process_byte_sent+0x30>)
    5454:	4798      	blx	r3
    5456:	bd10      	pop	{r4, pc}
    5458:	000074f7 	.word	0x000074f7
    545c:	00007523 	.word	0x00007523
    5460:	0000752b 	.word	0x0000752b

00005464 <usart_async_read>:
{
    5464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5468:	b082      	sub	sp, #8
    546a:	460f      	mov	r7, r1
    546c:	4690      	mov	r8, r2
	ASSERT(descr && buf && length);
    546e:	4606      	mov	r6, r0
    5470:	b1a0      	cbz	r0, 549c <usart_async_read+0x38>
    5472:	b199      	cbz	r1, 549c <usart_async_read+0x38>
    5474:	2a00      	cmp	r2, #0
    5476:	d12d      	bne.n	54d4 <usart_async_read+0x70>
    5478:	f44f 72ac 	mov.w	r2, #344	; 0x158
    547c:	4929      	ldr	r1, [pc, #164]	; (5524 <usart_async_read+0xc0>)
    547e:	2000      	movs	r0, #0
    5480:	4b29      	ldr	r3, [pc, #164]	; (5528 <usart_async_read+0xc4>)
    5482:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    5484:	a801      	add	r0, sp, #4
    5486:	4b29      	ldr	r3, [pc, #164]	; (552c <usart_async_read+0xc8>)
    5488:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    548a:	f106 0034 	add.w	r0, r6, #52	; 0x34
    548e:	4b28      	ldr	r3, [pc, #160]	; (5530 <usart_async_read+0xcc>)
    5490:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    5492:	a801      	add	r0, sp, #4
    5494:	4b27      	ldr	r3, [pc, #156]	; (5534 <usart_async_read+0xd0>)
    5496:	4798      	blx	r3
	uint16_t                       was_read = 0;
    5498:	2500      	movs	r5, #0
	return (int32_t)was_read;
    549a:	e03e      	b.n	551a <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    549c:	f44f 72ac 	mov.w	r2, #344	; 0x158
    54a0:	4920      	ldr	r1, [pc, #128]	; (5524 <usart_async_read+0xc0>)
    54a2:	2000      	movs	r0, #0
    54a4:	4b20      	ldr	r3, [pc, #128]	; (5528 <usart_async_read+0xc4>)
    54a6:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    54a8:	a801      	add	r0, sp, #4
    54aa:	4b20      	ldr	r3, [pc, #128]	; (552c <usart_async_read+0xc8>)
    54ac:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    54ae:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    54b2:	4650      	mov	r0, sl
    54b4:	4b1e      	ldr	r3, [pc, #120]	; (5530 <usart_async_read+0xcc>)
    54b6:	4798      	blx	r3
    54b8:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    54ba:	a801      	add	r0, sp, #4
    54bc:	4b1d      	ldr	r3, [pc, #116]	; (5534 <usart_async_read+0xd0>)
    54be:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    54c0:	f1b9 0f00 	cmp.w	r9, #0
    54c4:	d004      	beq.n	54d0 <usart_async_read+0x6c>
    54c6:	f1b8 0f00 	cmp.w	r8, #0
    54ca:	d119      	bne.n	5500 <usart_async_read+0x9c>
	uint16_t                       was_read = 0;
    54cc:	2500      	movs	r5, #0
    54ce:	e024      	b.n	551a <usart_async_read+0xb6>
    54d0:	2500      	movs	r5, #0
    54d2:	e022      	b.n	551a <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    54d4:	f44f 72ac 	mov.w	r2, #344	; 0x158
    54d8:	4912      	ldr	r1, [pc, #72]	; (5524 <usart_async_read+0xc0>)
    54da:	2001      	movs	r0, #1
    54dc:	4b12      	ldr	r3, [pc, #72]	; (5528 <usart_async_read+0xc4>)
    54de:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    54e0:	a801      	add	r0, sp, #4
    54e2:	4b12      	ldr	r3, [pc, #72]	; (552c <usart_async_read+0xc8>)
    54e4:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    54e6:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    54ea:	4650      	mov	r0, sl
    54ec:	4b10      	ldr	r3, [pc, #64]	; (5530 <usart_async_read+0xcc>)
    54ee:	4798      	blx	r3
    54f0:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    54f2:	a801      	add	r0, sp, #4
    54f4:	4b0f      	ldr	r3, [pc, #60]	; (5534 <usart_async_read+0xd0>)
    54f6:	4798      	blx	r3
	uint16_t                       was_read = 0;
    54f8:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
    54fa:	f1b9 0f00 	cmp.w	r9, #0
    54fe:	d00c      	beq.n	551a <usart_async_read+0xb6>
{
    5500:	2400      	movs	r4, #0
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    5502:	4e0d      	ldr	r6, [pc, #52]	; (5538 <usart_async_read+0xd4>)
    5504:	1c60      	adds	r0, r4, #1
    5506:	b285      	uxth	r5, r0
    5508:	1939      	adds	r1, r7, r4
    550a:	4650      	mov	r0, sl
    550c:	47b0      	blx	r6
    550e:	3401      	adds	r4, #1
	while ((was_read < num) && (was_read < length)) {
    5510:	454c      	cmp	r4, r9
    5512:	d202      	bcs.n	551a <usart_async_read+0xb6>
    5514:	b2a3      	uxth	r3, r4
    5516:	4598      	cmp	r8, r3
    5518:	d8f4      	bhi.n	5504 <usart_async_read+0xa0>
}
    551a:	4628      	mov	r0, r5
    551c:	b002      	add	sp, #8
    551e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5522:	bf00      	nop
    5524:	0000dbec 	.word	0x0000dbec
    5528:	00005de5 	.word	0x00005de5
    552c:	000049f1 	.word	0x000049f1
    5530:	00005f61 	.word	0x00005f61
    5534:	000049ff 	.word	0x000049ff
    5538:	00005edd 	.word	0x00005edd

0000553c <usart_async_init>:
{
    553c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    553e:	460d      	mov	r5, r1
    5540:	4616      	mov	r6, r2
    5542:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    5544:	4604      	mov	r4, r0
    5546:	b320      	cbz	r0, 5592 <usart_async_init+0x56>
    5548:	b329      	cbz	r1, 5596 <usart_async_init+0x5a>
    554a:	b332      	cbz	r2, 559a <usart_async_init+0x5e>
    554c:	1c18      	adds	r0, r3, #0
    554e:	bf18      	it	ne
    5550:	2001      	movne	r0, #1
    5552:	223a      	movs	r2, #58	; 0x3a
    5554:	4913      	ldr	r1, [pc, #76]	; (55a4 <usart_async_init+0x68>)
    5556:	4b14      	ldr	r3, [pc, #80]	; (55a8 <usart_async_init+0x6c>)
    5558:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    555a:	463a      	mov	r2, r7
    555c:	4631      	mov	r1, r6
    555e:	f104 0034 	add.w	r0, r4, #52	; 0x34
    5562:	4b12      	ldr	r3, [pc, #72]	; (55ac <usart_async_init+0x70>)
    5564:	4798      	blx	r3
    5566:	b9d0      	cbnz	r0, 559e <usart_async_init+0x62>
	init_status = _usart_async_init(&descr->device, hw);
    5568:	4629      	mov	r1, r5
    556a:	f104 0008 	add.w	r0, r4, #8
    556e:	4b10      	ldr	r3, [pc, #64]	; (55b0 <usart_async_init+0x74>)
    5570:	4798      	blx	r3
	if (init_status) {
    5572:	4603      	mov	r3, r0
    5574:	b958      	cbnz	r0, 558e <usart_async_init+0x52>
	descr->io.read  = usart_async_read;
    5576:	4a0f      	ldr	r2, [pc, #60]	; (55b4 <usart_async_init+0x78>)
    5578:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    557a:	4a0f      	ldr	r2, [pc, #60]	; (55b8 <usart_async_init+0x7c>)
    557c:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    557e:	4a0f      	ldr	r2, [pc, #60]	; (55bc <usart_async_init+0x80>)
    5580:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    5582:	4a0f      	ldr	r2, [pc, #60]	; (55c0 <usart_async_init+0x84>)
    5584:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    5586:	4a0f      	ldr	r2, [pc, #60]	; (55c4 <usart_async_init+0x88>)
    5588:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    558a:	4a0f      	ldr	r2, [pc, #60]	; (55c8 <usart_async_init+0x8c>)
    558c:	6162      	str	r2, [r4, #20]
}
    558e:	4618      	mov	r0, r3
    5590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    5592:	2000      	movs	r0, #0
    5594:	e7dd      	b.n	5552 <usart_async_init+0x16>
    5596:	2000      	movs	r0, #0
    5598:	e7db      	b.n	5552 <usart_async_init+0x16>
    559a:	2000      	movs	r0, #0
    559c:	e7d9      	b.n	5552 <usart_async_init+0x16>
		return ERR_INVALID_ARG;
    559e:	f06f 030c 	mvn.w	r3, #12
    55a2:	e7f4      	b.n	558e <usart_async_init+0x52>
    55a4:	0000dbec 	.word	0x0000dbec
    55a8:	00005de5 	.word	0x00005de5
    55ac:	00005e8d 	.word	0x00005e8d
    55b0:	00007429 	.word	0x00007429
    55b4:	00005465 	.word	0x00005465
    55b8:	000053d1 	.word	0x000053d1
    55bc:	00005431 	.word	0x00005431
    55c0:	000053b5 	.word	0x000053b5
    55c4:	0000538d 	.word	0x0000538d
    55c8:	000053a1 	.word	0x000053a1

000055cc <usart_async_enable>:
{
    55cc:	b510      	push	{r4, lr}
	ASSERT(descr);
    55ce:	4604      	mov	r4, r0
    55d0:	2261      	movs	r2, #97	; 0x61
    55d2:	4906      	ldr	r1, [pc, #24]	; (55ec <usart_async_enable+0x20>)
    55d4:	3000      	adds	r0, #0
    55d6:	bf18      	it	ne
    55d8:	2001      	movne	r0, #1
    55da:	4b05      	ldr	r3, [pc, #20]	; (55f0 <usart_async_enable+0x24>)
    55dc:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    55de:	f104 0008 	add.w	r0, r4, #8
    55e2:	4b04      	ldr	r3, [pc, #16]	; (55f4 <usart_async_enable+0x28>)
    55e4:	4798      	blx	r3
}
    55e6:	2000      	movs	r0, #0
    55e8:	bd10      	pop	{r4, pc}
    55ea:	bf00      	nop
    55ec:	0000dbec 	.word	0x0000dbec
    55f0:	00005de5 	.word	0x00005de5
    55f4:	000074b9 	.word	0x000074b9

000055f8 <usart_async_disable>:
{
    55f8:	b510      	push	{r4, lr}
	ASSERT(descr);
    55fa:	4604      	mov	r4, r0
    55fc:	226c      	movs	r2, #108	; 0x6c
    55fe:	4906      	ldr	r1, [pc, #24]	; (5618 <usart_async_disable+0x20>)
    5600:	3000      	adds	r0, #0
    5602:	bf18      	it	ne
    5604:	2001      	movne	r0, #1
    5606:	4b05      	ldr	r3, [pc, #20]	; (561c <usart_async_disable+0x24>)
    5608:	4798      	blx	r3
	_usart_async_disable(&descr->device);
    560a:	f104 0008 	add.w	r0, r4, #8
    560e:	4b04      	ldr	r3, [pc, #16]	; (5620 <usart_async_disable+0x28>)
    5610:	4798      	blx	r3
}
    5612:	2000      	movs	r0, #0
    5614:	bd10      	pop	{r4, pc}
    5616:	bf00      	nop
    5618:	0000dbec 	.word	0x0000dbec
    561c:	00005de5 	.word	0x00005de5
    5620:	000074cd 	.word	0x000074cd

00005624 <usart_async_get_io_descriptor>:
{
    5624:	b538      	push	{r3, r4, r5, lr}
    5626:	460c      	mov	r4, r1
	ASSERT(descr && io);
    5628:	4605      	mov	r5, r0
    562a:	b148      	cbz	r0, 5640 <usart_async_get_io_descriptor+0x1c>
    562c:	1c08      	adds	r0, r1, #0
    562e:	bf18      	it	ne
    5630:	2001      	movne	r0, #1
    5632:	2277      	movs	r2, #119	; 0x77
    5634:	4903      	ldr	r1, [pc, #12]	; (5644 <usart_async_get_io_descriptor+0x20>)
    5636:	4b04      	ldr	r3, [pc, #16]	; (5648 <usart_async_get_io_descriptor+0x24>)
    5638:	4798      	blx	r3
	*io = &descr->io;
    563a:	6025      	str	r5, [r4, #0]
}
    563c:	2000      	movs	r0, #0
    563e:	bd38      	pop	{r3, r4, r5, pc}
    5640:	2000      	movs	r0, #0
    5642:	e7f6      	b.n	5632 <usart_async_get_io_descriptor+0xe>
    5644:	0000dbec 	.word	0x0000dbec
    5648:	00005de5 	.word	0x00005de5

0000564c <usart_async_register_callback>:
{
    564c:	b570      	push	{r4, r5, r6, lr}
    564e:	460c      	mov	r4, r1
    5650:	4616      	mov	r6, r2
	ASSERT(descr);
    5652:	4605      	mov	r5, r0
    5654:	2283      	movs	r2, #131	; 0x83
    5656:	4917      	ldr	r1, [pc, #92]	; (56b4 <usart_async_register_callback+0x68>)
    5658:	3000      	adds	r0, #0
    565a:	bf18      	it	ne
    565c:	2001      	movne	r0, #1
    565e:	4b16      	ldr	r3, [pc, #88]	; (56b8 <usart_async_register_callback+0x6c>)
    5660:	4798      	blx	r3
	switch (type) {
    5662:	2c01      	cmp	r4, #1
    5664:	d010      	beq.n	5688 <usart_async_register_callback+0x3c>
    5666:	b124      	cbz	r4, 5672 <usart_async_register_callback+0x26>
    5668:	2c02      	cmp	r4, #2
    566a:	d018      	beq.n	569e <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    566c:	f06f 000c 	mvn.w	r0, #12
}
    5670:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    5672:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    5674:	1c32      	adds	r2, r6, #0
    5676:	bf18      	it	ne
    5678:	2201      	movne	r2, #1
    567a:	2101      	movs	r1, #1
    567c:	f105 0008 	add.w	r0, r5, #8
    5680:	4b0e      	ldr	r3, [pc, #56]	; (56bc <usart_async_register_callback+0x70>)
    5682:	4798      	blx	r3
	return ERR_NONE;
    5684:	2000      	movs	r0, #0
		break;
    5686:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    5688:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    568a:	1c32      	adds	r2, r6, #0
    568c:	bf18      	it	ne
    568e:	2201      	movne	r2, #1
    5690:	2102      	movs	r1, #2
    5692:	f105 0008 	add.w	r0, r5, #8
    5696:	4b09      	ldr	r3, [pc, #36]	; (56bc <usart_async_register_callback+0x70>)
    5698:	4798      	blx	r3
	return ERR_NONE;
    569a:	2000      	movs	r0, #0
		break;
    569c:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    569e:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    56a0:	1c32      	adds	r2, r6, #0
    56a2:	bf18      	it	ne
    56a4:	2201      	movne	r2, #1
    56a6:	2103      	movs	r1, #3
    56a8:	f105 0008 	add.w	r0, r5, #8
    56ac:	4b03      	ldr	r3, [pc, #12]	; (56bc <usart_async_register_callback+0x70>)
    56ae:	4798      	blx	r3
	return ERR_NONE;
    56b0:	2000      	movs	r0, #0
		break;
    56b2:	bd70      	pop	{r4, r5, r6, pc}
    56b4:	0000dbec 	.word	0x0000dbec
    56b8:	00005de5 	.word	0x00005de5
    56bc:	00007535 	.word	0x00007535

000056c0 <usart_async_set_parity>:
{
    56c0:	b538      	push	{r3, r4, r5, lr}
    56c2:	460d      	mov	r5, r1
	ASSERT(descr);
    56c4:	4604      	mov	r4, r0
    56c6:	22cb      	movs	r2, #203	; 0xcb
    56c8:	4906      	ldr	r1, [pc, #24]	; (56e4 <usart_async_set_parity+0x24>)
    56ca:	3000      	adds	r0, #0
    56cc:	bf18      	it	ne
    56ce:	2001      	movne	r0, #1
    56d0:	4b05      	ldr	r3, [pc, #20]	; (56e8 <usart_async_set_parity+0x28>)
    56d2:	4798      	blx	r3
	_usart_async_set_parity(&descr->device, parity);
    56d4:	4629      	mov	r1, r5
    56d6:	f104 0008 	add.w	r0, r4, #8
    56da:	4b04      	ldr	r3, [pc, #16]	; (56ec <usart_async_set_parity+0x2c>)
    56dc:	4798      	blx	r3
}
    56de:	2000      	movs	r0, #0
    56e0:	bd38      	pop	{r3, r4, r5, pc}
    56e2:	bf00      	nop
    56e4:	0000dbec 	.word	0x0000dbec
    56e8:	00005de5 	.word	0x00005de5
    56ec:	000074e1 	.word	0x000074e1

000056f0 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    56f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    56f4:	460f      	mov	r7, r1
    56f6:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    56f8:	4604      	mov	r4, r0
    56fa:	b328      	cbz	r0, 5748 <usart_sync_write+0x58>
    56fc:	b331      	cbz	r1, 574c <usart_sync_write+0x5c>
    56fe:	1c10      	adds	r0, r2, #0
    5700:	bf18      	it	ne
    5702:	2001      	movne	r0, #1
    5704:	22f1      	movs	r2, #241	; 0xf1
    5706:	4912      	ldr	r1, [pc, #72]	; (5750 <usart_sync_write+0x60>)
    5708:	4b12      	ldr	r3, [pc, #72]	; (5754 <usart_sync_write+0x64>)
    570a:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    570c:	3408      	adds	r4, #8
    570e:	4d12      	ldr	r5, [pc, #72]	; (5758 <usart_sync_write+0x68>)
    5710:	4620      	mov	r0, r4
    5712:	47a8      	blx	r5
    5714:	2800      	cmp	r0, #0
    5716:	d0fb      	beq.n	5710 <usart_sync_write+0x20>
    5718:	3f01      	subs	r7, #1
    571a:	2600      	movs	r6, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    571c:	f8df 9040 	ldr.w	r9, [pc, #64]	; 5760 <usart_sync_write+0x70>
		while (!_usart_sync_is_ready_to_send(&descr->device))
    5720:	4d0d      	ldr	r5, [pc, #52]	; (5758 <usart_sync_write+0x68>)
		_usart_sync_write_byte(&descr->device, buf[offset]);
    5722:	f817 1f01 	ldrb.w	r1, [r7, #1]!
    5726:	4620      	mov	r0, r4
    5728:	47c8      	blx	r9
		while (!_usart_sync_is_ready_to_send(&descr->device))
    572a:	4620      	mov	r0, r4
    572c:	47a8      	blx	r5
    572e:	2800      	cmp	r0, #0
    5730:	d0fb      	beq.n	572a <usart_sync_write+0x3a>
			;
	} while (++offset < length);
    5732:	3601      	adds	r6, #1
    5734:	4546      	cmp	r6, r8
    5736:	d3f4      	bcc.n	5722 <usart_sync_write+0x32>
	while (!_usart_sync_is_transmit_done(&descr->device))
    5738:	4d08      	ldr	r5, [pc, #32]	; (575c <usart_sync_write+0x6c>)
    573a:	4620      	mov	r0, r4
    573c:	47a8      	blx	r5
    573e:	2800      	cmp	r0, #0
    5740:	d0fb      	beq.n	573a <usart_sync_write+0x4a>
		;
	return (int32_t)offset;
}
    5742:	4630      	mov	r0, r6
    5744:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    5748:	2000      	movs	r0, #0
    574a:	e7db      	b.n	5704 <usart_sync_write+0x14>
    574c:	2000      	movs	r0, #0
    574e:	e7d9      	b.n	5704 <usart_sync_write+0x14>
    5750:	0000dc0c 	.word	0x0000dc0c
    5754:	00005de5 	.word	0x00005de5
    5758:	00007505 	.word	0x00007505
    575c:	0000750f 	.word	0x0000750f
    5760:	000074f1 	.word	0x000074f1

00005764 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    5764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5768:	460f      	mov	r7, r1
    576a:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    576c:	4604      	mov	r4, r0
    576e:	b1e0      	cbz	r0, 57aa <usart_sync_read+0x46>
    5770:	b1e9      	cbz	r1, 57ae <usart_sync_read+0x4a>
    5772:	1c10      	adds	r0, r2, #0
    5774:	bf18      	it	ne
    5776:	2001      	movne	r0, #1
    5778:	f44f 7286 	mov.w	r2, #268	; 0x10c
    577c:	490d      	ldr	r1, [pc, #52]	; (57b4 <usart_sync_read+0x50>)
    577e:	4b0e      	ldr	r3, [pc, #56]	; (57b8 <usart_sync_read+0x54>)
    5780:	4798      	blx	r3
    5782:	3f01      	subs	r7, #1
	uint32_t                      offset = 0;
    5784:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    5786:	3408      	adds	r4, #8
    5788:	4d0c      	ldr	r5, [pc, #48]	; (57bc <usart_sync_read+0x58>)
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    578a:	f8df 9034 	ldr.w	r9, [pc, #52]	; 57c0 <usart_sync_read+0x5c>
		while (!_usart_sync_is_byte_received(&descr->device))
    578e:	4620      	mov	r0, r4
    5790:	47a8      	blx	r5
    5792:	2800      	cmp	r0, #0
    5794:	d0fb      	beq.n	578e <usart_sync_read+0x2a>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    5796:	4620      	mov	r0, r4
    5798:	47c8      	blx	r9
    579a:	f807 0f01 	strb.w	r0, [r7, #1]!
	} while (++offset < length);
    579e:	3601      	adds	r6, #1
    57a0:	4546      	cmp	r6, r8
    57a2:	d3f4      	bcc.n	578e <usart_sync_read+0x2a>

	return (int32_t)offset;
}
    57a4:	4630      	mov	r0, r6
    57a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    57aa:	2000      	movs	r0, #0
    57ac:	e7e4      	b.n	5778 <usart_sync_read+0x14>
    57ae:	2000      	movs	r0, #0
    57b0:	e7e2      	b.n	5778 <usart_sync_read+0x14>
    57b2:	bf00      	nop
    57b4:	0000dc0c 	.word	0x0000dc0c
    57b8:	00005de5 	.word	0x00005de5
    57bc:	00007519 	.word	0x00007519
    57c0:	000074fd 	.word	0x000074fd

000057c4 <usart_sync_init>:
{
    57c4:	b538      	push	{r3, r4, r5, lr}
    57c6:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    57c8:	4604      	mov	r4, r0
    57ca:	b198      	cbz	r0, 57f4 <usart_sync_init+0x30>
    57cc:	1c08      	adds	r0, r1, #0
    57ce:	bf18      	it	ne
    57d0:	2001      	movne	r0, #1
    57d2:	2234      	movs	r2, #52	; 0x34
    57d4:	4908      	ldr	r1, [pc, #32]	; (57f8 <usart_sync_init+0x34>)
    57d6:	4b09      	ldr	r3, [pc, #36]	; (57fc <usart_sync_init+0x38>)
    57d8:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    57da:	4629      	mov	r1, r5
    57dc:	f104 0008 	add.w	r0, r4, #8
    57e0:	4b07      	ldr	r3, [pc, #28]	; (5800 <usart_sync_init+0x3c>)
    57e2:	4798      	blx	r3
	if (init_status) {
    57e4:	4603      	mov	r3, r0
    57e6:	b918      	cbnz	r0, 57f0 <usart_sync_init+0x2c>
	descr->io.read  = usart_sync_read;
    57e8:	4a06      	ldr	r2, [pc, #24]	; (5804 <usart_sync_init+0x40>)
    57ea:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
    57ec:	4a06      	ldr	r2, [pc, #24]	; (5808 <usart_sync_init+0x44>)
    57ee:	6022      	str	r2, [r4, #0]
}
    57f0:	4618      	mov	r0, r3
    57f2:	bd38      	pop	{r3, r4, r5, pc}
    57f4:	2000      	movs	r0, #0
    57f6:	e7ec      	b.n	57d2 <usart_sync_init+0xe>
    57f8:	0000dc0c 	.word	0x0000dc0c
    57fc:	00005de5 	.word	0x00005de5
    5800:	000073fd 	.word	0x000073fd
    5804:	00005765 	.word	0x00005765
    5808:	000056f1 	.word	0x000056f1

0000580c <usart_sync_enable>:
{
    580c:	b510      	push	{r4, lr}
	ASSERT(descr);
    580e:	4604      	mov	r4, r0
    5810:	2253      	movs	r2, #83	; 0x53
    5812:	4906      	ldr	r1, [pc, #24]	; (582c <usart_sync_enable+0x20>)
    5814:	3000      	adds	r0, #0
    5816:	bf18      	it	ne
    5818:	2001      	movne	r0, #1
    581a:	4b05      	ldr	r3, [pc, #20]	; (5830 <usart_sync_enable+0x24>)
    581c:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    581e:	f104 0008 	add.w	r0, r4, #8
    5822:	4b04      	ldr	r3, [pc, #16]	; (5834 <usart_sync_enable+0x28>)
    5824:	4798      	blx	r3
}
    5826:	2000      	movs	r0, #0
    5828:	bd10      	pop	{r4, pc}
    582a:	bf00      	nop
    582c:	0000dc0c 	.word	0x0000dc0c
    5830:	00005de5 	.word	0x00005de5
    5834:	000074a5 	.word	0x000074a5

00005838 <_usb_d_find_ep>:
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    5838:	4b0f      	ldr	r3, [pc, #60]	; (5878 <_usb_d_find_ep+0x40>)
    583a:	7859      	ldrb	r1, [r3, #1]
    583c:	4288      	cmp	r0, r1
    583e:	d018      	beq.n	5872 <_usb_d_find_ep+0x3a>
{
    5840:	b430      	push	{r4, r5}
    5842:	461a      	mov	r2, r3
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    5844:	2300      	movs	r3, #0
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    5846:	f000 050f 	and.w	r5, r0, #15
    584a:	e007      	b.n	585c <_usb_d_find_ep+0x24>
    584c:	3301      	adds	r3, #1
    584e:	b25b      	sxtb	r3, r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    5850:	2b0d      	cmp	r3, #13
    5852:	d009      	beq.n	5868 <_usb_d_find_ep+0x30>
    5854:	3220      	adds	r2, #32
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    5856:	7851      	ldrb	r1, [r2, #1]
    5858:	4281      	cmp	r1, r0
    585a:	d007      	beq.n	586c <_usb_d_find_ep+0x34>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    585c:	7814      	ldrb	r4, [r2, #0]
    585e:	2c00      	cmp	r4, #0
    5860:	d1f4      	bne.n	584c <_usb_d_find_ep+0x14>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    5862:	428d      	cmp	r5, r1
    5864:	d1f2      	bne.n	584c <_usb_d_find_ep+0x14>
    5866:	e001      	b.n	586c <_usb_d_find_ep+0x34>
			return i;
		}
	}
	return -1;
    5868:	f04f 33ff 	mov.w	r3, #4294967295
}
    586c:	4618      	mov	r0, r3
    586e:	bc30      	pop	{r4, r5}
    5870:	4770      	bx	lr
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    5872:	2300      	movs	r3, #0
}
    5874:	4618      	mov	r0, r3
    5876:	4770      	bx	lr
    5878:	2000064c 	.word	0x2000064c

0000587c <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    587c:	2000      	movs	r0, #0
    587e:	4770      	bx	lr

00005880 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    5880:	b538      	push	{r3, r4, r5, lr}
    5882:	4604      	mov	r4, r0
    5884:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    5886:	4b09      	ldr	r3, [pc, #36]	; (58ac <usb_d_cb_trans_more+0x2c>)
    5888:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    588a:	4b09      	ldr	r3, [pc, #36]	; (58b0 <usb_d_cb_trans_more+0x30>)
    588c:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5890:	789b      	ldrb	r3, [r3, #2]
    5892:	2b03      	cmp	r3, #3
    5894:	d001      	beq.n	589a <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    5896:	2000      	movs	r0, #0
}
    5898:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    589a:	4b05      	ldr	r3, [pc, #20]	; (58b0 <usb_d_cb_trans_more+0x30>)
    589c:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    58a0:	6983      	ldr	r3, [r0, #24]
    58a2:	4629      	mov	r1, r5
    58a4:	4620      	mov	r0, r4
    58a6:	4798      	blx	r3
    58a8:	bd38      	pop	{r3, r4, r5, pc}
    58aa:	bf00      	nop
    58ac:	00005839 	.word	0x00005839
    58b0:	2000064c 	.word	0x2000064c

000058b4 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    58b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    58b6:	b085      	sub	sp, #20
    58b8:	4606      	mov	r6, r0
    58ba:	460d      	mov	r5, r1
    58bc:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    58be:	4b4d      	ldr	r3, [pc, #308]	; (59f4 <_usb_d_cb_trans_done+0x140>)
    58c0:	4798      	blx	r3
    58c2:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    58c4:	2d00      	cmp	r5, #0
    58c6:	d15b      	bne.n	5980 <_usb_d_cb_trans_done+0xcc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    58c8:	4a4b      	ldr	r2, [pc, #300]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    58ca:	0143      	lsls	r3, r0, #5
    58cc:	18d1      	adds	r1, r2, r3
    58ce:	2000      	movs	r0, #0
    58d0:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    58d2:	5cd3      	ldrb	r3, [r2, r3]
    58d4:	b173      	cbz	r3, 58f4 <_usb_d_cb_trans_done+0x40>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    58d6:	4b48      	ldr	r3, [pc, #288]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    58d8:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    58dc:	2201      	movs	r2, #1
    58de:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    58e0:	4845      	ldr	r0, [pc, #276]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    58e2:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    58e6:	69c3      	ldr	r3, [r0, #28]
    58e8:	463a      	mov	r2, r7
    58ea:	78c1      	ldrb	r1, [r0, #3]
    58ec:	4630      	mov	r0, r6
    58ee:	4798      	blx	r3
}
    58f0:	b005      	add	sp, #20
    58f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (state == USB_EP_S_X_DATA) {
    58f4:	788b      	ldrb	r3, [r1, #2]
    58f6:	2b03      	cmp	r3, #3
    58f8:	d00b      	beq.n	5912 <_usb_d_cb_trans_done+0x5e>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    58fa:	483f      	ldr	r0, [pc, #252]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    58fc:	eb00 1244 	add.w	r2, r0, r4, lsl #5
    5900:	4614      	mov	r4, r2
    5902:	69d3      	ldr	r3, [r2, #28]
    5904:	320c      	adds	r2, #12
    5906:	2100      	movs	r1, #0
    5908:	7860      	ldrb	r0, [r4, #1]
    590a:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    590c:	2302      	movs	r3, #2
    590e:	70a3      	strb	r3, [r4, #2]
    5910:	e7ee      	b.n	58f0 <_usb_d_cb_trans_done+0x3c>
	bool    req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    5912:	460b      	mov	r3, r1
    5914:	f991 500c 	ldrsb.w	r5, [r1, #12]
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    5918:	460a      	mov	r2, r1
    591a:	69ce      	ldr	r6, [r1, #28]
    591c:	320c      	adds	r2, #12
    591e:	2101      	movs	r1, #1
    5920:	7858      	ldrb	r0, [r3, #1]
    5922:	47b0      	blx	r6
		if (err) {
    5924:	b1a0      	cbz	r0, 5950 <_usb_d_cb_trans_done+0x9c>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    5926:	4b34      	ldr	r3, [pc, #208]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    5928:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    592c:	2205      	movs	r2, #5
    592e:	709a      	strb	r2, [r3, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    5930:	2202      	movs	r2, #2
    5932:	70da      	strb	r2, [r3, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    5934:	2d00      	cmp	r5, #0
    5936:	db09      	blt.n	594c <_usb_d_cb_trans_done+0x98>
    5938:	482f      	ldr	r0, [pc, #188]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    593a:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    593e:	7840      	ldrb	r0, [r0, #1]
    5940:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    5944:	2101      	movs	r1, #1
    5946:	4b2d      	ldr	r3, [pc, #180]	; (59fc <_usb_d_cb_trans_done+0x148>)
    5948:	4798      	blx	r3
    594a:	e7d1      	b.n	58f0 <_usb_d_cb_trans_done+0x3c>
    594c:	7858      	ldrb	r0, [r3, #1]
    594e:	e7f9      	b.n	5944 <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    5950:	4829      	ldr	r0, [pc, #164]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    5952:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    5956:	2304      	movs	r3, #4
    5958:	7083      	strb	r3, [r0, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    595a:	7843      	ldrb	r3, [r0, #1]
	struct usb_d_transfer trans
    595c:	2200      	movs	r2, #0
    595e:	9201      	str	r2, [sp, #4]
    5960:	9202      	str	r2, [sp, #8]
    5962:	4295      	cmp	r5, r2
    5964:	bfac      	ite	ge
    5966:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    596a:	f003 030f 	andlt.w	r3, r3, #15
    596e:	f88d 300c 	strb.w	r3, [sp, #12]
    5972:	2301      	movs	r3, #1
    5974:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    5978:	a801      	add	r0, sp, #4
    597a:	4b21      	ldr	r3, [pc, #132]	; (5a00 <_usb_d_cb_trans_done+0x14c>)
    597c:	4798      	blx	r3
    597e:	e7b7      	b.n	58f0 <_usb_d_cb_trans_done+0x3c>
	} else if (code == USB_TRANS_STALL) {
    5980:	2d01      	cmp	r5, #1
    5982:	d00a      	beq.n	599a <_usb_d_cb_trans_done+0xe6>
	} else if (code == USB_TRANS_ABORT) {
    5984:	2d02      	cmp	r5, #2
    5986:	d01c      	beq.n	59c2 <_usb_d_cb_trans_done+0x10e>
	} else if (code == USB_TRANS_RESET) {
    5988:	2d03      	cmp	r5, #3
    598a:	d02a      	beq.n	59e2 <_usb_d_cb_trans_done+0x12e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    598c:	4b1a      	ldr	r3, [pc, #104]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    598e:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5992:	2206      	movs	r2, #6
    5994:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    5996:	70da      	strb	r2, [r3, #3]
    5998:	e7a2      	b.n	58e0 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_HALT;
    599a:	4a17      	ldr	r2, [pc, #92]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    599c:	0143      	lsls	r3, r0, #5
    599e:	18d1      	adds	r1, r2, r3
    59a0:	2002      	movs	r0, #2
    59a2:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    59a4:	5cd3      	ldrb	r3, [r2, r3]
    59a6:	b12b      	cbz	r3, 59b4 <_usb_d_cb_trans_done+0x100>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    59a8:	4b13      	ldr	r3, [pc, #76]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    59aa:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    59ae:	2205      	movs	r2, #5
    59b0:	709a      	strb	r2, [r3, #2]
    59b2:	e795      	b.n	58e0 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    59b4:	460b      	mov	r3, r1
    59b6:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    59b8:	2100      	movs	r1, #0
    59ba:	4630      	mov	r0, r6
    59bc:	4b0f      	ldr	r3, [pc, #60]	; (59fc <_usb_d_cb_trans_done+0x148>)
    59be:	4798      	blx	r3
    59c0:	e78e      	b.n	58e0 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    59c2:	4a0d      	ldr	r2, [pc, #52]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    59c4:	0143      	lsls	r3, r0, #5
    59c6:	18d1      	adds	r1, r2, r3
    59c8:	2004      	movs	r0, #4
    59ca:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    59cc:	5cd3      	ldrb	r3, [r2, r3]
    59ce:	b12b      	cbz	r3, 59dc <_usb_d_cb_trans_done+0x128>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    59d0:	4b09      	ldr	r3, [pc, #36]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    59d2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    59d6:	2201      	movs	r2, #1
    59d8:	709a      	strb	r2, [r3, #2]
    59da:	e781      	b.n	58e0 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    59dc:	2302      	movs	r3, #2
    59de:	708b      	strb	r3, [r1, #2]
			return;
    59e0:	e786      	b.n	58f0 <_usb_d_cb_trans_done+0x3c>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    59e2:	4b05      	ldr	r3, [pc, #20]	; (59f8 <_usb_d_cb_trans_done+0x144>)
    59e4:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    59e8:	2200      	movs	r2, #0
    59ea:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    59ec:	2205      	movs	r2, #5
    59ee:	70da      	strb	r2, [r3, #3]
    59f0:	e776      	b.n	58e0 <_usb_d_cb_trans_done+0x2c>
    59f2:	bf00      	nop
    59f4:	00005839 	.word	0x00005839
    59f8:	2000064c 	.word	0x2000064c
    59fc:	00009471 	.word	0x00009471
    5a00:	00009619 	.word	0x00009619

00005a04 <usb_d_cb_trans_setup>:
{
    5a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5a08:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    5a0a:	4b1c      	ldr	r3, [pc, #112]	; (5a7c <usb_d_cb_trans_setup+0x78>)
    5a0c:	4798      	blx	r3
    5a0e:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    5a10:	4c1b      	ldr	r4, [pc, #108]	; (5a80 <usb_d_cb_trans_setup+0x7c>)
    5a12:	eb04 1440 	add.w	r4, r4, r0, lsl #5
    5a16:	340c      	adds	r4, #12
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    5a18:	4621      	mov	r1, r4
    5a1a:	4628      	mov	r0, r5
    5a1c:	4b19      	ldr	r3, [pc, #100]	; (5a84 <usb_d_cb_trans_setup+0x80>)
    5a1e:	4798      	blx	r3
	if (n != 8) {
    5a20:	b2c0      	uxtb	r0, r0
    5a22:	2808      	cmp	r0, #8
    5a24:	d009      	beq.n	5a3a <usb_d_cb_trans_setup+0x36>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    5a26:	2101      	movs	r1, #1
    5a28:	4628      	mov	r0, r5
    5a2a:	4c17      	ldr	r4, [pc, #92]	; (5a88 <usb_d_cb_trans_setup+0x84>)
    5a2c:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    5a2e:	2101      	movs	r1, #1
    5a30:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    5a34:	47a0      	blx	r4
		return;
    5a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    5a3a:	2100      	movs	r1, #0
    5a3c:	4628      	mov	r0, r5
    5a3e:	4f12      	ldr	r7, [pc, #72]	; (5a88 <usb_d_cb_trans_setup+0x84>)
    5a40:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    5a42:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    5a46:	2100      	movs	r1, #0
    5a48:	4640      	mov	r0, r8
    5a4a:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    5a4c:	4b0c      	ldr	r3, [pc, #48]	; (5a80 <usb_d_cb_trans_setup+0x7c>)
    5a4e:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    5a52:	2201      	movs	r2, #1
    5a54:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    5a56:	695b      	ldr	r3, [r3, #20]
    5a58:	4621      	mov	r1, r4
    5a5a:	4628      	mov	r0, r5
    5a5c:	4798      	blx	r3
    5a5e:	b108      	cbz	r0, 5a64 <usb_d_cb_trans_setup+0x60>
    5a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    5a64:	4b06      	ldr	r3, [pc, #24]	; (5a80 <usb_d_cb_trans_setup+0x7c>)
    5a66:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    5a6a:	2305      	movs	r3, #5
    5a6c:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    5a6e:	2101      	movs	r1, #1
    5a70:	4628      	mov	r0, r5
    5a72:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    5a74:	2101      	movs	r1, #1
    5a76:	4640      	mov	r0, r8
    5a78:	47b8      	blx	r7
    5a7a:	e7f1      	b.n	5a60 <usb_d_cb_trans_setup+0x5c>
    5a7c:	00005839 	.word	0x00005839
    5a80:	2000064c 	.word	0x2000064c
    5a84:	000095b9 	.word	0x000095b9
    5a88:	00009471 	.word	0x00009471

00005a8c <usb_d_init>:

int32_t usb_d_init(void)
{
    5a8c:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    5a8e:	4b11      	ldr	r3, [pc, #68]	; (5ad4 <usb_d_init+0x48>)
    5a90:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    5a92:	2800      	cmp	r0, #0
    5a94:	db1d      	blt.n	5ad2 <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    5a96:	4c10      	ldr	r4, [pc, #64]	; (5ad8 <usb_d_init+0x4c>)
    5a98:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    5a9c:	2100      	movs	r1, #0
    5a9e:	4620      	mov	r0, r4
    5aa0:	4b0e      	ldr	r3, [pc, #56]	; (5adc <usb_d_init+0x50>)
    5aa2:	4798      	blx	r3
    5aa4:	4623      	mov	r3, r4
    5aa6:	f504 70d0 	add.w	r0, r4, #416	; 0x1a0
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    5aaa:	21ff      	movs	r1, #255	; 0xff
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    5aac:	4a0c      	ldr	r2, [pc, #48]	; (5ae0 <usb_d_init+0x54>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    5aae:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    5ab0:	615a      	str	r2, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    5ab2:	619a      	str	r2, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    5ab4:	61da      	str	r2, [r3, #28]
    5ab6:	3320      	adds	r3, #32
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    5ab8:	4283      	cmp	r3, r0
    5aba:	d1f8      	bne.n	5aae <usb_d_init+0x22>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    5abc:	4909      	ldr	r1, [pc, #36]	; (5ae4 <usb_d_init+0x58>)
    5abe:	2000      	movs	r0, #0
    5ac0:	4c09      	ldr	r4, [pc, #36]	; (5ae8 <usb_d_init+0x5c>)
    5ac2:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    5ac4:	4909      	ldr	r1, [pc, #36]	; (5aec <usb_d_init+0x60>)
    5ac6:	2001      	movs	r0, #1
    5ac8:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    5aca:	4909      	ldr	r1, [pc, #36]	; (5af0 <usb_d_init+0x64>)
    5acc:	2002      	movs	r0, #2
    5ace:	47a0      	blx	r4
	return ERR_NONE;
    5ad0:	2000      	movs	r0, #0
}
    5ad2:	bd10      	pop	{r4, pc}
    5ad4:	00008e3d 	.word	0x00008e3d
    5ad8:	2000064c 	.word	0x2000064c
    5adc:	0000c3c7 	.word	0x0000c3c7
    5ae0:	0000587d 	.word	0x0000587d
    5ae4:	00005a05 	.word	0x00005a05
    5ae8:	00009821 	.word	0x00009821
    5aec:	00005881 	.word	0x00005881
    5af0:	000058b5 	.word	0x000058b5

00005af4 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    5af4:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    5af6:	4b01      	ldr	r3, [pc, #4]	; (5afc <usb_d_register_callback+0x8>)
    5af8:	4798      	blx	r3
    5afa:	bd08      	pop	{r3, pc}
    5afc:	000097f9 	.word	0x000097f9

00005b00 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    5b00:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    5b02:	4b01      	ldr	r3, [pc, #4]	; (5b08 <usb_d_enable+0x8>)
    5b04:	4798      	blx	r3
}
    5b06:	bd08      	pop	{r3, pc}
    5b08:	00008f45 	.word	0x00008f45

00005b0c <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    5b0c:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    5b0e:	4b01      	ldr	r3, [pc, #4]	; (5b14 <usb_d_attach+0x8>)
    5b10:	4798      	blx	r3
    5b12:	bd08      	pop	{r3, pc}
    5b14:	00008fb1 	.word	0x00008fb1

00005b18 <usb_d_get_frame_num>:
{
	return _usb_d_dev_get_speed();
}

uint16_t usb_d_get_frame_num(void)
{
    5b18:	b508      	push	{r3, lr}
	return _usb_d_dev_get_frame_n();
    5b1a:	4b01      	ldr	r3, [pc, #4]	; (5b20 <usb_d_get_frame_num+0x8>)
    5b1c:	4798      	blx	r3
}
    5b1e:	bd08      	pop	{r3, pc}
    5b20:	00008fcf 	.word	0x00008fcf

00005b24 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    5b24:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    5b26:	4b01      	ldr	r3, [pc, #4]	; (5b2c <usb_d_set_address+0x8>)
    5b28:	4798      	blx	r3
    5b2a:	bd08      	pop	{r3, pc}
    5b2c:	00008fc3 	.word	0x00008fc3

00005b30 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    5b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b32:	4606      	mov	r6, r0
    5b34:	460c      	mov	r4, r1
    5b36:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    5b38:	4b0f      	ldr	r3, [pc, #60]	; (5b78 <usb_d_ep_init+0x48>)
    5b3a:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    5b3c:	2800      	cmp	r0, #0
    5b3e:	da14      	bge.n	5b6a <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    5b40:	20ff      	movs	r0, #255	; 0xff
    5b42:	4b0d      	ldr	r3, [pc, #52]	; (5b78 <usb_d_ep_init+0x48>)
    5b44:	4798      	blx	r3
		if (ep_index < 0) {
    5b46:	1e05      	subs	r5, r0, #0
    5b48:	db12      	blt.n	5b70 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    5b4a:	463a      	mov	r2, r7
    5b4c:	4621      	mov	r1, r4
    5b4e:	4630      	mov	r0, r6
    5b50:	4b0a      	ldr	r3, [pc, #40]	; (5b7c <usb_d_ep_init+0x4c>)
    5b52:	4798      	blx	r3
	if (rc < 0) {
    5b54:	2800      	cmp	r0, #0
    5b56:	db0d      	blt.n	5b74 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    5b58:	4b09      	ldr	r3, [pc, #36]	; (5b80 <usb_d_ep_init+0x50>)
    5b5a:	0168      	lsls	r0, r5, #5
    5b5c:	181a      	adds	r2, r3, r0
    5b5e:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    5b60:	f004 0403 	and.w	r4, r4, #3
    5b64:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    5b66:	2000      	movs	r0, #0
    5b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    5b6a:	f06f 0013 	mvn.w	r0, #19
    5b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    5b70:	f06f 0014 	mvn.w	r0, #20
}
    5b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5b76:	bf00      	nop
    5b78:	00005839 	.word	0x00005839
    5b7c:	00008fdd 	.word	0x00008fdd
    5b80:	2000064c 	.word	0x2000064c

00005b84 <usb_d_ep0_init>:
{
    5b84:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    5b86:	4602      	mov	r2, r0
    5b88:	2100      	movs	r1, #0
    5b8a:	4608      	mov	r0, r1
    5b8c:	4b01      	ldr	r3, [pc, #4]	; (5b94 <usb_d_ep0_init+0x10>)
    5b8e:	4798      	blx	r3
}
    5b90:	bd08      	pop	{r3, pc}
    5b92:	bf00      	nop
    5b94:	00005b31 	.word	0x00005b31

00005b98 <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    5b98:	b538      	push	{r3, r4, r5, lr}
    5b9a:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    5b9c:	4b06      	ldr	r3, [pc, #24]	; (5bb8 <usb_d_ep_deinit+0x20>)
    5b9e:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    5ba0:	1e04      	subs	r4, r0, #0
    5ba2:	db07      	blt.n	5bb4 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    5ba4:	4628      	mov	r0, r5
    5ba6:	4b05      	ldr	r3, [pc, #20]	; (5bbc <usb_d_ep_deinit+0x24>)
    5ba8:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    5baa:	4805      	ldr	r0, [pc, #20]	; (5bc0 <usb_d_ep_deinit+0x28>)
    5bac:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    5bb0:	23ff      	movs	r3, #255	; 0xff
    5bb2:	7043      	strb	r3, [r0, #1]
    5bb4:	bd38      	pop	{r3, r4, r5, pc}
    5bb6:	bf00      	nop
    5bb8:	00005839 	.word	0x00005839
    5bbc:	000090f5 	.word	0x000090f5
    5bc0:	2000064c 	.word	0x2000064c

00005bc4 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    5bc4:	b538      	push	{r3, r4, r5, lr}
    5bc6:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    5bc8:	4b0e      	ldr	r3, [pc, #56]	; (5c04 <usb_d_ep_enable+0x40>)
    5bca:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    5bcc:	1e04      	subs	r4, r0, #0
    5bce:	db16      	blt.n	5bfe <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    5bd0:	0163      	lsls	r3, r4, #5
    5bd2:	4a0d      	ldr	r2, [pc, #52]	; (5c08 <usb_d_ep_enable+0x44>)
    5bd4:	5cd3      	ldrb	r3, [r2, r3]
    5bd6:	2b00      	cmp	r3, #0
    5bd8:	bf0c      	ite	eq
    5bda:	2202      	moveq	r2, #2
    5bdc:	2201      	movne	r2, #1
    5bde:	4b0a      	ldr	r3, [pc, #40]	; (5c08 <usb_d_ep_enable+0x44>)
    5be0:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    5be4:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    5be6:	4628      	mov	r0, r5
    5be8:	4b08      	ldr	r3, [pc, #32]	; (5c0c <usb_d_ep_enable+0x48>)
    5bea:	4798      	blx	r3
	if (rc < 0) {
    5bec:	2800      	cmp	r0, #0
    5bee:	db00      	blt.n	5bf2 <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    5bf0:	bd38      	pop	{r3, r4, r5, pc}
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    5bf2:	4b05      	ldr	r3, [pc, #20]	; (5c08 <usb_d_ep_enable+0x44>)
    5bf4:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    5bf8:	2300      	movs	r3, #0
    5bfa:	70a3      	strb	r3, [r4, #2]
    5bfc:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    5bfe:	f06f 0011 	mvn.w	r0, #17
    5c02:	e7f5      	b.n	5bf0 <usb_d_ep_enable+0x2c>
    5c04:	00005839 	.word	0x00005839
    5c08:	2000064c 	.word	0x2000064c
    5c0c:	000091b9 	.word	0x000091b9

00005c10 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    5c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5c14:	b086      	sub	sp, #24
    5c16:	4604      	mov	r4, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    5c18:	7a07      	ldrb	r7, [r0, #8]
    5c1a:	4638      	mov	r0, r7
    5c1c:	4b3f      	ldr	r3, [pc, #252]	; (5d1c <usb_d_ep_transfer+0x10c>)
    5c1e:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    5c20:	7a65      	ldrb	r5, [r4, #9]
	uint32_t              len = xfer->size;
    5c22:	f8d4 8004 	ldr.w	r8, [r4, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    5c26:	1e06      	subs	r6, r0, #0
    5c28:	db72      	blt.n	5d10 <usb_d_ep_transfer+0x100>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    5c2a:	a804      	add	r0, sp, #16
    5c2c:	4b3c      	ldr	r3, [pc, #240]	; (5d20 <usb_d_ep_transfer+0x110>)
    5c2e:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    5c30:	4b3c      	ldr	r3, [pc, #240]	; (5d24 <usb_d_ep_transfer+0x114>)
    5c32:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    5c36:	789b      	ldrb	r3, [r3, #2]
    5c38:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    5c3c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    5c40:	b2db      	uxtb	r3, r3
    5c42:	2b01      	cmp	r3, #1
    5c44:	d011      	beq.n	5c6a <usb_d_ep_transfer+0x5a>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    5c46:	a804      	add	r0, sp, #16
    5c48:	4b37      	ldr	r3, [pc, #220]	; (5d28 <usb_d_ep_transfer+0x118>)
    5c4a:	4798      	blx	r3
		switch (state) {
    5c4c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    5c50:	b2db      	uxtb	r3, r3
    5c52:	2b05      	cmp	r3, #5
    5c54:	d05f      	beq.n	5d16 <usb_d_ep_transfer+0x106>
    5c56:	2b06      	cmp	r3, #6
    5c58:	d023      	beq.n	5ca2 <usb_d_ep_transfer+0x92>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    5c5a:	2b00      	cmp	r3, #0
    5c5c:	bf0c      	ite	eq
    5c5e:	f06f 0012 	mvneq.w	r0, #18
    5c62:	2001      	movne	r0, #1
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
	return rc;
}
    5c64:	b006      	add	sp, #24
    5c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    5c6a:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 5d24 <usb_d_ep_transfer+0x114>
    5c6e:	ea4f 1946 	mov.w	r9, r6, lsl #5
    5c72:	eb0a 0309 	add.w	r3, sl, r9
    5c76:	2203      	movs	r2, #3
    5c78:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    5c7a:	a804      	add	r0, sp, #16
    5c7c:	4b2a      	ldr	r3, [pc, #168]	; (5d28 <usb_d_ep_transfer+0x118>)
    5c7e:	4798      	blx	r3
	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    5c80:	f81a 3009 	ldrb.w	r3, [sl, r9]
    5c84:	b183      	cbz	r3, 5ca8 <usb_d_ep_transfer+0x98>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5c86:	7a22      	ldrb	r2, [r4, #8]
    5c88:	3500      	adds	r5, #0
    5c8a:	bf18      	it	ne
    5c8c:	2501      	movne	r5, #1
	struct usb_d_transfer trans
    5c8e:	6823      	ldr	r3, [r4, #0]
    5c90:	9301      	str	r3, [sp, #4]
    5c92:	f8cd 8008 	str.w	r8, [sp, #8]
    5c96:	f017 0f80 	tst.w	r7, #128	; 0x80
    5c9a:	d119      	bne.n	5cd0 <usb_d_ep_transfer+0xc0>
    5c9c:	f002 030f 	and.w	r3, r2, #15
    5ca0:	e018      	b.n	5cd4 <usb_d_ep_transfer+0xc4>
			return -USB_ERROR;
    5ca2:	f06f 000f 	mvn.w	r0, #15
    5ca6:	e7dd      	b.n	5c64 <usb_d_ep_transfer+0x54>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    5ca8:	4b1e      	ldr	r3, [pc, #120]	; (5d24 <usb_d_ep_transfer+0x114>)
    5caa:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    5cae:	7cda      	ldrb	r2, [r3, #19]
    5cb0:	7c9d      	ldrb	r5, [r3, #18]
    5cb2:	eb05 2502 	add.w	r5, r5, r2, lsl #8
    5cb6:	b2ad      	uxth	r5, r5
		if (req_len == 0) {
    5cb8:	b9a5      	cbnz	r5, 5ce4 <usb_d_ep_transfer+0xd4>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    5cba:	4b1a      	ldr	r3, [pc, #104]	; (5d24 <usb_d_ep_transfer+0x114>)
    5cbc:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    5cc0:	2304      	movs	r3, #4
    5cc2:	70b3      	strb	r3, [r6, #2]
			len                 = 0;
    5cc4:	2300      	movs	r3, #0
			zlp                 = true;
    5cc6:	2501      	movs	r5, #1
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5cc8:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    5cca:	6821      	ldr	r1, [r4, #0]
    5ccc:	9101      	str	r1, [sp, #4]
    5cce:	9302      	str	r3, [sp, #8]
    5cd0:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    5cd4:	f88d 300c 	strb.w	r3, [sp, #12]
    5cd8:	f88d 500d 	strb.w	r5, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    5cdc:	a801      	add	r0, sp, #4
    5cde:	4b13      	ldr	r3, [pc, #76]	; (5d2c <usb_d_ep_transfer+0x11c>)
    5ce0:	4798      	blx	r3
	return rc;
    5ce2:	e7bf      	b.n	5c64 <usb_d_ep_transfer+0x54>
    5ce4:	4643      	mov	r3, r8
    5ce6:	45a8      	cmp	r8, r5
    5ce8:	bf28      	it	cs
    5cea:	462b      	movcs	r3, r5
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    5cec:	4a0d      	ldr	r2, [pc, #52]	; (5d24 <usb_d_ep_transfer+0x114>)
    5cee:	eb02 1646 	add.w	r6, r2, r6, lsl #5
			if (dir) {
    5cf2:	f996 200c 	ldrsb.w	r2, [r6, #12]
    5cf6:	2a00      	cmp	r2, #0
    5cf8:	db05      	blt.n	5d06 <usb_d_ep_transfer+0xf6>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5cfa:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    5cfc:	6821      	ldr	r1, [r4, #0]
    5cfe:	9101      	str	r1, [sp, #4]
    5d00:	9302      	str	r3, [sp, #8]
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5d02:	2500      	movs	r5, #0
    5d04:	e7ca      	b.n	5c9c <usb_d_ep_transfer+0x8c>
				zlp = (req_len > len);
    5d06:	429d      	cmp	r5, r3
    5d08:	bf94      	ite	ls
    5d0a:	2500      	movls	r5, #0
    5d0c:	2501      	movhi	r5, #1
    5d0e:	e7db      	b.n	5cc8 <usb_d_ep_transfer+0xb8>
		return -USB_ERR_PARAM;
    5d10:	f06f 0011 	mvn.w	r0, #17
    5d14:	e7a6      	b.n	5c64 <usb_d_ep_transfer+0x54>
			return USB_HALTED;
    5d16:	2002      	movs	r0, #2
    5d18:	e7a4      	b.n	5c64 <usb_d_ep_transfer+0x54>
    5d1a:	bf00      	nop
    5d1c:	00005839 	.word	0x00005839
    5d20:	000049f1 	.word	0x000049f1
    5d24:	2000064c 	.word	0x2000064c
    5d28:	000049ff 	.word	0x000049ff
    5d2c:	00009619 	.word	0x00009619

00005d30 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    5d30:	b538      	push	{r3, r4, r5, lr}
    5d32:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    5d34:	b141      	cbz	r1, 5d48 <usb_d_ep_halt+0x18>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    5d36:	2901      	cmp	r1, #1
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    5d38:	bf0c      	ite	eq
    5d3a:	2101      	moveq	r1, #1
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    5d3c:	2102      	movne	r1, #2
    5d3e:	4b13      	ldr	r3, [pc, #76]	; (5d8c <usb_d_ep_halt+0x5c>)
    5d40:	4798      	blx	r3
    5d42:	4603      	mov	r3, r0
	}
}
    5d44:	4618      	mov	r0, r3
    5d46:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    5d48:	4b11      	ldr	r3, [pc, #68]	; (5d90 <usb_d_ep_halt+0x60>)
    5d4a:	4798      	blx	r3
	if (ep_index < 0) {
    5d4c:	1e05      	subs	r5, r0, #0
    5d4e:	db19      	blt.n	5d84 <usb_d_ep_halt+0x54>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    5d50:	2102      	movs	r1, #2
    5d52:	4620      	mov	r0, r4
    5d54:	4b0d      	ldr	r3, [pc, #52]	; (5d8c <usb_d_ep_halt+0x5c>)
    5d56:	4798      	blx	r3
    5d58:	4603      	mov	r3, r0
    5d5a:	2800      	cmp	r0, #0
    5d5c:	d0f2      	beq.n	5d44 <usb_d_ep_halt+0x14>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    5d5e:	2100      	movs	r1, #0
    5d60:	4620      	mov	r0, r4
    5d62:	4b0a      	ldr	r3, [pc, #40]	; (5d8c <usb_d_ep_halt+0x5c>)
    5d64:	4798      	blx	r3
		if (rc < 0) {
    5d66:	1e03      	subs	r3, r0, #0
    5d68:	dbec      	blt.n	5d44 <usb_d_ep_halt+0x14>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    5d6a:	4b0a      	ldr	r3, [pc, #40]	; (5d94 <usb_d_ep_halt+0x64>)
    5d6c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    5d70:	2201      	movs	r2, #1
    5d72:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    5d74:	2103      	movs	r1, #3
    5d76:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    5d78:	69db      	ldr	r3, [r3, #28]
    5d7a:	2200      	movs	r2, #0
    5d7c:	4620      	mov	r0, r4
    5d7e:	4798      	blx	r3
	return ERR_NONE;
    5d80:	2300      	movs	r3, #0
    5d82:	e7df      	b.n	5d44 <usb_d_ep_halt+0x14>
		return -USB_ERR_PARAM;
    5d84:	f06f 0311 	mvn.w	r3, #17
    5d88:	e7dc      	b.n	5d44 <usb_d_ep_halt+0x14>
    5d8a:	bf00      	nop
    5d8c:	00009471 	.word	0x00009471
    5d90:	00005839 	.word	0x00005839
    5d94:	2000064c 	.word	0x2000064c

00005d98 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    5d98:	b538      	push	{r3, r4, r5, lr}
    5d9a:	460d      	mov	r5, r1
    5d9c:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    5d9e:	4b0e      	ldr	r3, [pc, #56]	; (5dd8 <usb_d_ep_register_callback+0x40>)
    5da0:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    5da2:	4b0e      	ldr	r3, [pc, #56]	; (5ddc <usb_d_ep_register_callback+0x44>)
    5da4:	2c00      	cmp	r4, #0
    5da6:	bf08      	it	eq
    5da8:	461c      	moveq	r4, r3
	if (ep_index < 0) {
    5daa:	2800      	cmp	r0, #0
    5dac:	db13      	blt.n	5dd6 <usb_d_ep_register_callback+0x3e>
		return;
	}
	switch (type) {
    5dae:	2d01      	cmp	r5, #1
    5db0:	d008      	beq.n	5dc4 <usb_d_ep_register_callback+0x2c>
    5db2:	b115      	cbz	r5, 5dba <usb_d_ep_register_callback+0x22>
    5db4:	2d02      	cmp	r5, #2
    5db6:	d00a      	beq.n	5dce <usb_d_ep_register_callback+0x36>
    5db8:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    5dba:	4b09      	ldr	r3, [pc, #36]	; (5de0 <usb_d_ep_register_callback+0x48>)
    5dbc:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5dc0:	6144      	str	r4, [r0, #20]
		break;
    5dc2:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    5dc4:	4b06      	ldr	r3, [pc, #24]	; (5de0 <usb_d_ep_register_callback+0x48>)
    5dc6:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5dca:	6184      	str	r4, [r0, #24]
		break;
    5dcc:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    5dce:	4b04      	ldr	r3, [pc, #16]	; (5de0 <usb_d_ep_register_callback+0x48>)
    5dd0:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5dd4:	61c4      	str	r4, [r0, #28]
    5dd6:	bd38      	pop	{r3, r4, r5, pc}
    5dd8:	00005839 	.word	0x00005839
    5ddc:	0000587d 	.word	0x0000587d
    5de0:	2000064c 	.word	0x2000064c

00005de4 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    5de4:	b900      	cbnz	r0, 5de8 <assert+0x4>
		__asm("BKPT #0");
    5de6:	be00      	bkpt	0x0000
    5de8:	4770      	bx	lr

00005dea <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    5dea:	6803      	ldr	r3, [r0, #0]
    5dec:	b14b      	cbz	r3, 5e02 <is_list_element+0x18>
		if (it == element) {
    5dee:	428b      	cmp	r3, r1
    5df0:	d009      	beq.n	5e06 <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    5df2:	681b      	ldr	r3, [r3, #0]
    5df4:	b11b      	cbz	r3, 5dfe <is_list_element+0x14>
		if (it == element) {
    5df6:	4299      	cmp	r1, r3
    5df8:	d1fb      	bne.n	5df2 <is_list_element+0x8>
			return true;
    5dfa:	2001      	movs	r0, #1
		}
	}

	return false;
}
    5dfc:	4770      	bx	lr
	return false;
    5dfe:	2000      	movs	r0, #0
    5e00:	4770      	bx	lr
    5e02:	2000      	movs	r0, #0
    5e04:	4770      	bx	lr
			return true;
    5e06:	2001      	movs	r0, #1
    5e08:	4770      	bx	lr
	...

00005e0c <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    5e0c:	b538      	push	{r3, r4, r5, lr}
    5e0e:	4604      	mov	r4, r0
    5e10:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    5e12:	4b06      	ldr	r3, [pc, #24]	; (5e2c <list_insert_as_head+0x20>)
    5e14:	4798      	blx	r3
    5e16:	f080 0001 	eor.w	r0, r0, #1
    5e1a:	2239      	movs	r2, #57	; 0x39
    5e1c:	4904      	ldr	r1, [pc, #16]	; (5e30 <list_insert_as_head+0x24>)
    5e1e:	b2c0      	uxtb	r0, r0
    5e20:	4b04      	ldr	r3, [pc, #16]	; (5e34 <list_insert_as_head+0x28>)
    5e22:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    5e24:	6823      	ldr	r3, [r4, #0]
    5e26:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    5e28:	6025      	str	r5, [r4, #0]
    5e2a:	bd38      	pop	{r3, r4, r5, pc}
    5e2c:	00005deb 	.word	0x00005deb
    5e30:	0000dc28 	.word	0x0000dc28
    5e34:	00005de5 	.word	0x00005de5

00005e38 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    5e38:	6803      	ldr	r3, [r0, #0]
    5e3a:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    5e3c:	6001      	str	r1, [r0, #0]
    5e3e:	4770      	bx	lr

00005e40 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    5e40:	b570      	push	{r4, r5, r6, lr}
    5e42:	4605      	mov	r5, r0
    5e44:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    5e46:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    5e48:	4b0a      	ldr	r3, [pc, #40]	; (5e74 <list_insert_at_end+0x34>)
    5e4a:	4798      	blx	r3
    5e4c:	f080 0001 	eor.w	r0, r0, #1
    5e50:	224f      	movs	r2, #79	; 0x4f
    5e52:	4909      	ldr	r1, [pc, #36]	; (5e78 <list_insert_at_end+0x38>)
    5e54:	b2c0      	uxtb	r0, r0
    5e56:	4b09      	ldr	r3, [pc, #36]	; (5e7c <list_insert_at_end+0x3c>)
    5e58:	4798      	blx	r3

	if (!list->head) {
    5e5a:	682b      	ldr	r3, [r5, #0]
    5e5c:	b91b      	cbnz	r3, 5e66 <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    5e5e:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    5e60:	6033      	str	r3, [r6, #0]
		return;
    5e62:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    5e64:	461c      	mov	r4, r3
	while (it->next) {
    5e66:	6823      	ldr	r3, [r4, #0]
    5e68:	2b00      	cmp	r3, #0
    5e6a:	d1fb      	bne.n	5e64 <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    5e6c:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    5e6e:	6033      	str	r3, [r6, #0]
    5e70:	bd70      	pop	{r4, r5, r6, pc}
    5e72:	bf00      	nop
    5e74:	00005deb 	.word	0x00005deb
    5e78:	0000dc28 	.word	0x0000dc28
    5e7c:	00005de5 	.word	0x00005de5

00005e80 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    5e80:	6803      	ldr	r3, [r0, #0]
    5e82:	b10b      	cbz	r3, 5e88 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    5e84:	681a      	ldr	r2, [r3, #0]
    5e86:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    5e88:	4618      	mov	r0, r3
    5e8a:	4770      	bx	lr

00005e8c <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    5e8c:	b570      	push	{r4, r5, r6, lr}
    5e8e:	460e      	mov	r6, r1
    5e90:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    5e92:	4604      	mov	r4, r0
    5e94:	b178      	cbz	r0, 5eb6 <ringbuffer_init+0x2a>
    5e96:	b181      	cbz	r1, 5eba <ringbuffer_init+0x2e>
    5e98:	b1a2      	cbz	r2, 5ec4 <ringbuffer_init+0x38>
    5e9a:	2001      	movs	r0, #1
    5e9c:	2228      	movs	r2, #40	; 0x28
    5e9e:	490d      	ldr	r1, [pc, #52]	; (5ed4 <ringbuffer_init+0x48>)
    5ea0:	4b0d      	ldr	r3, [pc, #52]	; (5ed8 <ringbuffer_init+0x4c>)
    5ea2:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    5ea4:	1e6b      	subs	r3, r5, #1
    5ea6:	421d      	tst	r5, r3
    5ea8:	d109      	bne.n	5ebe <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    5eaa:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    5eac:	2000      	movs	r0, #0
    5eae:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    5eb0:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    5eb2:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    5eb4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    5eb6:	2000      	movs	r0, #0
    5eb8:	e7f0      	b.n	5e9c <ringbuffer_init+0x10>
    5eba:	2000      	movs	r0, #0
    5ebc:	e7ee      	b.n	5e9c <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    5ebe:	f06f 000c 	mvn.w	r0, #12
    5ec2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    5ec4:	2228      	movs	r2, #40	; 0x28
    5ec6:	4903      	ldr	r1, [pc, #12]	; (5ed4 <ringbuffer_init+0x48>)
    5ec8:	2000      	movs	r0, #0
    5eca:	4b03      	ldr	r3, [pc, #12]	; (5ed8 <ringbuffer_init+0x4c>)
    5ecc:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    5ece:	1e6b      	subs	r3, r5, #1
    5ed0:	e7eb      	b.n	5eaa <ringbuffer_init+0x1e>
    5ed2:	bf00      	nop
    5ed4:	0000dc48 	.word	0x0000dc48
    5ed8:	00005de5 	.word	0x00005de5

00005edc <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    5edc:	b538      	push	{r3, r4, r5, lr}
    5ede:	460d      	mov	r5, r1
	ASSERT(rb && data);
    5ee0:	4604      	mov	r4, r0
    5ee2:	b1a0      	cbz	r0, 5f0e <ringbuffer_get+0x32>
    5ee4:	1c08      	adds	r0, r1, #0
    5ee6:	bf18      	it	ne
    5ee8:	2001      	movne	r0, #1
    5eea:	2240      	movs	r2, #64	; 0x40
    5eec:	490a      	ldr	r1, [pc, #40]	; (5f18 <ringbuffer_get+0x3c>)
    5eee:	4b0b      	ldr	r3, [pc, #44]	; (5f1c <ringbuffer_get+0x40>)
    5ef0:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    5ef2:	68a3      	ldr	r3, [r4, #8]
    5ef4:	68e2      	ldr	r2, [r4, #12]
    5ef6:	429a      	cmp	r2, r3
    5ef8:	d00b      	beq.n	5f12 <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    5efa:	6862      	ldr	r2, [r4, #4]
    5efc:	4013      	ands	r3, r2
    5efe:	6822      	ldr	r2, [r4, #0]
    5f00:	5cd3      	ldrb	r3, [r2, r3]
    5f02:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    5f04:	68a3      	ldr	r3, [r4, #8]
    5f06:	3301      	adds	r3, #1
    5f08:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    5f0a:	2000      	movs	r0, #0
    5f0c:	bd38      	pop	{r3, r4, r5, pc}
    5f0e:	2000      	movs	r0, #0
    5f10:	e7eb      	b.n	5eea <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    5f12:	f06f 0009 	mvn.w	r0, #9
}
    5f16:	bd38      	pop	{r3, r4, r5, pc}
    5f18:	0000dc48 	.word	0x0000dc48
    5f1c:	00005de5 	.word	0x00005de5

00005f20 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    5f20:	b538      	push	{r3, r4, r5, lr}
    5f22:	460d      	mov	r5, r1
	ASSERT(rb);
    5f24:	4604      	mov	r4, r0
    5f26:	2251      	movs	r2, #81	; 0x51
    5f28:	490b      	ldr	r1, [pc, #44]	; (5f58 <ringbuffer_put+0x38>)
    5f2a:	3000      	adds	r0, #0
    5f2c:	bf18      	it	ne
    5f2e:	2001      	movne	r0, #1
    5f30:	4b0a      	ldr	r3, [pc, #40]	; (5f5c <ringbuffer_put+0x3c>)
    5f32:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    5f34:	68e3      	ldr	r3, [r4, #12]
    5f36:	6862      	ldr	r2, [r4, #4]
    5f38:	4013      	ands	r3, r2
    5f3a:	6822      	ldr	r2, [r4, #0]
    5f3c:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    5f3e:	68e3      	ldr	r3, [r4, #12]
    5f40:	6861      	ldr	r1, [r4, #4]
    5f42:	68a2      	ldr	r2, [r4, #8]
    5f44:	1a9a      	subs	r2, r3, r2
    5f46:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    5f48:	bf84      	itt	hi
    5f4a:	1a59      	subhi	r1, r3, r1
    5f4c:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    5f4e:	3301      	adds	r3, #1
    5f50:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    5f52:	2000      	movs	r0, #0
    5f54:	bd38      	pop	{r3, r4, r5, pc}
    5f56:	bf00      	nop
    5f58:	0000dc48 	.word	0x0000dc48
    5f5c:	00005de5 	.word	0x00005de5

00005f60 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    5f60:	b510      	push	{r4, lr}
	ASSERT(rb);
    5f62:	4604      	mov	r4, r0
    5f64:	2267      	movs	r2, #103	; 0x67
    5f66:	4905      	ldr	r1, [pc, #20]	; (5f7c <ringbuffer_num+0x1c>)
    5f68:	3000      	adds	r0, #0
    5f6a:	bf18      	it	ne
    5f6c:	2001      	movne	r0, #1
    5f6e:	4b04      	ldr	r3, [pc, #16]	; (5f80 <ringbuffer_num+0x20>)
    5f70:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    5f72:	68e0      	ldr	r0, [r4, #12]
    5f74:	68a3      	ldr	r3, [r4, #8]
}
    5f76:	1ac0      	subs	r0, r0, r3
    5f78:	bd10      	pop	{r4, pc}
    5f7a:	bf00      	nop
    5f7c:	0000dc48 	.word	0x0000dc48
    5f80:	00005de5 	.word	0x00005de5

00005f84 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    5f84:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    5f86:	4a06      	ldr	r2, [pc, #24]	; (5fa0 <_sbrk+0x1c>)
    5f88:	6812      	ldr	r2, [r2, #0]
    5f8a:	b122      	cbz	r2, 5f96 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    5f8c:	4a04      	ldr	r2, [pc, #16]	; (5fa0 <_sbrk+0x1c>)
    5f8e:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    5f90:	4403      	add	r3, r0
    5f92:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    5f94:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    5f96:	4903      	ldr	r1, [pc, #12]	; (5fa4 <_sbrk+0x20>)
    5f98:	4a01      	ldr	r2, [pc, #4]	; (5fa0 <_sbrk+0x1c>)
    5f9a:	6011      	str	r1, [r2, #0]
    5f9c:	e7f6      	b.n	5f8c <_sbrk+0x8>
    5f9e:	bf00      	nop
    5fa0:	200007ec 	.word	0x200007ec
    5fa4:	20017df0 	.word	0x20017df0

00005fa8 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    5fa8:	f04f 30ff 	mov.w	r0, #4294967295
    5fac:	4770      	bx	lr

00005fae <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    5fae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    5fb2:	604b      	str	r3, [r1, #4]

	return 0;
}
    5fb4:	2000      	movs	r0, #0
    5fb6:	4770      	bx	lr

00005fb8 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    5fb8:	2001      	movs	r0, #1
    5fba:	4770      	bx	lr

00005fbc <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    5fbc:	2000      	movs	r0, #0
    5fbe:	4770      	bx	lr

00005fc0 <_adc_get_irq_num>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    5fc0:	6940      	ldr	r0, [r0, #20]
    5fc2:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    5fc6:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    5fca:	0a80      	lsrs	r0, r0, #10
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _adc_get_irq_num(const struct _adc_async_device *const device)
{

	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
    5fcc:	0040      	lsls	r0, r0, #1
    5fce:	3076      	adds	r0, #118	; 0x76
}
    5fd0:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    5fd4:	4770      	bx	lr
	...

00005fd8 <_adc_init>:
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    5fd8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    5fda:	f013 0f01 	tst.w	r3, #1
    5fde:	d11b      	bne.n	6018 <_adc_init+0x40>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5fe0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5fe2:	f013 0f03 	tst.w	r3, #3
    5fe6:	d1fb      	bne.n	5fe0 <_adc_init+0x8>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    5fe8:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    5fea:	f013 0f02 	tst.w	r3, #2
    5fee:	d00d      	beq.n	600c <_adc_init+0x34>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    5ff0:	8803      	ldrh	r3, [r0, #0]
    5ff2:	f023 0302 	bic.w	r3, r3, #2
    5ff6:	041b      	lsls	r3, r3, #16
    5ff8:	0c1b      	lsrs	r3, r3, #16
    5ffa:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5ffc:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5ffe:	f013 0f03 	tst.w	r3, #3
    6002:	d1fb      	bne.n	5ffc <_adc_init+0x24>
    6004:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6006:	f013 0f02 	tst.w	r3, #2
    600a:	d1fb      	bne.n	6004 <_adc_init+0x2c>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    600c:	2301      	movs	r3, #1
    600e:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6010:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6012:	f013 0f03 	tst.w	r3, #3
    6016:	d1fb      	bne.n	6010 <_adc_init+0x38>
    6018:	6b03      	ldr	r3, [r0, #48]	; 0x30
    601a:	f013 0f01 	tst.w	r3, #1
    601e:	d1fb      	bne.n	6018 <_adc_init+0x40>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    6020:	2316      	movs	r3, #22
    6022:	4a37      	ldr	r2, [pc, #220]	; (6100 <_adc_init+0x128>)
    6024:	fb03 2301 	mla	r3, r3, r1, r2
    6028:	889b      	ldrh	r3, [r3, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    602a:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    602c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    602e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    6032:	2b00      	cmp	r3, #0
    6034:	d1fa      	bne.n	602c <_adc_init+0x54>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    6036:	2316      	movs	r3, #22
    6038:	4a31      	ldr	r2, [pc, #196]	; (6100 <_adc_init+0x128>)
    603a:	fb03 2301 	mla	r3, r3, r1, r2
    603e:	799b      	ldrb	r3, [r3, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    6040:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6042:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6044:	f3c3 030b 	ubfx	r3, r3, #0, #12
    6048:	2b00      	cmp	r3, #0
    604a:	d1fa      	bne.n	6042 <_adc_init+0x6a>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    604c:	2316      	movs	r3, #22
    604e:	4a2c      	ldr	r2, [pc, #176]	; (6100 <_adc_init+0x128>)
    6050:	fb03 2301 	mla	r3, r3, r1, r2
    6054:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    6056:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    6058:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    605a:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    605c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    605e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    6062:	2b00      	cmp	r3, #0
    6064:	d1fa      	bne.n	605c <_adc_init+0x84>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    6066:	2316      	movs	r3, #22
    6068:	4a25      	ldr	r2, [pc, #148]	; (6100 <_adc_init+0x128>)
    606a:	fb03 2301 	mla	r3, r3, r1, r2
    606e:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    6070:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6072:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6074:	f3c3 030b 	ubfx	r3, r3, #0, #12
    6078:	2b00      	cmp	r3, #0
    607a:	d1fa      	bne.n	6072 <_adc_init+0x9a>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    607c:	2316      	movs	r3, #22
    607e:	4a20      	ldr	r2, [pc, #128]	; (6100 <_adc_init+0x128>)
    6080:	fb03 2301 	mla	r3, r3, r1, r2
    6084:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    6086:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6088:	6b03      	ldr	r3, [r0, #48]	; 0x30
    608a:	f3c3 030b 	ubfx	r3, r3, #0, #12
    608e:	2b00      	cmp	r3, #0
    6090:	d1fa      	bne.n	6088 <_adc_init+0xb0>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    6092:	2316      	movs	r3, #22
    6094:	4a1a      	ldr	r2, [pc, #104]	; (6100 <_adc_init+0x128>)
    6096:	fb03 2301 	mla	r3, r3, r1, r2
    609a:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    609c:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    609e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    60a0:	f013 0f80 	tst.w	r3, #128	; 0x80
    60a4:	d1fb      	bne.n	609e <_adc_init+0xc6>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    60a6:	2316      	movs	r3, #22
    60a8:	4a15      	ldr	r2, [pc, #84]	; (6100 <_adc_init+0x128>)
    60aa:	fb03 2301 	mla	r3, r3, r1, r2
    60ae:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    60b0:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    60b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    60b4:	f413 7f80 	tst.w	r3, #256	; 0x100
    60b8:	d1fb      	bne.n	60b2 <_adc_init+0xda>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    60ba:	2316      	movs	r3, #22
    60bc:	4a10      	ldr	r2, [pc, #64]	; (6100 <_adc_init+0x128>)
    60be:	fb03 2301 	mla	r3, r3, r1, r2
    60c2:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    60c4:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    60c6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    60c8:	f413 7f00 	tst.w	r3, #512	; 0x200
    60cc:	d1fb      	bne.n	60c6 <_adc_init+0xee>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    60ce:	2316      	movs	r3, #22
    60d0:	4a0b      	ldr	r2, [pc, #44]	; (6100 <_adc_init+0x128>)
    60d2:	fb03 2301 	mla	r3, r3, r1, r2
    60d6:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    60d8:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    60da:	6b03      	ldr	r3, [r0, #48]	; 0x30
    60dc:	f413 6f80 	tst.w	r3, #1024	; 0x400
    60e0:	d1fb      	bne.n	60da <_adc_init+0x102>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    60e2:	2216      	movs	r2, #22
    60e4:	4b06      	ldr	r3, [pc, #24]	; (6100 <_adc_init+0x128>)
    60e6:	fb02 3101 	mla	r1, r2, r1, r3
    60ea:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    60ec:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    60ee:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    60f0:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    60f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    60f4:	f013 0f03 	tst.w	r3, #3
    60f8:	d1fb      	bne.n	60f2 <_adc_init+0x11a>

	return ERR_NONE;
}
    60fa:	2000      	movs	r0, #0
    60fc:	4770      	bx	lr
    60fe:	bf00      	nop
    6100:	0000dc6c 	.word	0x0000dc6c

00006104 <_adc_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
    6104:	b508      	push	{r3, lr}
	void *const hw      = device->hw;
    6106:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
    6108:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
    610c:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
    6110:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
    6112:	f013 0f01 	tst.w	r3, #1
    6116:	d106      	bne.n	6126 <_adc_interrupt_handler+0x22>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
    6118:	f013 0f02 	tst.w	r3, #2
    611c:	d10d      	bne.n	613a <_adc_interrupt_handler+0x36>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
    611e:	f013 0f04 	tst.w	r3, #4
    6122:	d111      	bne.n	6148 <_adc_interrupt_handler+0x44>
    6124:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    6126:	2301      	movs	r3, #1
    6128:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
    612c:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
    6130:	6883      	ldr	r3, [r0, #8]
    6132:	b292      	uxth	r2, r2
    6134:	2100      	movs	r1, #0
    6136:	4798      	blx	r3
    6138:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    613a:	2302      	movs	r3, #2
    613c:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
    6140:	6843      	ldr	r3, [r0, #4]
    6142:	2100      	movs	r1, #0
    6144:	4798      	blx	r3
    6146:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
    6148:	2304      	movs	r3, #4
    614a:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
    614e:	6803      	ldr	r3, [r0, #0]
    6150:	2100      	movs	r1, #0
    6152:	4798      	blx	r3
	}
}
    6154:	e7e6      	b.n	6124 <_adc_interrupt_handler+0x20>
	...

00006158 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    6158:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    615c:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    6160:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    6164:	b148      	cbz	r0, 617a <_adc_get_regs+0x22>
    6166:	2801      	cmp	r0, #1
    6168:	d009      	beq.n	617e <_adc_get_regs+0x26>
{
    616a:	b508      	push	{r3, lr}
	ASSERT(false);
    616c:	228c      	movs	r2, #140	; 0x8c
    616e:	4905      	ldr	r1, [pc, #20]	; (6184 <_adc_get_regs+0x2c>)
    6170:	2000      	movs	r0, #0
    6172:	4b05      	ldr	r3, [pc, #20]	; (6188 <_adc_get_regs+0x30>)
    6174:	4798      	blx	r3
	return 0;
    6176:	2000      	movs	r0, #0
    6178:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    617a:	2000      	movs	r0, #0
    617c:	4770      	bx	lr
    617e:	2001      	movs	r0, #1
    6180:	4770      	bx	lr
    6182:	bf00      	nop
    6184:	0000dc98 	.word	0x0000dc98
    6188:	00005de5 	.word	0x00005de5

0000618c <_adc_async_init>:
{
    618c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6190:	460c      	mov	r4, r1
	ASSERT(device);
    6192:	4605      	mov	r5, r0
    6194:	22e6      	movs	r2, #230	; 0xe6
    6196:	493b      	ldr	r1, [pc, #236]	; (6284 <_adc_async_init+0xf8>)
    6198:	3000      	adds	r0, #0
    619a:	bf18      	it	ne
    619c:	2001      	movne	r0, #1
    619e:	4b3a      	ldr	r3, [pc, #232]	; (6288 <_adc_async_init+0xfc>)
    61a0:	4798      	blx	r3
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
    61a2:	4620      	mov	r0, r4
    61a4:	4b39      	ldr	r3, [pc, #228]	; (628c <_adc_async_init+0x100>)
    61a6:	4798      	blx	r3
    61a8:	4601      	mov	r1, r0
    61aa:	4620      	mov	r0, r4
    61ac:	4b38      	ldr	r3, [pc, #224]	; (6290 <_adc_async_init+0x104>)
    61ae:	4798      	blx	r3
	if (init_status) {
    61b0:	4606      	mov	r6, r0
    61b2:	b110      	cbz	r0, 61ba <_adc_async_init+0x2e>
}
    61b4:	4630      	mov	r0, r6
    61b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	device->hw = hw;
    61ba:	616c      	str	r4, [r5, #20]
	if (hw == ADC0) {
    61bc:	4b35      	ldr	r3, [pc, #212]	; (6294 <_adc_async_init+0x108>)
    61be:	429c      	cmp	r4, r3
    61c0:	d05c      	beq.n	627c <_adc_async_init+0xf0>
	if (hw == ADC1) {
    61c2:	4b35      	ldr	r3, [pc, #212]	; (6298 <_adc_async_init+0x10c>)
    61c4:	429c      	cmp	r4, r3
		_adc1_dev = dev;
    61c6:	bf04      	itt	eq
    61c8:	4b34      	ldreq	r3, [pc, #208]	; (629c <_adc_async_init+0x110>)
    61ca:	605d      	streq	r5, [r3, #4]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
    61cc:	4628      	mov	r0, r5
    61ce:	4f34      	ldr	r7, [pc, #208]	; (62a0 <_adc_async_init+0x114>)
    61d0:	47b8      	blx	r7
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    61d2:	0943      	lsrs	r3, r0, #5
    61d4:	f000 001f 	and.w	r0, r0, #31
    61d8:	2401      	movs	r4, #1
    61da:	fa04 f000 	lsl.w	r0, r4, r0
    61de:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 62a4 <_adc_async_init+0x118>
    61e2:	3320      	adds	r3, #32
    61e4:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    61e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    61ec:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
    61f0:	4628      	mov	r0, r5
    61f2:	47b8      	blx	r7
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    61f4:	0943      	lsrs	r3, r0, #5
    61f6:	f000 001f 	and.w	r0, r0, #31
    61fa:	fa04 f000 	lsl.w	r0, r4, r0
    61fe:	3360      	adds	r3, #96	; 0x60
    6200:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
    6204:	4628      	mov	r0, r5
    6206:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6208:	0943      	lsrs	r3, r0, #5
    620a:	f000 001f 	and.w	r0, r0, #31
    620e:	4084      	lsls	r4, r0
    6210:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
    6214:	4628      	mov	r0, r5
    6216:	47b8      	blx	r7
    6218:	3001      	adds	r0, #1
    621a:	b280      	uxth	r0, r0
    621c:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    621e:	2b00      	cmp	r3, #0
    6220:	dbc8      	blt.n	61b4 <_adc_async_init+0x28>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6222:	095b      	lsrs	r3, r3, #5
    6224:	f000 001f 	and.w	r0, r0, #31
    6228:	2201      	movs	r2, #1
    622a:	fa02 f000 	lsl.w	r0, r2, r0
    622e:	3320      	adds	r3, #32
    6230:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    6234:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6238:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
    623c:	4628      	mov	r0, r5
    623e:	47b8      	blx	r7
    6240:	3001      	adds	r0, #1
    6242:	b280      	uxth	r0, r0
    6244:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    6246:	2b00      	cmp	r3, #0
    6248:	dbb4      	blt.n	61b4 <_adc_async_init+0x28>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    624a:	095b      	lsrs	r3, r3, #5
    624c:	f000 001f 	and.w	r0, r0, #31
    6250:	2201      	movs	r2, #1
    6252:	fa02 f000 	lsl.w	r0, r2, r0
    6256:	3360      	adds	r3, #96	; 0x60
    6258:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
    625c:	4628      	mov	r0, r5
    625e:	47b8      	blx	r7
    6260:	3001      	adds	r0, #1
    6262:	b280      	uxth	r0, r0
    6264:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    6266:	2b00      	cmp	r3, #0
    6268:	dba4      	blt.n	61b4 <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    626a:	095b      	lsrs	r3, r3, #5
    626c:	f000 001f 	and.w	r0, r0, #31
    6270:	2201      	movs	r2, #1
    6272:	fa02 f000 	lsl.w	r0, r2, r0
    6276:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
    627a:	e79b      	b.n	61b4 <_adc_async_init+0x28>
		_adc0_dev = dev;
    627c:	4b07      	ldr	r3, [pc, #28]	; (629c <_adc_async_init+0x110>)
    627e:	601d      	str	r5, [r3, #0]
    6280:	e7a4      	b.n	61cc <_adc_async_init+0x40>
    6282:	bf00      	nop
    6284:	0000dc98 	.word	0x0000dc98
    6288:	00005de5 	.word	0x00005de5
    628c:	00006159 	.word	0x00006159
    6290:	00005fd9 	.word	0x00005fd9
    6294:	43001c00 	.word	0x43001c00
    6298:	43002000 	.word	0x43002000
    629c:	200007f0 	.word	0x200007f0
    62a0:	00005fc1 	.word	0x00005fc1
    62a4:	e000e100 	.word	0xe000e100

000062a8 <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
    62a8:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
    62aa:	8813      	ldrh	r3, [r2, #0]
    62ac:	b29b      	uxth	r3, r3
    62ae:	f043 0302 	orr.w	r3, r3, #2
    62b2:	8013      	strh	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    62b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
    62b6:	f013 0f03 	tst.w	r3, #3
    62ba:	d1fb      	bne.n	62b4 <_adc_async_enable_channel+0xc>
}
    62bc:	4770      	bx	lr

000062be <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    62be:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
    62c0:	88db      	ldrh	r3, [r3, #6]
    62c2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    62c6:	2b03      	cmp	r3, #3
}
    62c8:	bf0c      	ite	eq
    62ca:	2001      	moveq	r0, #1
    62cc:	2002      	movne	r0, #2
    62ce:	4770      	bx	lr

000062d0 <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
    62d0:	6942      	ldr	r2, [r0, #20]
}

static inline void hri_adc_set_SWTRIG_START_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
    62d2:	7d13      	ldrb	r3, [r2, #20]
    62d4:	f043 0302 	orr.w	r3, r3, #2
    62d8:	7513      	strb	r3, [r2, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    62da:	6b13      	ldr	r3, [r2, #48]	; 0x30
    62dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
    62e0:	2b00      	cmp	r3, #0
    62e2:	d1fa      	bne.n	62da <_adc_async_convert+0xa>
}
    62e4:	4770      	bx	lr

000062e6 <_adc_async_set_irq_state>:
	void *const hw = device->hw;
    62e6:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
    62e8:	2a01      	cmp	r2, #1
    62ea:	d007      	beq.n	62fc <_adc_async_set_irq_state+0x16>
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
    62ec:	2a02      	cmp	r2, #2
    62ee:	d00e      	beq.n	630e <_adc_async_set_irq_state+0x28>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
    62f0:	b91a      	cbnz	r2, 62fa <_adc_async_set_irq_state+0x14>
	if (value == 0x0) {
    62f2:	b1ab      	cbz	r3, 6320 <_adc_async_set_irq_state+0x3a>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
    62f4:	2301      	movs	r3, #1
    62f6:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    62fa:	4770      	bx	lr
	if (value == 0x0) {
    62fc:	b91b      	cbnz	r3, 6306 <_adc_async_set_irq_state+0x20>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
    62fe:	2304      	movs	r3, #4
    6300:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    6304:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
    6306:	2304      	movs	r3, #4
    6308:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    630c:	4770      	bx	lr
	if (value == 0x0) {
    630e:	b91b      	cbnz	r3, 6318 <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
    6310:	2302      	movs	r3, #2
    6312:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    6316:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
    6318:	2302      	movs	r3, #2
    631a:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    631e:	4770      	bx	lr
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
    6320:	2301      	movs	r3, #1
    6322:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    6326:	4770      	bx	lr

00006328 <ADC0_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
    6328:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    632a:	4b02      	ldr	r3, [pc, #8]	; (6334 <ADC0_0_Handler+0xc>)
    632c:	6818      	ldr	r0, [r3, #0]
    632e:	4b02      	ldr	r3, [pc, #8]	; (6338 <ADC0_0_Handler+0x10>)
    6330:	4798      	blx	r3
    6332:	bd08      	pop	{r3, pc}
    6334:	200007f0 	.word	0x200007f0
    6338:	00006105 	.word	0x00006105

0000633c <ADC0_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC0_1_Handler(void)
{
    633c:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    633e:	4b02      	ldr	r3, [pc, #8]	; (6348 <ADC0_1_Handler+0xc>)
    6340:	6818      	ldr	r0, [r3, #0]
    6342:	4b02      	ldr	r3, [pc, #8]	; (634c <ADC0_1_Handler+0x10>)
    6344:	4798      	blx	r3
    6346:	bd08      	pop	{r3, pc}
    6348:	200007f0 	.word	0x200007f0
    634c:	00006105 	.word	0x00006105

00006350 <ADC1_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
    6350:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    6352:	4b02      	ldr	r3, [pc, #8]	; (635c <ADC1_0_Handler+0xc>)
    6354:	6858      	ldr	r0, [r3, #4]
    6356:	4b02      	ldr	r3, [pc, #8]	; (6360 <ADC1_0_Handler+0x10>)
    6358:	4798      	blx	r3
    635a:	bd08      	pop	{r3, pc}
    635c:	200007f0 	.word	0x200007f0
    6360:	00006105 	.word	0x00006105

00006364 <ADC1_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC1_1_Handler(void)
{
    6364:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    6366:	4b02      	ldr	r3, [pc, #8]	; (6370 <ADC1_1_Handler+0xc>)
    6368:	6858      	ldr	r0, [r3, #4]
    636a:	4b02      	ldr	r3, [pc, #8]	; (6374 <ADC1_1_Handler+0x10>)
    636c:	4798      	blx	r3
    636e:	bd08      	pop	{r3, pc}
    6370:	200007f0 	.word	0x200007f0
    6374:	00006105 	.word	0x00006105

00006378 <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6378:	0943      	lsrs	r3, r0, #5
    637a:	f000 001f 	and.w	r0, r0, #31
    637e:	2201      	movs	r2, #1
    6380:	fa02 f000 	lsl.w	r0, r2, r0
    6384:	3340      	adds	r3, #64	; 0x40
    6386:	4a02      	ldr	r2, [pc, #8]	; (6390 <_irq_set+0x18>)
    6388:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    638c:	4770      	bx	lr
    638e:	bf00      	nop
    6390:	e000e100 	.word	0xe000e100

00006394 <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    6394:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    6398:	00c0      	lsls	r0, r0, #3
    639a:	4770      	bx	lr

0000639c <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    639c:	4b01      	ldr	r3, [pc, #4]	; (63a4 <_get_cycles_for_ms+0x8>)
    639e:	fb03 f000 	mul.w	r0, r3, r0
    63a2:	4770      	bx	lr
    63a4:	0001d4c0 	.word	0x0001d4c0

000063a8 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    63a8:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    63aa:	4a0e      	ldr	r2, [pc, #56]	; (63e4 <_init_chip+0x3c>)
    63ac:	8813      	ldrh	r3, [r2, #0]
    63ae:	b29b      	uxth	r3, r3
    63b0:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    63b4:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    63b6:	4b0c      	ldr	r3, [pc, #48]	; (63e8 <_init_chip+0x40>)
    63b8:	4798      	blx	r3
	_oscctrl_init_sources();
    63ba:	4b0c      	ldr	r3, [pc, #48]	; (63ec <_init_chip+0x44>)
    63bc:	4798      	blx	r3
	_mclk_init();
    63be:	4b0c      	ldr	r3, [pc, #48]	; (63f0 <_init_chip+0x48>)
    63c0:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    63c2:	2004      	movs	r0, #4
    63c4:	4c0b      	ldr	r4, [pc, #44]	; (63f4 <_init_chip+0x4c>)
    63c6:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    63c8:	4b0b      	ldr	r3, [pc, #44]	; (63f8 <_init_chip+0x50>)
    63ca:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    63cc:	f640 70fb 	movw	r0, #4091	; 0xffb
    63d0:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    63d2:	4a0a      	ldr	r2, [pc, #40]	; (63fc <_init_chip+0x54>)
    63d4:	6913      	ldr	r3, [r2, #16]
    63d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    63da:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    63dc:	4b08      	ldr	r3, [pc, #32]	; (6400 <_init_chip+0x58>)
    63de:	4798      	blx	r3
    63e0:	bd10      	pop	{r4, pc}
    63e2:	bf00      	nop
    63e4:	41004000 	.word	0x41004000
    63e8:	00006885 	.word	0x00006885
    63ec:	00006899 	.word	0x00006899
    63f0:	000067ad 	.word	0x000067ad
    63f4:	00006735 	.word	0x00006735
    63f8:	0000689d 	.word	0x0000689d
    63fc:	40000800 	.word	0x40000800
    6400:	00006479 	.word	0x00006479

00006404 <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    6404:	b508      	push	{r3, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    6406:	4a1a      	ldr	r2, [pc, #104]	; (6470 <_dmac_handler+0x6c>)
    6408:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    640a:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    640e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    6412:	4818      	ldr	r0, [pc, #96]	; (6474 <_dmac_handler+0x70>)
    6414:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    6418:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    641c:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    6420:	f012 0f01 	tst.w	r2, #1
    6424:	d10a      	bne.n	643c <_dmac_handler+0x38>
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    6426:	011a      	lsls	r2, r3, #4
    6428:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    642c:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    6430:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    6434:	f012 0f02 	tst.w	r2, #2
    6438:	d10b      	bne.n	6452 <_dmac_handler+0x4e>
    643a:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    643c:	011a      	lsls	r2, r3, #4
    643e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    6442:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    6446:	2101      	movs	r1, #1
    6448:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    644c:	6843      	ldr	r3, [r0, #4]
    644e:	4798      	blx	r3
    6450:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    6452:	011a      	lsls	r2, r3, #4
    6454:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    6458:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    645c:	2102      	movs	r1, #2
    645e:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    6462:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    6466:	4a03      	ldr	r2, [pc, #12]	; (6474 <_dmac_handler+0x70>)
    6468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    646c:	4798      	blx	r3
	}
}
    646e:	e7e4      	b.n	643a <_dmac_handler+0x36>
    6470:	4100a000 	.word	0x4100a000
    6474:	200007f8 	.word	0x200007f8

00006478 <_dma_init>:
{
    6478:	b470      	push	{r4, r5, r6}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    647a:	4a32      	ldr	r2, [pc, #200]	; (6544 <_dma_init+0xcc>)
    647c:	8813      	ldrh	r3, [r2, #0]
    647e:	f023 0302 	bic.w	r3, r3, #2
    6482:	041b      	lsls	r3, r3, #16
    6484:	0c1b      	lsrs	r3, r3, #16
    6486:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    6488:	8853      	ldrh	r3, [r2, #2]
    648a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    648e:	041b      	lsls	r3, r3, #16
    6490:	0c1b      	lsrs	r3, r3, #16
    6492:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    6494:	8813      	ldrh	r3, [r2, #0]
    6496:	b29b      	uxth	r3, r3
    6498:	f043 0301 	orr.w	r3, r3, #1
    649c:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    649e:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    64a0:	f013 0f01 	tst.w	r3, #1
    64a4:	d1fb      	bne.n	649e <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    64a6:	4b27      	ldr	r3, [pc, #156]	; (6544 <_dma_init+0xcc>)
    64a8:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    64ac:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    64ae:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    64b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    64b4:	f042 0201 	orr.w	r2, r2, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    64b8:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    64ba:	2100      	movs	r1, #0
    64bc:	6159      	str	r1, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    64be:	4a22      	ldr	r2, [pc, #136]	; (6548 <_dma_init+0xd0>)
	((Dmac *)hw)->BASEADDR.reg = data;
    64c0:	635a      	str	r2, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    64c2:	4a22      	ldr	r2, [pc, #136]	; (654c <_dma_init+0xd4>)
	((Dmac *)hw)->WRBADDR.reg = data;
    64c4:	639a      	str	r2, [r3, #56]	; 0x38
    64c6:	4b22      	ldr	r3, [pc, #136]	; (6550 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    64c8:	4c1f      	ldr	r4, [pc, #124]	; (6548 <_dma_init+0xd0>)
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    64ca:	460e      	mov	r6, r1
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    64cc:	681d      	ldr	r5, [r3, #0]
    64ce:	0108      	lsls	r0, r1, #4
    64d0:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    64d4:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    64d8:	6415      	str	r5, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    64da:	791d      	ldrb	r5, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    64dc:	f882 5045 	strb.w	r5, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    64e0:	795d      	ldrb	r5, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    64e2:	f882 5046 	strb.w	r5, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    64e6:	88dd      	ldrh	r5, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    64e8:	1822      	adds	r2, r4, r0
    64ea:	5225      	strh	r5, [r4, r0]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    64ec:	60d6      	str	r6, [r2, #12]
    64ee:	3101      	adds	r1, #1
    64f0:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    64f2:	2920      	cmp	r1, #32
    64f4:	d1ea      	bne.n	64cc <_dma_init+0x54>
    64f6:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    64f8:	2001      	movs	r0, #1
    64fa:	4916      	ldr	r1, [pc, #88]	; (6554 <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    64fc:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    64fe:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6502:	d00b      	beq.n	651c <_dma_init+0xa4>
    6504:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    6506:	2b24      	cmp	r3, #36	; 0x24
    6508:	d1f8      	bne.n	64fc <_dma_init+0x84>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    650a:	4a0e      	ldr	r2, [pc, #56]	; (6544 <_dma_init+0xcc>)
    650c:	8813      	ldrh	r3, [r2, #0]
    650e:	b29b      	uxth	r3, r3
    6510:	f043 0302 	orr.w	r3, r3, #2
    6514:	8013      	strh	r3, [r2, #0]
}
    6516:	2000      	movs	r0, #0
    6518:	bc70      	pop	{r4, r5, r6}
    651a:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    651c:	095c      	lsrs	r4, r3, #5
    651e:	f002 021f 	and.w	r2, r2, #31
    6522:	fa00 f202 	lsl.w	r2, r0, r2
    6526:	f104 0520 	add.w	r5, r4, #32
    652a:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    652e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6532:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6536:	f104 0560 	add.w	r5, r4, #96	; 0x60
    653a:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    653e:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    6542:	e7df      	b.n	6504 <_dma_init+0x8c>
    6544:	4100a000 	.word	0x4100a000
    6548:	200079a0 	.word	0x200079a0
    654c:	20007ba0 	.word	0x20007ba0
    6550:	0000dcb0 	.word	0x0000dcb0
    6554:	e000e100 	.word	0xe000e100

00006558 <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    6558:	b991      	cbnz	r1, 6580 <_dma_set_irq_state+0x28>
	if (value == 0x0) {
    655a:	b942      	cbnz	r2, 656e <_dma_set_irq_state+0x16>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TCMPL;
    655c:	0100      	lsls	r0, r0, #4
    655e:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    6562:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    6566:	2302      	movs	r3, #2
    6568:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    656c:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
    656e:	0100      	lsls	r0, r0, #4
    6570:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    6574:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    6578:	2302      	movs	r3, #2
    657a:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    657e:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    6580:	2901      	cmp	r1, #1
    6582:	d000      	beq.n	6586 <_dma_set_irq_state+0x2e>
    6584:	4770      	bx	lr
	if (value == 0x0) {
    6586:	b142      	cbz	r2, 659a <_dma_set_irq_state+0x42>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    6588:	0100      	lsls	r0, r0, #4
    658a:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    658e:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    6592:	2301      	movs	r3, #1
    6594:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
}
    6598:	e7f4      	b.n	6584 <_dma_set_irq_state+0x2c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    659a:	0100      	lsls	r0, r0, #4
    659c:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    65a0:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    65a4:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    65a8:	4770      	bx	lr
	...

000065ac <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    65ac:	4b02      	ldr	r3, [pc, #8]	; (65b8 <_dma_set_destination_address+0xc>)
    65ae:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    65b2:	6081      	str	r1, [r0, #8]
}
    65b4:	2000      	movs	r0, #0
    65b6:	4770      	bx	lr
    65b8:	200079a0 	.word	0x200079a0

000065bc <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    65bc:	4b02      	ldr	r3, [pc, #8]	; (65c8 <_dma_set_source_address+0xc>)
    65be:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    65c2:	6041      	str	r1, [r0, #4]
}
    65c4:	2000      	movs	r0, #0
    65c6:	4770      	bx	lr
    65c8:	200079a0 	.word	0x200079a0

000065cc <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    65cc:	4a05      	ldr	r2, [pc, #20]	; (65e4 <_dma_srcinc_enable+0x18>)
    65ce:	0100      	lsls	r0, r0, #4
    65d0:	5a13      	ldrh	r3, [r2, r0]
    65d2:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    65d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    65d8:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    65dc:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    65de:	5211      	strh	r1, [r2, r0]
}
    65e0:	2000      	movs	r0, #0
    65e2:	4770      	bx	lr
    65e4:	200079a0 	.word	0x200079a0

000065e8 <_dma_set_data_amount>:
{
    65e8:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    65ea:	4c14      	ldr	r4, [pc, #80]	; (663c <_dma_set_data_amount+0x54>)
    65ec:	0102      	lsls	r2, r0, #4
    65ee:	18a3      	adds	r3, r4, r2
    65f0:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    65f2:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
    65f4:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    65f8:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    65fa:	f412 6f00 	tst.w	r2, #2048	; 0x800
    65fe:	d006      	beq.n	660e <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    6600:	fa01 f403 	lsl.w	r4, r1, r3
    6604:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    6606:	4a0d      	ldr	r2, [pc, #52]	; (663c <_dma_set_data_amount+0x54>)
    6608:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    660c:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    660e:	4c0b      	ldr	r4, [pc, #44]	; (663c <_dma_set_data_amount+0x54>)
    6610:	0102      	lsls	r2, r0, #4
    6612:	18a5      	adds	r5, r4, r2
    6614:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    6616:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    6618:	f412 6f80 	tst.w	r2, #1024	; 0x400
    661c:	d005      	beq.n	662a <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    661e:	fa01 f303 	lsl.w	r3, r1, r3
    6622:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    6624:	eb04 1200 	add.w	r2, r4, r0, lsl #4
    6628:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    662a:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    662c:	4b03      	ldr	r3, [pc, #12]	; (663c <_dma_set_data_amount+0x54>)
    662e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    6632:	8041      	strh	r1, [r0, #2]
}
    6634:	2000      	movs	r0, #0
    6636:	bc30      	pop	{r4, r5}
    6638:	4770      	bx	lr
    663a:	bf00      	nop
    663c:	200079a0 	.word	0x200079a0

00006640 <_dma_enable_transaction>:
{
    6640:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    6642:	4c0d      	ldr	r4, [pc, #52]	; (6678 <_dma_enable_transaction+0x38>)
    6644:	0103      	lsls	r3, r0, #4
    6646:	5ae2      	ldrh	r2, [r4, r3]
    6648:	b292      	uxth	r2, r2
    664a:	f042 0201 	orr.w	r2, r2, #1
    664e:	52e2      	strh	r2, [r4, r3]
    6650:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    6654:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    6658:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    665a:	f042 0202 	orr.w	r2, r2, #2
    665e:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    6660:	b131      	cbz	r1, 6670 <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    6662:	4a06      	ldr	r2, [pc, #24]	; (667c <_dma_enable_transaction+0x3c>)
    6664:	6911      	ldr	r1, [r2, #16]
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    6666:	2301      	movs	r3, #1
    6668:	fa03 f000 	lsl.w	r0, r3, r0
    666c:	4308      	orrs	r0, r1
    666e:	6110      	str	r0, [r2, #16]
}
    6670:	2000      	movs	r0, #0
    6672:	f85d 4b04 	ldr.w	r4, [sp], #4
    6676:	4770      	bx	lr
    6678:	200079a0 	.word	0x200079a0
    667c:	4100a000 	.word	0x4100a000

00006680 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    6680:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    6684:	4b02      	ldr	r3, [pc, #8]	; (6690 <_dma_get_channel_resource+0x10>)
    6686:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    668a:	6001      	str	r1, [r0, #0]
}
    668c:	2000      	movs	r0, #0
    668e:	4770      	bx	lr
    6690:	200007f8 	.word	0x200007f8

00006694 <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
    6694:	b508      	push	{r3, lr}
	_dmac_handler();
    6696:	4b01      	ldr	r3, [pc, #4]	; (669c <DMAC_0_Handler+0x8>)
    6698:	4798      	blx	r3
    669a:	bd08      	pop	{r3, pc}
    669c:	00006405 	.word	0x00006405

000066a0 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
    66a0:	b508      	push	{r3, lr}
	_dmac_handler();
    66a2:	4b01      	ldr	r3, [pc, #4]	; (66a8 <DMAC_1_Handler+0x8>)
    66a4:	4798      	blx	r3
    66a6:	bd08      	pop	{r3, pc}
    66a8:	00006405 	.word	0x00006405

000066ac <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
    66ac:	b508      	push	{r3, lr}
	_dmac_handler();
    66ae:	4b01      	ldr	r3, [pc, #4]	; (66b4 <DMAC_2_Handler+0x8>)
    66b0:	4798      	blx	r3
    66b2:	bd08      	pop	{r3, pc}
    66b4:	00006405 	.word	0x00006405

000066b8 <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
    66b8:	b508      	push	{r3, lr}
	_dmac_handler();
    66ba:	4b01      	ldr	r3, [pc, #4]	; (66c0 <DMAC_3_Handler+0x8>)
    66bc:	4798      	blx	r3
    66be:	bd08      	pop	{r3, pc}
    66c0:	00006405 	.word	0x00006405

000066c4 <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
    66c4:	b508      	push	{r3, lr}
	_dmac_handler();
    66c6:	4b01      	ldr	r3, [pc, #4]	; (66cc <DMAC_4_Handler+0x8>)
    66c8:	4798      	blx	r3
    66ca:	bd08      	pop	{r3, pc}
    66cc:	00006405 	.word	0x00006405

000066d0 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    66d0:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    66d2:	2000      	movs	r0, #0
    66d4:	4770      	bx	lr
	...

000066d8 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    66d8:	b430      	push	{r4, r5}
    66da:	4814      	ldr	r0, [pc, #80]	; (672c <_event_system_init+0x54>)
    66dc:	f100 0543 	add.w	r5, r0, #67	; 0x43
    66e0:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    66e2:	4c13      	ldr	r4, [pc, #76]	; (6730 <_event_system_init+0x58>)
    66e4:	1a1a      	subs	r2, r3, r0
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    66e6:	f813 1b01 	ldrb.w	r1, [r3], #1
    66ea:	3248      	adds	r2, #72	; 0x48
    66ec:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    66f0:	42ab      	cmp	r3, r5
    66f2:	d1f7      	bne.n	66e4 <_event_system_init+0xc>
    66f4:	480d      	ldr	r0, [pc, #52]	; (672c <_event_system_init+0x54>)
    66f6:	f100 0442 	add.w	r4, r0, #66	; 0x42
    66fa:	3080      	adds	r0, #128	; 0x80
    66fc:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    66fe:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    6702:	00ca      	lsls	r2, r1, #3
    6704:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    6708:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    670c:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    670e:	f850 3f04 	ldr.w	r3, [r0, #4]!
    6712:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    6714:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    6718:	43db      	mvns	r3, r3
    671a:	b2db      	uxtb	r3, r3
    671c:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    6720:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    6722:	2920      	cmp	r1, #32
    6724:	d1eb      	bne.n	66fe <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    6726:	2000      	movs	r0, #0
    6728:	bc30      	pop	{r4, r5}
    672a:	4770      	bx	lr
    672c:	0000ddb0 	.word	0x0000ddb0
    6730:	4100e000 	.word	0x4100e000

00006734 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    6734:	f010 0f01 	tst.w	r0, #1
    6738:	d008      	beq.n	674c <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    673a:	4a17      	ldr	r2, [pc, #92]	; (6798 <_gclk_init_generators_by_fref+0x64>)
    673c:	4b17      	ldr	r3, [pc, #92]	; (679c <_gclk_init_generators_by_fref+0x68>)
    673e:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6740:	4619      	mov	r1, r3
    6742:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    6746:	684b      	ldr	r3, [r1, #4]
    6748:	4213      	tst	r3, r2
    674a:	d1fc      	bne.n	6746 <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    674c:	f010 0f02 	tst.w	r0, #2
    6750:	d008      	beq.n	6764 <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    6752:	4a13      	ldr	r2, [pc, #76]	; (67a0 <_gclk_init_generators_by_fref+0x6c>)
    6754:	4b11      	ldr	r3, [pc, #68]	; (679c <_gclk_init_generators_by_fref+0x68>)
    6756:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6758:	4619      	mov	r1, r3
    675a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    675e:	684b      	ldr	r3, [r1, #4]
    6760:	4213      	tst	r3, r2
    6762:	d1fc      	bne.n	675e <_gclk_init_generators_by_fref+0x2a>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    6764:	f010 0f04 	tst.w	r0, #4
    6768:	d008      	beq.n	677c <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    676a:	4a0e      	ldr	r2, [pc, #56]	; (67a4 <_gclk_init_generators_by_fref+0x70>)
    676c:	4b0b      	ldr	r3, [pc, #44]	; (679c <_gclk_init_generators_by_fref+0x68>)
    676e:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6770:	4619      	mov	r1, r3
    6772:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    6776:	684b      	ldr	r3, [r1, #4]
    6778:	4213      	tst	r3, r2
    677a:	d1fc      	bne.n	6776 <_gclk_init_generators_by_fref+0x42>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    677c:	f010 0f08 	tst.w	r0, #8
    6780:	d008      	beq.n	6794 <_gclk_init_generators_by_fref+0x60>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    6782:	4a09      	ldr	r2, [pc, #36]	; (67a8 <_gclk_init_generators_by_fref+0x74>)
    6784:	4b05      	ldr	r3, [pc, #20]	; (679c <_gclk_init_generators_by_fref+0x68>)
    6786:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6788:	4619      	mov	r1, r3
    678a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    678e:	684b      	ldr	r3, [r1, #4]
    6790:	4213      	tst	r3, r2
    6792:	d1fc      	bne.n	678e <_gclk_init_generators_by_fref+0x5a>
    6794:	4770      	bx	lr
    6796:	bf00      	nop
    6798:	00010108 	.word	0x00010108
    679c:	40001c00 	.word	0x40001c00
    67a0:	00010106 	.word	0x00010106
    67a4:	00100106 	.word	0x00100106
    67a8:	00010104 	.word	0x00010104

000067ac <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    67ac:	2201      	movs	r2, #1
    67ae:	4b01      	ldr	r3, [pc, #4]	; (67b4 <_mclk_init+0x8>)
    67b0:	715a      	strb	r2, [r3, #5]
    67b2:	4770      	bx	lr
    67b4:	40000800 	.word	0x40000800

000067b8 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    67b8:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    67ba:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    67bc:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    67be:	f012 0f01 	tst.w	r2, #1
    67c2:	d005      	beq.n	67d0 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    67c4:	2201      	movs	r2, #1
    67c6:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    67c8:	6803      	ldr	r3, [r0, #0]
    67ca:	b153      	cbz	r3, 67e2 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    67cc:	4798      	blx	r3
    67ce:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    67d0:	8a1a      	ldrh	r2, [r3, #16]
    67d2:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    67d4:	b12a      	cbz	r2, 67e2 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    67d6:	f240 225e 	movw	r2, #606	; 0x25e
    67da:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    67dc:	6843      	ldr	r3, [r0, #4]
    67de:	b103      	cbz	r3, 67e2 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    67e0:	4798      	blx	r3
    67e2:	bd08      	pop	{r3, pc}

000067e4 <_flash_init>:
{
    67e4:	b538      	push	{r3, r4, r5, lr}
    67e6:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    67e8:	4605      	mov	r5, r0
    67ea:	b350      	cbz	r0, 6842 <_flash_init+0x5e>
    67ec:	4816      	ldr	r0, [pc, #88]	; (6848 <_flash_init+0x64>)
    67ee:	4281      	cmp	r1, r0
    67f0:	bf14      	ite	ne
    67f2:	2000      	movne	r0, #0
    67f4:	2001      	moveq	r0, #1
    67f6:	224b      	movs	r2, #75	; 0x4b
    67f8:	4914      	ldr	r1, [pc, #80]	; (684c <_flash_init+0x68>)
    67fa:	4b15      	ldr	r3, [pc, #84]	; (6850 <_flash_init+0x6c>)
    67fc:	4798      	blx	r3
	device->hw = hw;
    67fe:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    6800:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    6802:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    6806:	049b      	lsls	r3, r3, #18
    6808:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    680a:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    680c:	4b11      	ldr	r3, [pc, #68]	; (6854 <_flash_init+0x70>)
    680e:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6810:	4b11      	ldr	r3, [pc, #68]	; (6858 <_flash_init+0x74>)
    6812:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    6816:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    681a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    681e:	f3bf 8f6f 	isb	sy
    6822:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6826:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    682a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    682e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6832:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    6836:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    683a:	6019      	str	r1, [r3, #0]
    683c:	601a      	str	r2, [r3, #0]
}
    683e:	2000      	movs	r0, #0
    6840:	bd38      	pop	{r3, r4, r5, pc}
    6842:	2000      	movs	r0, #0
    6844:	e7d7      	b.n	67f6 <_flash_init+0x12>
    6846:	bf00      	nop
    6848:	41004000 	.word	0x41004000
    684c:	0000deb4 	.word	0x0000deb4
    6850:	00005de5 	.word	0x00005de5
    6854:	20000978 	.word	0x20000978
    6858:	e000e100 	.word	0xe000e100

0000685c <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    685c:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    685e:	4b02      	ldr	r3, [pc, #8]	; (6868 <NVMCTRL_0_Handler+0xc>)
    6860:	6818      	ldr	r0, [r3, #0]
    6862:	4b02      	ldr	r3, [pc, #8]	; (686c <NVMCTRL_0_Handler+0x10>)
    6864:	4798      	blx	r3
    6866:	bd08      	pop	{r3, pc}
    6868:	20000978 	.word	0x20000978
    686c:	000067b9 	.word	0x000067b9

00006870 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    6870:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    6872:	4b02      	ldr	r3, [pc, #8]	; (687c <NVMCTRL_1_Handler+0xc>)
    6874:	6818      	ldr	r0, [r3, #0]
    6876:	4b02      	ldr	r3, [pc, #8]	; (6880 <NVMCTRL_1_Handler+0x10>)
    6878:	4798      	blx	r3
    687a:	bd08      	pop	{r3, pc}
    687c:	20000978 	.word	0x20000978
    6880:	000067b9 	.word	0x000067b9

00006884 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    6884:	4b03      	ldr	r3, [pc, #12]	; (6894 <_osc32kctrl_init_sources+0x10>)
    6886:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    6888:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    688c:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    688e:	2201      	movs	r2, #1
    6890:	741a      	strb	r2, [r3, #16]
    6892:	4770      	bx	lr
    6894:	40001400 	.word	0x40001400

00006898 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    6898:	4770      	bx	lr
	...

0000689c <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    689c:	4a47      	ldr	r2, [pc, #284]	; (69bc <_oscctrl_init_referenced_generators+0x120>)
    689e:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    68a0:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    68a4:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    68a8:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    68aa:	4611      	mov	r1, r2
    68ac:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    68b0:	684b      	ldr	r3, [r1, #4]
    68b2:	4213      	tst	r3, r2
    68b4:	d1fc      	bne.n	68b0 <_oscctrl_init_referenced_generators+0x14>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    68b6:	4a41      	ldr	r2, [pc, #260]	; (69bc <_oscctrl_init_referenced_generators+0x120>)
    68b8:	6853      	ldr	r3, [r2, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    68ba:	f013 0f04 	tst.w	r3, #4
    68be:	d1fb      	bne.n	68b8 <_oscctrl_init_referenced_generators+0x1c>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    68c0:	4b3f      	ldr	r3, [pc, #252]	; (69c0 <_oscctrl_init_referenced_generators+0x124>)
    68c2:	2200      	movs	r2, #0
    68c4:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    68c6:	4a3f      	ldr	r2, [pc, #252]	; (69c4 <_oscctrl_init_referenced_generators+0x128>)
    68c8:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    68ca:	461a      	mov	r2, r3
    68cc:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    68d0:	f013 0f10 	tst.w	r3, #16
    68d4:	d1fa      	bne.n	68cc <_oscctrl_init_referenced_generators+0x30>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    68d6:	2200      	movs	r2, #0
    68d8:	4b39      	ldr	r3, [pc, #228]	; (69c0 <_oscctrl_init_referenced_generators+0x124>)
    68da:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    68de:	461a      	mov	r2, r3
    68e0:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    68e4:	f013 0f04 	tst.w	r3, #4
    68e8:	d1fa      	bne.n	68e0 <_oscctrl_init_referenced_generators+0x44>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    68ea:	2202      	movs	r2, #2
    68ec:	4b34      	ldr	r3, [pc, #208]	; (69c0 <_oscctrl_init_referenced_generators+0x124>)
    68ee:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    68f0:	461a      	mov	r2, r3
    68f2:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    68f6:	f013 0f02 	tst.w	r3, #2
    68fa:	d1fa      	bne.n	68f2 <_oscctrl_init_referenced_generators+0x56>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    68fc:	4b30      	ldr	r3, [pc, #192]	; (69c0 <_oscctrl_init_referenced_generators+0x124>)
    68fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    6900:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6902:	461a      	mov	r2, r3
    6904:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    6908:	f013 0f08 	tst.w	r3, #8
    690c:	d1fa      	bne.n	6904 <_oscctrl_init_referenced_generators+0x68>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    690e:	2288      	movs	r2, #136	; 0x88
    6910:	4b2b      	ldr	r3, [pc, #172]	; (69c0 <_oscctrl_init_referenced_generators+0x124>)
    6912:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6916:	461a      	mov	r2, r3
    6918:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    691c:	f013 0f04 	tst.w	r3, #4
    6920:	d1fa      	bne.n	6918 <_oscctrl_init_referenced_generators+0x7c>
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    6922:	2242      	movs	r2, #66	; 0x42
    6924:	4b25      	ldr	r3, [pc, #148]	; (69bc <_oscctrl_init_referenced_generators+0x120>)
    6926:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    692a:	2227      	movs	r2, #39	; 0x27
    692c:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
    6930:	649a      	str	r2, [r3, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    6932:	461a      	mov	r2, r3
    6934:	6d13      	ldr	r3, [r2, #80]	; 0x50
    6936:	f013 0f06 	tst.w	r3, #6
    693a:	d1fb      	bne.n	6934 <_oscctrl_init_referenced_generators+0x98>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    693c:	4b20      	ldr	r3, [pc, #128]	; (69c0 <_oscctrl_init_referenced_generators+0x124>)
    693e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6942:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    6944:	2202      	movs	r2, #2
    6946:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    694a:	461a      	mov	r2, r3
    694c:	6d13      	ldr	r3, [r2, #80]	; 0x50
    694e:	f013 0f02 	tst.w	r3, #2
    6952:	d1fb      	bne.n	694c <_oscctrl_init_referenced_generators+0xb0>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    6954:	4b1a      	ldr	r3, [pc, #104]	; (69c0 <_oscctrl_init_referenced_generators+0x124>)
    6956:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    695a:	f013 0f01 	tst.w	r3, #1
    695e:	d026      	beq.n	69ae <_oscctrl_init_referenced_generators+0x112>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    6960:	4a17      	ldr	r2, [pc, #92]	; (69c0 <_oscctrl_init_referenced_generators+0x124>)
    6962:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    6964:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    6968:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    696c:	d1f9      	bne.n	6962 <_oscctrl_init_referenced_generators+0xc6>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    696e:	4b14      	ldr	r3, [pc, #80]	; (69c0 <_oscctrl_init_referenced_generators+0x124>)
    6970:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    6972:	f012 0f01 	tst.w	r2, #1
    6976:	d103      	bne.n	6980 <_oscctrl_init_referenced_generators+0xe4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    6978:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    697a:	f012 0f02 	tst.w	r2, #2
    697e:	d0f7      	beq.n	6970 <_oscctrl_init_referenced_generators+0xd4>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    6980:	4a0e      	ldr	r2, [pc, #56]	; (69bc <_oscctrl_init_referenced_generators+0x120>)
    6982:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    6984:	2b00      	cmp	r3, #0
    6986:	d1fc      	bne.n	6982 <_oscctrl_init_referenced_generators+0xe6>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    6988:	4a0c      	ldr	r2, [pc, #48]	; (69bc <_oscctrl_init_referenced_generators+0x120>)
    698a:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    698c:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    6990:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    6994:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6996:	4611      	mov	r1, r2
    6998:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    699c:	684b      	ldr	r3, [r1, #4]
    699e:	4213      	tst	r3, r2
    69a0:	d1fc      	bne.n	699c <_oscctrl_init_referenced_generators+0x100>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    69a2:	4a06      	ldr	r2, [pc, #24]	; (69bc <_oscctrl_init_referenced_generators+0x120>)
    69a4:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    69a6:	f013 0f04 	tst.w	r3, #4
    69aa:	d1fb      	bne.n	69a4 <_oscctrl_init_referenced_generators+0x108>
		;
#endif
	(void)hw;
}
    69ac:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    69ae:	4a04      	ldr	r2, [pc, #16]	; (69c0 <_oscctrl_init_referenced_generators+0x124>)
    69b0:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    69b2:	f413 7f80 	tst.w	r3, #256	; 0x100
    69b6:	d0fb      	beq.n	69b0 <_oscctrl_init_referenced_generators+0x114>
    69b8:	e7d9      	b.n	696e <_oscctrl_init_referenced_generators+0xd2>
    69ba:	bf00      	nop
    69bc:	40001c00 	.word	0x40001c00
    69c0:	40001000 	.word	0x40001000
    69c4:	04010000 	.word	0x04010000

000069c8 <_qspi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_rx_complete(struct _dma_resource *resource)
{
    69c8:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    69ca:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    69cc:	681a      	ldr	r2, [r3, #0]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
    69ce:	4903      	ldr	r1, [pc, #12]	; (69dc <_qspi_dma_rx_complete+0x14>)
    69d0:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    69d2:	685b      	ldr	r3, [r3, #4]
    69d4:	b103      	cbz	r3, 69d8 <_qspi_dma_rx_complete+0x10>
		dev->cb.xfer_done(resource);
    69d6:	4798      	blx	r3
    69d8:	bd08      	pop	{r3, pc}
    69da:	bf00      	nop
    69dc:	01000002 	.word	0x01000002

000069e0 <_qspi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_tx_complete(struct _dma_resource *resource)
{
    69e0:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    69e2:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    69e4:	681a      	ldr	r2, [r3, #0]
    69e6:	4903      	ldr	r1, [pc, #12]	; (69f4 <_qspi_dma_tx_complete+0x14>)
    69e8:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    69ea:	685b      	ldr	r3, [r3, #4]
    69ec:	b103      	cbz	r3, 69f0 <_qspi_dma_tx_complete+0x10>
		dev->cb.xfer_done(resource);
    69ee:	4798      	blx	r3
    69f0:	bd08      	pop	{r3, pc}
    69f2:	bf00      	nop
    69f4:	01000002 	.word	0x01000002

000069f8 <_qspi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_error_occured(struct _dma_resource *resource)
{
    69f8:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;

	if (dev->cb.error) {
    69fa:	6883      	ldr	r3, [r0, #8]
    69fc:	689b      	ldr	r3, [r3, #8]
    69fe:	b103      	cbz	r3, 6a02 <_qspi_dma_error_occured+0xa>
		dev->cb.error(resource);
    6a00:	4798      	blx	r3
    6a02:	bd08      	pop	{r3, pc}

00006a04 <_qspi_dma_init>:
	}
}

int32_t _qspi_dma_init(struct _qspi_dma_dev *dev, void *const hw)
{
    6a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a06:	460d      	mov	r5, r1
	ASSERT(dev && hw);
    6a08:	4604      	mov	r4, r0
    6a0a:	2800      	cmp	r0, #0
    6a0c:	d027      	beq.n	6a5e <_qspi_dma_init+0x5a>
    6a0e:	1c08      	adds	r0, r1, #0
    6a10:	bf18      	it	ne
    6a12:	2001      	movne	r0, #1
    6a14:	22cb      	movs	r2, #203	; 0xcb
    6a16:	4913      	ldr	r1, [pc, #76]	; (6a64 <_qspi_dma_init+0x60>)
    6a18:	4b13      	ldr	r3, [pc, #76]	; (6a68 <_qspi_dma_init+0x64>)
    6a1a:	4798      	blx	r3
	dev->prvt = hw;
    6a1c:	4626      	mov	r6, r4
    6a1e:	f846 5b0c 	str.w	r5, [r6], #12
    6a22:	2301      	movs	r3, #1
    6a24:	602b      	str	r3, [r5, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
    6a26:	4b11      	ldr	r3, [pc, #68]	; (6a6c <_qspi_dma_init+0x68>)
    6a28:	606b      	str	r3, [r5, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
    6a2a:	4b11      	ldr	r3, [pc, #68]	; (6a70 <_qspi_dma_init+0x6c>)
    6a2c:	60ab      	str	r3, [r5, #8]
	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    6a2e:	211f      	movs	r1, #31
    6a30:	4630      	mov	r0, r6
    6a32:	4f10      	ldr	r7, [pc, #64]	; (6a74 <_qspi_dma_init+0x70>)
    6a34:	47b8      	blx	r7
	dev->resource->back                 = dev;
    6a36:	68e3      	ldr	r3, [r4, #12]
    6a38:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    6a3a:	68e3      	ldr	r3, [r4, #12]
    6a3c:	4a0e      	ldr	r2, [pc, #56]	; (6a78 <_qspi_dma_init+0x74>)
    6a3e:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    6a40:	68e3      	ldr	r3, [r4, #12]
    6a42:	4d0e      	ldr	r5, [pc, #56]	; (6a7c <_qspi_dma_init+0x78>)
    6a44:	605d      	str	r5, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_TX_CHANNEL);
    6a46:	211e      	movs	r1, #30
    6a48:	4630      	mov	r0, r6
    6a4a:	47b8      	blx	r7
	dev->resource->back                 = dev;
    6a4c:	68e3      	ldr	r3, [r4, #12]
    6a4e:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_tx_complete;
    6a50:	68e3      	ldr	r3, [r4, #12]
    6a52:	4a0b      	ldr	r2, [pc, #44]	; (6a80 <_qspi_dma_init+0x7c>)
    6a54:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    6a56:	68e3      	ldr	r3, [r4, #12]
    6a58:	605d      	str	r5, [r3, #4]

	return ERR_NONE;
}
    6a5a:	2000      	movs	r0, #0
    6a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6a5e:	2000      	movs	r0, #0
    6a60:	e7d8      	b.n	6a14 <_qspi_dma_init+0x10>
    6a62:	bf00      	nop
    6a64:	0000ded4 	.word	0x0000ded4
    6a68:	00005de5 	.word	0x00005de5
    6a6c:	06000011 	.word	0x06000011
    6a70:	00243b00 	.word	0x00243b00
    6a74:	00006681 	.word	0x00006681
    6a78:	000069c9 	.word	0x000069c9
    6a7c:	000069f9 	.word	0x000069f9
    6a80:	000069e1 	.word	0x000069e1

00006a84 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    6a84:	b500      	push	{lr}
    6a86:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    6a88:	4b0d      	ldr	r3, [pc, #52]	; (6ac0 <RAMECC_Handler+0x3c>)
    6a8a:	789b      	ldrb	r3, [r3, #2]
    6a8c:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    6a8e:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    6a90:	9b01      	ldr	r3, [sp, #4]
    6a92:	f013 0f02 	tst.w	r3, #2
    6a96:	d006      	beq.n	6aa6 <RAMECC_Handler+0x22>
    6a98:	4b0a      	ldr	r3, [pc, #40]	; (6ac4 <RAMECC_Handler+0x40>)
    6a9a:	681b      	ldr	r3, [r3, #0]
    6a9c:	b11b      	cbz	r3, 6aa6 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    6a9e:	4a08      	ldr	r2, [pc, #32]	; (6ac0 <RAMECC_Handler+0x3c>)
    6aa0:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    6aa2:	4798      	blx	r3
    6aa4:	e009      	b.n	6aba <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    6aa6:	9b01      	ldr	r3, [sp, #4]
    6aa8:	f013 0f01 	tst.w	r3, #1
    6aac:	d005      	beq.n	6aba <RAMECC_Handler+0x36>
    6aae:	4b05      	ldr	r3, [pc, #20]	; (6ac4 <RAMECC_Handler+0x40>)
    6ab0:	685b      	ldr	r3, [r3, #4]
    6ab2:	b113      	cbz	r3, 6aba <RAMECC_Handler+0x36>
    6ab4:	4a02      	ldr	r2, [pc, #8]	; (6ac0 <RAMECC_Handler+0x3c>)
    6ab6:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    6ab8:	4798      	blx	r3
	} else {
		return;
	}
}
    6aba:	b003      	add	sp, #12
    6abc:	f85d fb04 	ldr.w	pc, [sp], #4
    6ac0:	41020000 	.word	0x41020000
    6ac4:	20007da0 	.word	0x20007da0

00006ac8 <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    6ac8:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    6aca:	6211      	str	r1, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6acc:	6913      	ldr	r3, [r2, #16]
    6ace:	f013 0f60 	tst.w	r3, #96	; 0x60
    6ad2:	d1fb      	bne.n	6acc <_rtc_timer_set_period+0x4>
}
    6ad4:	4770      	bx	lr

00006ad6 <_rtc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    6ad6:	68c2      	ldr	r2, [r0, #12]
    6ad8:	6913      	ldr	r3, [r2, #16]
    6ada:	f013 0f60 	tst.w	r3, #96	; 0x60
    6ade:	d1fb      	bne.n	6ad8 <_rtc_timer_get_period+0x2>
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    6ae0:	6a10      	ldr	r0, [r2, #32]
}
    6ae2:	4770      	bx	lr

00006ae4 <_rtc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    6ae4:	68c2      	ldr	r2, [r0, #12]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6ae6:	f248 0103 	movw	r1, #32771	; 0x8003
    6aea:	6913      	ldr	r3, [r2, #16]
    6aec:	420b      	tst	r3, r1
    6aee:	d1fc      	bne.n	6aea <_rtc_timer_is_started+0x6>
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    6af0:	8810      	ldrh	r0, [r2, #0]
}
    6af2:	f3c0 0040 	ubfx	r0, r0, #1, #1
    6af6:	4770      	bx	lr

00006af8 <_rtc_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
    6af8:	4770      	bx	lr
	...

00006afc <_rtc_timer_init>:
{
    6afc:	b538      	push	{r3, r4, r5, lr}
    6afe:	460c      	mov	r4, r1
	ASSERT(dev);
    6b00:	4605      	mov	r5, r0
    6b02:	2230      	movs	r2, #48	; 0x30
    6b04:	4914      	ldr	r1, [pc, #80]	; (6b58 <_rtc_timer_init+0x5c>)
    6b06:	3000      	adds	r0, #0
    6b08:	bf18      	it	ne
    6b0a:	2001      	movne	r0, #1
    6b0c:	4b13      	ldr	r3, [pc, #76]	; (6b5c <_rtc_timer_init+0x60>)
    6b0e:	4798      	blx	r3
	dev->hw = hw;
    6b10:	60ec      	str	r4, [r5, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    6b12:	2301      	movs	r3, #1
    6b14:	8023      	strh	r3, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6b16:	f248 0203 	movw	r2, #32771	; 0x8003
    6b1a:	6923      	ldr	r3, [r4, #16]
    6b1c:	4213      	tst	r3, r2
    6b1e:	d1fc      	bne.n	6b1a <_rtc_timer_init+0x1e>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    6b20:	68eb      	ldr	r3, [r5, #12]
    6b22:	691a      	ldr	r2, [r3, #16]
    6b24:	f012 0f01 	tst.w	r2, #1
    6b28:	d1fb      	bne.n	6b22 <_rtc_timer_init+0x26>
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    6b2a:	f248 0280 	movw	r2, #32896	; 0x8080
    6b2e:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6b30:	f248 0103 	movw	r1, #32771	; 0x8003
    6b34:	691a      	ldr	r2, [r3, #16]
    6b36:	420a      	tst	r2, r1
    6b38:	d1fc      	bne.n	6b34 <_rtc_timer_init+0x38>
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    6b3a:	68ea      	ldr	r2, [r5, #12]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    6b3c:	2301      	movs	r3, #1
    6b3e:	6213      	str	r3, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6b40:	6913      	ldr	r3, [r2, #16]
    6b42:	f013 0f60 	tst.w	r3, #96	; 0x60
    6b46:	d1fb      	bne.n	6b40 <_rtc_timer_init+0x44>
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    6b48:	68eb      	ldr	r3, [r5, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    6b4a:	f44f 7280 	mov.w	r2, #256	; 0x100
    6b4e:	815a      	strh	r2, [r3, #10]
	_rtc_dev = dev;
    6b50:	4b03      	ldr	r3, [pc, #12]	; (6b60 <_rtc_timer_init+0x64>)
    6b52:	601d      	str	r5, [r3, #0]
}
    6b54:	2000      	movs	r0, #0
    6b56:	bd38      	pop	{r3, r4, r5, pc}
    6b58:	0000deec 	.word	0x0000deec
    6b5c:	00005de5 	.word	0x00005de5
    6b60:	2000097c 	.word	0x2000097c

00006b64 <_rtc_timer_deinit>:
{
    6b64:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    6b66:	4604      	mov	r4, r0
    6b68:	b1c8      	cbz	r0, 6b9e <_rtc_timer_deinit+0x3a>
    6b6a:	68c0      	ldr	r0, [r0, #12]
    6b6c:	3000      	adds	r0, #0
    6b6e:	bf18      	it	ne
    6b70:	2001      	movne	r0, #1
    6b72:	2252      	movs	r2, #82	; 0x52
    6b74:	490b      	ldr	r1, [pc, #44]	; (6ba4 <_rtc_timer_deinit+0x40>)
    6b76:	4b0c      	ldr	r3, [pc, #48]	; (6ba8 <_rtc_timer_deinit+0x44>)
    6b78:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6b7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6b7e:	4b0b      	ldr	r3, [pc, #44]	; (6bac <_rtc_timer_deinit+0x48>)
    6b80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    6b84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6b88:	f3bf 8f6f 	isb	sy
	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    6b8c:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    6b8e:	2301      	movs	r3, #1
    6b90:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6b92:	f248 0103 	movw	r1, #32771	; 0x8003
    6b96:	6913      	ldr	r3, [r2, #16]
    6b98:	420b      	tst	r3, r1
    6b9a:	d1fc      	bne.n	6b96 <_rtc_timer_deinit+0x32>
}
    6b9c:	bd10      	pop	{r4, pc}
    6b9e:	2000      	movs	r0, #0
    6ba0:	e7e7      	b.n	6b72 <_rtc_timer_deinit+0xe>
    6ba2:	bf00      	nop
    6ba4:	0000deec 	.word	0x0000deec
    6ba8:	00005de5 	.word	0x00005de5
    6bac:	e000e100 	.word	0xe000e100

00006bb0 <_rtc_timer_start>:
{
    6bb0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    6bb2:	4604      	mov	r4, r0
    6bb4:	b310      	cbz	r0, 6bfc <_rtc_timer_start+0x4c>
    6bb6:	68c0      	ldr	r0, [r0, #12]
    6bb8:	3000      	adds	r0, #0
    6bba:	bf18      	it	ne
    6bbc:	2001      	movne	r0, #1
    6bbe:	225e      	movs	r2, #94	; 0x5e
    6bc0:	490f      	ldr	r1, [pc, #60]	; (6c00 <_rtc_timer_start+0x50>)
    6bc2:	4b10      	ldr	r3, [pc, #64]	; (6c04 <_rtc_timer_start+0x54>)
    6bc4:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6bc6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6bca:	4b0f      	ldr	r3, [pc, #60]	; (6c08 <_rtc_timer_start+0x58>)
    6bcc:	601a      	str	r2, [r3, #0]
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    6bce:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    6bd0:	2300      	movs	r3, #0
    6bd2:	6193      	str	r3, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6bd4:	6913      	ldr	r3, [r2, #16]
    6bd6:	f013 0f08 	tst.w	r3, #8
    6bda:	d1fb      	bne.n	6bd4 <_rtc_timer_start+0x24>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    6bdc:	68e3      	ldr	r3, [r4, #12]
    6bde:	691a      	ldr	r2, [r3, #16]
    6be0:	f012 0f08 	tst.w	r2, #8
    6be4:	d1fb      	bne.n	6bde <_rtc_timer_start+0x2e>
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    6be6:	881a      	ldrh	r2, [r3, #0]
    6be8:	b292      	uxth	r2, r2
    6bea:	f042 0202 	orr.w	r2, r2, #2
    6bee:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6bf0:	f248 0103 	movw	r1, #32771	; 0x8003
    6bf4:	691a      	ldr	r2, [r3, #16]
    6bf6:	420a      	tst	r2, r1
    6bf8:	d1fc      	bne.n	6bf4 <_rtc_timer_start+0x44>
}
    6bfa:	bd10      	pop	{r4, pc}
    6bfc:	2000      	movs	r0, #0
    6bfe:	e7de      	b.n	6bbe <_rtc_timer_start+0xe>
    6c00:	0000deec 	.word	0x0000deec
    6c04:	00005de5 	.word	0x00005de5
    6c08:	e000e100 	.word	0xe000e100

00006c0c <_rtc_timer_stop>:
{
    6c0c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    6c0e:	4604      	mov	r4, r0
    6c10:	b1a0      	cbz	r0, 6c3c <_rtc_timer_stop+0x30>
    6c12:	68c0      	ldr	r0, [r0, #12]
    6c14:	3000      	adds	r0, #0
    6c16:	bf18      	it	ne
    6c18:	2001      	movne	r0, #1
    6c1a:	226b      	movs	r2, #107	; 0x6b
    6c1c:	4908      	ldr	r1, [pc, #32]	; (6c40 <_rtc_timer_stop+0x34>)
    6c1e:	4b09      	ldr	r3, [pc, #36]	; (6c44 <_rtc_timer_stop+0x38>)
    6c20:	4798      	blx	r3
	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    6c22:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    6c24:	8813      	ldrh	r3, [r2, #0]
    6c26:	f023 0302 	bic.w	r3, r3, #2
    6c2a:	041b      	lsls	r3, r3, #16
    6c2c:	0c1b      	lsrs	r3, r3, #16
    6c2e:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6c30:	f248 0103 	movw	r1, #32771	; 0x8003
    6c34:	6913      	ldr	r3, [r2, #16]
    6c36:	420b      	tst	r3, r1
    6c38:	d1fc      	bne.n	6c34 <_rtc_timer_stop+0x28>
}
    6c3a:	bd10      	pop	{r4, pc}
    6c3c:	2000      	movs	r0, #0
    6c3e:	e7ec      	b.n	6c1a <_rtc_timer_stop+0xe>
    6c40:	0000deec 	.word	0x0000deec
    6c44:	00005de5 	.word	0x00005de5

00006c48 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    6c48:	4800      	ldr	r0, [pc, #0]	; (6c4c <_rtc_get_timer+0x4>)
    6c4a:	4770      	bx	lr
    6c4c:	20000358 	.word	0x20000358

00006c50 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    6c50:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    6c52:	4b08      	ldr	r3, [pc, #32]	; (6c74 <RTC_Handler+0x24>)
    6c54:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    6c56:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    6c58:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    6c5a:	f413 7f80 	tst.w	r3, #256	; 0x100
    6c5e:	d007      	beq.n	6c70 <RTC_Handler+0x20>
		if (dev->timer_cb.period_expired) {
    6c60:	6823      	ldr	r3, [r4, #0]
    6c62:	b10b      	cbz	r3, 6c68 <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
    6c64:	4620      	mov	r0, r4
    6c66:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    6c68:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    6c6a:	f44f 7280 	mov.w	r2, #256	; 0x100
    6c6e:	819a      	strh	r2, [r3, #12]
    6c70:	bd10      	pop	{r4, pc}
    6c72:	bf00      	nop
    6c74:	2000097c 	.word	0x2000097c

00006c78 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    6c78:	b470      	push	{r4, r5, r6}
    6c7a:	b089      	sub	sp, #36	; 0x24
    6c7c:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    6c7e:	466c      	mov	r4, sp
    6c80:	4d0d      	ldr	r5, [pc, #52]	; (6cb8 <_sercom_get_hardware_index+0x40>)
    6c82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    6c84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    6c86:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    6c8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    6c8e:	9b00      	ldr	r3, [sp, #0]
    6c90:	42b3      	cmp	r3, r6
    6c92:	d00d      	beq.n	6cb0 <_sercom_get_hardware_index+0x38>
    6c94:	4631      	mov	r1, r6
    6c96:	ab01      	add	r3, sp, #4
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    6c98:	2001      	movs	r0, #1
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    6c9a:	f853 2b04 	ldr.w	r2, [r3], #4
    6c9e:	428a      	cmp	r2, r1
    6ca0:	d007      	beq.n	6cb2 <_sercom_get_hardware_index+0x3a>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    6ca2:	3001      	adds	r0, #1
    6ca4:	2808      	cmp	r0, #8
    6ca6:	d1f8      	bne.n	6c9a <_sercom_get_hardware_index+0x22>
			return i;
		}
	}
	return 0;
    6ca8:	2000      	movs	r0, #0
}
    6caa:	b009      	add	sp, #36	; 0x24
    6cac:	bc70      	pop	{r4, r5, r6}
    6cae:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    6cb0:	2000      	movs	r0, #0
			return i;
    6cb2:	b2c0      	uxtb	r0, r0
    6cb4:	e7f9      	b.n	6caa <_sercom_get_hardware_index+0x32>
    6cb6:	bf00      	nop
    6cb8:	0000df04 	.word	0x0000df04

00006cbc <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    6cbc:	b510      	push	{r4, lr}
	void *hw = device->hw;
    6cbe:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    6cc0:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    6cc2:	f013 0f01 	tst.w	r3, #1
    6cc6:	d003      	beq.n	6cd0 <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    6cc8:	7da3      	ldrb	r3, [r4, #22]
    6cca:	f013 0f01 	tst.w	r3, #1
    6cce:	d112      	bne.n	6cf6 <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    6cd0:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    6cd2:	f013 0f02 	tst.w	r3, #2
    6cd6:	d003      	beq.n	6ce0 <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    6cd8:	7da3      	ldrb	r3, [r4, #22]
    6cda:	f013 0f02 	tst.w	r3, #2
    6cde:	d10f      	bne.n	6d00 <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    6ce0:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    6ce2:	f013 0f04 	tst.w	r3, #4
    6ce6:	d015      	beq.n	6d14 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    6ce8:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    6cea:	f003 0337 	and.w	r3, r3, #55	; 0x37
    6cee:	b163      	cbz	r3, 6d0a <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    6cf0:	23ff      	movs	r3, #255	; 0xff
    6cf2:	8363      	strh	r3, [r4, #26]
    6cf4:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    6cf6:	2301      	movs	r3, #1
    6cf8:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    6cfa:	6803      	ldr	r3, [r0, #0]
    6cfc:	4798      	blx	r3
    6cfe:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    6d00:	2302      	movs	r3, #2
    6d02:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    6d04:	6883      	ldr	r3, [r0, #8]
    6d06:	4798      	blx	r3
    6d08:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
    6d0a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    6d0c:	6843      	ldr	r3, [r0, #4]
    6d0e:	b2c9      	uxtb	r1, r1
    6d10:	4798      	blx	r3
    6d12:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    6d14:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    6d16:	09db      	lsrs	r3, r3, #7
    6d18:	d100      	bne.n	6d1c <_sercom_usart_interrupt_handler+0x60>
    6d1a:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    6d1c:	2380      	movs	r3, #128	; 0x80
    6d1e:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    6d20:	68c3      	ldr	r3, [r0, #12]
    6d22:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    6d24:	8b63      	ldrh	r3, [r4, #26]
    6d26:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    6d28:	8363      	strh	r3, [r4, #26]
    6d2a:	e7f6      	b.n	6d1a <_sercom_usart_interrupt_handler+0x5e>

00006d2c <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    6d2c:	4b11      	ldr	r3, [pc, #68]	; (6d74 <_sercom_init_irq_param+0x48>)
    6d2e:	4298      	cmp	r0, r3
    6d30:	d011      	beq.n	6d56 <_sercom_init_irq_param+0x2a>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM1) {
    6d32:	4b11      	ldr	r3, [pc, #68]	; (6d78 <_sercom_init_irq_param+0x4c>)
    6d34:	4298      	cmp	r0, r3
    6d36:	d011      	beq.n	6d5c <_sercom_init_irq_param+0x30>
		_sercom1_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM3) {
    6d38:	4b10      	ldr	r3, [pc, #64]	; (6d7c <_sercom_init_irq_param+0x50>)
    6d3a:	4298      	cmp	r0, r3
    6d3c:	d011      	beq.n	6d62 <_sercom_init_irq_param+0x36>
		_sercom3_dev = (struct _spi_async_dev *)dev;
	}

	if (hw == SERCOM4) {
    6d3e:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
    6d42:	d011      	beq.n	6d68 <_sercom_init_irq_param+0x3c>
		_sercom4_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM5) {
    6d44:	4b0e      	ldr	r3, [pc, #56]	; (6d80 <_sercom_init_irq_param+0x54>)
    6d46:	4298      	cmp	r0, r3
    6d48:	d011      	beq.n	6d6e <_sercom_init_irq_param+0x42>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
    6d4a:	4b0e      	ldr	r3, [pc, #56]	; (6d84 <_sercom_init_irq_param+0x58>)
    6d4c:	4298      	cmp	r0, r3
		_sercom6_dev = (struct _usart_async_device *)dev;
    6d4e:	bf04      	itt	eq
    6d50:	4b0d      	ldreq	r3, [pc, #52]	; (6d88 <_sercom_init_irq_param+0x5c>)
    6d52:	6159      	streq	r1, [r3, #20]
    6d54:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    6d56:	4b0c      	ldr	r3, [pc, #48]	; (6d88 <_sercom_init_irq_param+0x5c>)
    6d58:	6019      	str	r1, [r3, #0]
    6d5a:	e7f0      	b.n	6d3e <_sercom_init_irq_param+0x12>
		_sercom1_dev = (struct _usart_async_device *)dev;
    6d5c:	4b0a      	ldr	r3, [pc, #40]	; (6d88 <_sercom_init_irq_param+0x5c>)
    6d5e:	6059      	str	r1, [r3, #4]
    6d60:	e7f0      	b.n	6d44 <_sercom_init_irq_param+0x18>
		_sercom3_dev = (struct _spi_async_dev *)dev;
    6d62:	4b09      	ldr	r3, [pc, #36]	; (6d88 <_sercom_init_irq_param+0x5c>)
    6d64:	6099      	str	r1, [r3, #8]
    6d66:	e7f0      	b.n	6d4a <_sercom_init_irq_param+0x1e>
		_sercom4_dev = (struct _usart_async_device *)dev;
    6d68:	4b07      	ldr	r3, [pc, #28]	; (6d88 <_sercom_init_irq_param+0x5c>)
    6d6a:	60d9      	str	r1, [r3, #12]
    6d6c:	4770      	bx	lr
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
    6d6e:	4b06      	ldr	r3, [pc, #24]	; (6d88 <_sercom_init_irq_param+0x5c>)
    6d70:	6119      	str	r1, [r3, #16]
    6d72:	4770      	bx	lr
    6d74:	40003000 	.word	0x40003000
    6d78:	40003400 	.word	0x40003400
    6d7c:	41014000 	.word	0x41014000
    6d80:	43000400 	.word	0x43000400
    6d84:	43000800 	.word	0x43000800
    6d88:	20000980 	.word	0x20000980

00006d8c <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    6d8c:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    6d8e:	4b03      	ldr	r3, [pc, #12]	; (6d9c <_sercom_get_irq_num+0x10>)
    6d90:	4798      	blx	r3
    6d92:	0080      	lsls	r0, r0, #2
    6d94:	302e      	adds	r0, #46	; 0x2e
}
    6d96:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    6d9a:	bd08      	pop	{r3, pc}
    6d9c:	00006c79 	.word	0x00006c79

00006da0 <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    6da0:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    6da2:	f013 0f01 	tst.w	r3, #1
    6da6:	d109      	bne.n	6dbc <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    6da8:	6803      	ldr	r3, [r0, #0]
    6daa:	f043 0302 	orr.w	r3, r3, #2
    6dae:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6db0:	69c3      	ldr	r3, [r0, #28]
    6db2:	f013 0f03 	tst.w	r3, #3
    6db6:	d1fb      	bne.n	6db0 <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    6db8:	2000      	movs	r0, #0
    6dba:	4770      	bx	lr
		return ERR_BUSY;
    6dbc:	f06f 0003 	mvn.w	r0, #3
}
    6dc0:	4770      	bx	lr
	...

00006dc4 <_spi_async_enable>:
 *  \param[in] hw Pointer to the hardware register base.
 *
 * \return Enabling status
 */
static int32_t _spi_async_enable(void *const hw)
{
    6dc4:	b538      	push	{r3, r4, r5, lr}
    6dc6:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
    6dc8:	4b0b      	ldr	r3, [pc, #44]	; (6df8 <_spi_async_enable+0x34>)
    6dca:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    6dcc:	4620      	mov	r0, r4
    6dce:	4b0b      	ldr	r3, [pc, #44]	; (6dfc <_spi_async_enable+0x38>)
    6dd0:	4798      	blx	r3
    6dd2:	1d01      	adds	r1, r0, #4
    6dd4:	b2c9      	uxtb	r1, r1
    6dd6:	2501      	movs	r5, #1
    6dd8:	4c09      	ldr	r4, [pc, #36]	; (6e00 <_spi_async_enable+0x3c>)
	for (uint32_t i = 0; i < 4; i++) {
		NVIC_EnableIRQ((IRQn_Type)irq++);
    6dda:	1c43      	adds	r3, r0, #1
    6ddc:	b2db      	uxtb	r3, r3
    6dde:	0942      	lsrs	r2, r0, #5
    6de0:	f000 001f 	and.w	r0, r0, #31
    6de4:	fa05 f000 	lsl.w	r0, r5, r0
    6de8:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
    6dec:	4618      	mov	r0, r3
	for (uint32_t i = 0; i < 4; i++) {
    6dee:	4299      	cmp	r1, r3
    6df0:	d1f3      	bne.n	6dda <_spi_async_enable+0x16>
	}

	return ERR_NONE;
}
    6df2:	2000      	movs	r0, #0
    6df4:	bd38      	pop	{r3, r4, r5, pc}
    6df6:	bf00      	nop
    6df8:	00006da1 	.word	0x00006da1
    6dfc:	00006d8d 	.word	0x00006d8d
    6e00:	e000e100 	.word	0xe000e100

00006e04 <_spi_set_mode>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    6e04:	69c3      	ldr	r3, [r0, #28]
 */
static int32_t _spi_set_mode(void *const hw, const enum spi_transfer_mode mode)
{
	uint32_t ctrla;

	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    6e06:	f013 0f03 	tst.w	r3, #3
    6e0a:	d111      	bne.n	6e30 <_spi_set_mode+0x2c>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6e0c:	69c3      	ldr	r3, [r0, #28]
    6e0e:	f013 0f03 	tst.w	r3, #3
    6e12:	d1fb      	bne.n	6e0c <_spi_set_mode+0x8>
	return ((Sercom *)hw)->SPI.CTRLA.reg;
    6e14:	6803      	ldr	r3, [r0, #0]
		return ERR_BUSY;
	}

	ctrla = hri_sercomspi_read_CTRLA_reg(hw);
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
    6e16:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    6e1a:	0709      	lsls	r1, r1, #28
    6e1c:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
    6e20:	4319      	orrs	r1, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    6e22:	6001      	str	r1, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6e24:	69c3      	ldr	r3, [r0, #28]
    6e26:	f013 0f03 	tst.w	r3, #3
    6e2a:	d1fb      	bne.n	6e24 <_spi_set_mode+0x20>
	hri_sercomspi_write_CTRLA_reg(hw, ctrla);

	return ERR_NONE;
    6e2c:	2000      	movs	r0, #0
    6e2e:	4770      	bx	lr
		return ERR_BUSY;
    6e30:	f06f 0003 	mvn.w	r0, #3
}
    6e34:	4770      	bx	lr

00006e36 <_spi_handler>:
/**
 *  \brief IRQ handler used
 *  \param[in, out] p Pointer to SPI device instance.
 */
static void _spi_handler(struct _spi_async_dev *dev)
{
    6e36:	b508      	push	{r3, lr}
	void *                      hw = dev->prvt;
    6e38:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    6e3a:	7e11      	ldrb	r1, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
    6e3c:	7d93      	ldrb	r3, [r2, #22]
	hri_sercomspi_intflag_reg_t st;

	st = hri_sercomspi_read_INTFLAG_reg(hw);
	st &= hri_sercomspi_read_INTEN_reg(hw);
    6e3e:	400b      	ands	r3, r1

	if (st & SERCOM_SPI_INTFLAG_DRE) {
    6e40:	f013 0f01 	tst.w	r3, #1
    6e44:	d109      	bne.n	6e5a <_spi_handler+0x24>
		dev->callbacks.tx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
    6e46:	f013 0f04 	tst.w	r3, #4
    6e4a:	d109      	bne.n	6e60 <_spi_handler+0x2a>
		dev->callbacks.rx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
    6e4c:	f013 0f02 	tst.w	r3, #2
    6e50:	d109      	bne.n	6e66 <_spi_handler+0x30>
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC);
		dev->callbacks.complete(dev);
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
    6e52:	f013 0f80 	tst.w	r3, #128	; 0x80
    6e56:	d10b      	bne.n	6e70 <_spi_handler+0x3a>
    6e58:	bd08      	pop	{r3, pc}
		dev->callbacks.tx(dev);
    6e5a:	6883      	ldr	r3, [r0, #8]
    6e5c:	4798      	blx	r3
    6e5e:	bd08      	pop	{r3, pc}
		dev->callbacks.rx(dev);
    6e60:	68c3      	ldr	r3, [r0, #12]
    6e62:	4798      	blx	r3
    6e64:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    6e66:	2302      	movs	r3, #2
    6e68:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
    6e6a:	6903      	ldr	r3, [r0, #16]
    6e6c:	4798      	blx	r3
    6e6e:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    6e70:	2304      	movs	r3, #4
    6e72:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    6e74:	2380      	movs	r3, #128	; 0x80
    6e76:	7613      	strb	r3, [r2, #24]
		hri_sercomspi_clear_STATUS_reg(hw, SERCOM_SPI_STATUS_BUFOVF);
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
		dev->callbacks.err(dev, ERR_OVERFLOW);
    6e78:	6943      	ldr	r3, [r0, #20]
    6e7a:	f06f 0112 	mvn.w	r1, #18
    6e7e:	4798      	blx	r3
	}
}
    6e80:	e7ea      	b.n	6e58 <_spi_handler+0x22>
	...

00006e84 <_spi_get_tx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI TX DMA channel index.
 */
static uint8_t _spi_get_tx_dma_channel(const void *const hw)
{
    6e84:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    6e86:	4b03      	ldr	r3, [pc, #12]	; (6e94 <_spi_get_tx_dma_channel+0x10>)
    6e88:	4798      	blx	r3

	switch (index) {
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
    6e8a:	2807      	cmp	r0, #7
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    6e8c:	bf0c      	ite	eq
    6e8e:	2008      	moveq	r0, #8
    6e90:	2000      	movne	r0, #0
    6e92:	bd08      	pop	{r3, pc}
    6e94:	00006c79 	.word	0x00006c79

00006e98 <_spi_get_rx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI RX DMA channel index.
 */
static uint8_t _spi_get_rx_dma_channel(const void *const hw)
{
    6e98:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    6e9a:	4b03      	ldr	r3, [pc, #12]	; (6ea8 <_spi_get_rx_dma_channel+0x10>)
    6e9c:	4798      	blx	r3
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_RX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    6e9e:	2807      	cmp	r0, #7
    6ea0:	bf8c      	ite	hi
    6ea2:	2000      	movhi	r0, #0
    6ea4:	2001      	movls	r0, #1
    6ea6:	bd08      	pop	{r3, pc}
    6ea8:	00006c79 	.word	0x00006c79

00006eac <_spi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_rx_complete(struct _dma_resource *resource)
{
    6eac:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.rx) {
    6eae:	6883      	ldr	r3, [r0, #8]
    6eb0:	689b      	ldr	r3, [r3, #8]
    6eb2:	b103      	cbz	r3, 6eb6 <_spi_dma_rx_complete+0xa>
		dev->callbacks.rx(resource);
    6eb4:	4798      	blx	r3
    6eb6:	bd08      	pop	{r3, pc}

00006eb8 <_spi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
    6eb8:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
    6eba:	6883      	ldr	r3, [r0, #8]
    6ebc:	685b      	ldr	r3, [r3, #4]
    6ebe:	b103      	cbz	r3, 6ec2 <_spi_dma_tx_complete+0xa>
		dev->callbacks.tx(resource);
    6ec0:	4798      	blx	r3
    6ec2:	bd08      	pop	{r3, pc}

00006ec4 <_spi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
    6ec4:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
    6ec6:	6883      	ldr	r3, [r0, #8]
    6ec8:	68db      	ldr	r3, [r3, #12]
    6eca:	b103      	cbz	r3, 6ece <_spi_dma_error_occured+0xa>
		dev->callbacks.error(resource);
    6ecc:	4798      	blx	r3
    6ece:	bd08      	pop	{r3, pc}

00006ed0 <_usart_init>:
{
    6ed0:	b510      	push	{r4, lr}
    6ed2:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    6ed4:	4b48      	ldr	r3, [pc, #288]	; (6ff8 <_usart_init+0x128>)
    6ed6:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    6ed8:	2800      	cmp	r0, #0
    6eda:	d06a      	beq.n	6fb2 <_usart_init+0xe2>
    6edc:	2801      	cmp	r0, #1
    6ede:	d062      	beq.n	6fa6 <_usart_init+0xd6>
    6ee0:	2802      	cmp	r0, #2
    6ee2:	d062      	beq.n	6faa <_usart_init+0xda>
    6ee4:	2804      	cmp	r0, #4
    6ee6:	d062      	beq.n	6fae <_usart_init+0xde>
    6ee8:	2806      	cmp	r0, #6
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    6eea:	bf08      	it	eq
    6eec:	2104      	moveq	r1, #4
		if (_usarts[i].number == sercom_offset) {
    6eee:	d006      	beq.n	6efe <_usart_init+0x2e>
	ASSERT(false);
    6ef0:	f240 2276 	movw	r2, #630	; 0x276
    6ef4:	4941      	ldr	r1, [pc, #260]	; (6ffc <_usart_init+0x12c>)
    6ef6:	2000      	movs	r0, #0
    6ef8:	4b41      	ldr	r3, [pc, #260]	; (7000 <_usart_init+0x130>)
    6efa:	4798      	blx	r3
	return 0;
    6efc:	2100      	movs	r1, #0
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    6efe:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    6f00:	f013 0f01 	tst.w	r3, #1
    6f04:	d122      	bne.n	6f4c <_usart_init+0x7c>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    6f06:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    6f0a:	4a3e      	ldr	r2, [pc, #248]	; (7004 <_usart_init+0x134>)
    6f0c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    6f10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    6f12:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6f16:	69e3      	ldr	r3, [r4, #28]
    6f18:	f013 0f03 	tst.w	r3, #3
    6f1c:	d1fb      	bne.n	6f16 <_usart_init+0x46>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    6f1e:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    6f20:	f013 0f02 	tst.w	r3, #2
    6f24:	d00b      	beq.n	6f3e <_usart_init+0x6e>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    6f26:	6823      	ldr	r3, [r4, #0]
    6f28:	f023 0302 	bic.w	r3, r3, #2
    6f2c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6f2e:	69e3      	ldr	r3, [r4, #28]
    6f30:	f013 0f03 	tst.w	r3, #3
    6f34:	d1fb      	bne.n	6f2e <_usart_init+0x5e>
    6f36:	69e3      	ldr	r3, [r4, #28]
    6f38:	f013 0f02 	tst.w	r3, #2
    6f3c:	d1fb      	bne.n	6f36 <_usart_init+0x66>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    6f3e:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    6f42:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6f44:	69e3      	ldr	r3, [r4, #28]
    6f46:	f013 0f03 	tst.w	r3, #3
    6f4a:	d1fb      	bne.n	6f44 <_usart_init+0x74>
    6f4c:	69e3      	ldr	r3, [r4, #28]
    6f4e:	f013 0f01 	tst.w	r3, #1
    6f52:	d1fb      	bne.n	6f4c <_usart_init+0x7c>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    6f54:	460a      	mov	r2, r1
    6f56:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    6f5a:	4b2a      	ldr	r3, [pc, #168]	; (7004 <_usart_init+0x134>)
    6f5c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    6f60:	6a48      	ldr	r0, [r1, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLA.reg = data;
    6f62:	6020      	str	r0, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6f64:	69e3      	ldr	r3, [r4, #28]
    6f66:	f013 0f03 	tst.w	r3, #3
    6f6a:	d1fb      	bne.n	6f64 <_usart_init+0x94>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    6f6c:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6f70:	4924      	ldr	r1, [pc, #144]	; (7004 <_usart_init+0x134>)
    6f72:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.CTRLB.reg = data;
    6f78:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6f7a:	69e3      	ldr	r3, [r4, #28]
    6f7c:	f013 0f1f 	tst.w	r3, #31
    6f80:	d1fb      	bne.n	6f7a <_usart_init+0xaa>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    6f82:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6f86:	491f      	ldr	r1, [pc, #124]	; (7004 <_usart_init+0x134>)
    6f88:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Sercom *)hw)->USART.CTRLC.reg = data;
    6f8e:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    6f90:	f410 4fc0 	tst.w	r0, #24576	; 0x6000
    6f94:	d10f      	bne.n	6fb6 <_usart_init+0xe6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    6f96:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6f9a:	491a      	ldr	r1, [pc, #104]	; (7004 <_usart_init+0x134>)
    6f9c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6fa0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Sercom *)hw)->USART.BAUD.reg = data;
    6fa2:	81a3      	strh	r3, [r4, #12]
    6fa4:	e016      	b.n	6fd4 <_usart_init+0x104>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    6fa6:	2101      	movs	r1, #1
    6fa8:	e7a9      	b.n	6efe <_usart_init+0x2e>
    6faa:	2102      	movs	r1, #2
    6fac:	e7a7      	b.n	6efe <_usart_init+0x2e>
    6fae:	2103      	movs	r1, #3
    6fb0:	e7a5      	b.n	6efe <_usart_init+0x2e>
    6fb2:	2100      	movs	r1, #0
    6fb4:	e7a3      	b.n	6efe <_usart_init+0x2e>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    6fb6:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6fba:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6fbe:	8e18      	ldrh	r0, [r3, #48]	; 0x30
    6fc0:	89a1      	ldrh	r1, [r4, #12]
    6fc2:	f360 010c 	bfi	r1, r0, #0, #13
    6fc6:	81a1      	strh	r1, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    6fc8:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
    6fcc:	89a3      	ldrh	r3, [r4, #12]
    6fce:	f361 334f 	bfi	r3, r1, #13, #3
    6fd2:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    6fd4:	4b0b      	ldr	r3, [pc, #44]	; (7004 <_usart_init+0x134>)
    6fd6:	0051      	lsls	r1, r2, #1
    6fd8:	1888      	adds	r0, r1, r2
    6fda:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    6fde:	f890 0033 	ldrb.w	r0, [r0, #51]	; 0x33
	((Sercom *)hw)->USART.RXPL.reg = data;
    6fe2:	73a0      	strb	r0, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    6fe4:	440a      	add	r2, r1
    6fe6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    6fea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    6fee:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    6ff2:	2000      	movs	r0, #0
    6ff4:	bd10      	pop	{r4, pc}
    6ff6:	bf00      	nop
    6ff8:	00006c79 	.word	0x00006c79
    6ffc:	0000dfd8 	.word	0x0000dfd8
    7000:	00005de5 	.word	0x00005de5
    7004:	0000df04 	.word	0x0000df04

00007008 <_get_i2cm_index>:
{
    7008:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    700a:	4b07      	ldr	r3, [pc, #28]	; (7028 <_get_i2cm_index+0x20>)
    700c:	4798      	blx	r3
		if (_i2cms[i].number == sercom_offset) {
    700e:	2805      	cmp	r0, #5
    7010:	d008      	beq.n	7024 <_get_i2cm_index+0x1c>
	ASSERT(false);
    7012:	f240 32ed 	movw	r2, #1005	; 0x3ed
    7016:	4905      	ldr	r1, [pc, #20]	; (702c <_get_i2cm_index+0x24>)
    7018:	2000      	movs	r0, #0
    701a:	4b05      	ldr	r3, [pc, #20]	; (7030 <_get_i2cm_index+0x28>)
    701c:	4798      	blx	r3
	return -1;
    701e:	f04f 30ff 	mov.w	r0, #4294967295
}
    7022:	bd08      	pop	{r3, pc}
			return i;
    7024:	2000      	movs	r0, #0
    7026:	bd08      	pop	{r3, pc}
    7028:	00006c79 	.word	0x00006c79
    702c:	0000dfd8 	.word	0x0000dfd8
    7030:	00005de5 	.word	0x00005de5

00007034 <_i2c_m_sync_init_impl>:
{
    7034:	b538      	push	{r3, r4, r5, lr}
    7036:	4605      	mov	r5, r0
    7038:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    703a:	4608      	mov	r0, r1
    703c:	4b34      	ldr	r3, [pc, #208]	; (7110 <_i2c_m_sync_init_impl+0xdc>)
    703e:	4798      	blx	r3
    7040:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    7042:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    7044:	f013 0f01 	tst.w	r3, #1
    7048:	d123      	bne.n	7092 <_i2c_m_sync_init_impl+0x5e>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    704a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    704e:	4a31      	ldr	r2, [pc, #196]	; (7114 <_i2c_m_sync_init_impl+0xe0>)
    7050:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    7054:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    7058:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    705c:	69e3      	ldr	r3, [r4, #28]
    705e:	f013 0f03 	tst.w	r3, #3
    7062:	d1fb      	bne.n	705c <_i2c_m_sync_init_impl+0x28>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    7064:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    7066:	f013 0f02 	tst.w	r3, #2
    706a:	d00b      	beq.n	7084 <_i2c_m_sync_init_impl+0x50>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    706c:	6823      	ldr	r3, [r4, #0]
    706e:	f023 0302 	bic.w	r3, r3, #2
    7072:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7074:	69e3      	ldr	r3, [r4, #28]
    7076:	f013 0f03 	tst.w	r3, #3
    707a:	d1fb      	bne.n	7074 <_i2c_m_sync_init_impl+0x40>
    707c:	69e3      	ldr	r3, [r4, #28]
    707e:	f013 0f02 	tst.w	r3, #2
    7082:	d1fb      	bne.n	707c <_i2c_m_sync_init_impl+0x48>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    7084:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    7088:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    708a:	69e3      	ldr	r3, [r4, #28]
    708c:	f013 0f03 	tst.w	r3, #3
    7090:	d1fb      	bne.n	708a <_i2c_m_sync_init_impl+0x56>
    7092:	69e3      	ldr	r3, [r4, #28]
    7094:	f013 0f01 	tst.w	r3, #1
    7098:	d1fb      	bne.n	7092 <_i2c_m_sync_init_impl+0x5e>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    709a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    709e:	4a1d      	ldr	r2, [pc, #116]	; (7114 <_i2c_m_sync_init_impl+0xe0>)
    70a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    70a4:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    70a8:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    70aa:	69e3      	ldr	r3, [r4, #28]
    70ac:	f013 0f03 	tst.w	r3, #3
    70b0:	d1fb      	bne.n	70aa <_i2c_m_sync_init_impl+0x76>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    70b2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    70b6:	4917      	ldr	r1, [pc, #92]	; (7114 <_i2c_m_sync_init_impl+0xe0>)
    70b8:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    70bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    70c0:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    70c2:	69e3      	ldr	r3, [r4, #28]
    70c4:	f013 0f04 	tst.w	r3, #4
    70c8:	d1fb      	bne.n	70c2 <_i2c_m_sync_init_impl+0x8e>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    70ca:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    70ce:	4911      	ldr	r1, [pc, #68]	; (7114 <_i2c_m_sync_init_impl+0xe0>)
    70d0:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    70d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    70d8:	60e3      	str	r3, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    70da:	f3c2 6301 	ubfx	r3, r2, #24, #2
    70de:	81ab      	strh	r3, [r5, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    70e0:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    70e2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    70e6:	2b01      	cmp	r3, #1
    70e8:	bf94      	ite	ls
    70ea:	2300      	movls	r3, #0
    70ec:	2301      	movhi	r3, #1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    70ee:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    70f2:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    70f4:	69e3      	ldr	r3, [r4, #28]
    70f6:	f013 0f04 	tst.w	r3, #4
    70fa:	d1fb      	bne.n	70f4 <_i2c_m_sync_init_impl+0xc0>
	service->trise = _i2cms[i].trise;
    70fc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    7100:	4b04      	ldr	r3, [pc, #16]	; (7114 <_i2c_m_sync_init_impl+0xe0>)
    7102:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    7106:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
    710a:	81eb      	strh	r3, [r5, #14]
}
    710c:	2000      	movs	r0, #0
    710e:	bd38      	pop	{r3, r4, r5, pc}
    7110:	00007009 	.word	0x00007009
    7114:	0000df04 	.word	0x0000df04

00007118 <_sercom_i2c_m_irq_handler>:
{
    7118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    711c:	4605      	mov	r5, r0
	void *   hw    = i2c_dev->hw;
    711e:	6904      	ldr	r4, [r0, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    7120:	7e26      	ldrb	r6, [r4, #24]
    7122:	b2f6      	uxtb	r6, r6
	ASSERT(i2c_dev);
    7124:	f8df 8234 	ldr.w	r8, [pc, #564]	; 735c <_sercom_i2c_m_irq_handler+0x244>
    7128:	f240 425f 	movw	r2, #1119	; 0x45f
    712c:	4641      	mov	r1, r8
    712e:	3000      	adds	r0, #0
    7130:	bf18      	it	ne
    7132:	2001      	movne	r0, #1
    7134:	4f88      	ldr	r7, [pc, #544]	; (7358 <_sercom_i2c_m_irq_handler+0x240>)
    7136:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    7138:	6928      	ldr	r0, [r5, #16]
    713a:	f44f 628c 	mov.w	r2, #1120	; 0x460
    713e:	4641      	mov	r1, r8
    7140:	3000      	adds	r0, #0
    7142:	bf18      	it	ne
    7144:	2001      	movne	r0, #1
    7146:	47b8      	blx	r7
	while (!(flags & ERROR_FLAG)) {
    7148:	f016 0f80 	tst.w	r6, #128	; 0x80
    714c:	f040 80f4 	bne.w	7338 <_sercom_i2c_m_irq_handler+0x220>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    7150:	6821      	ldr	r1, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7152:	69e3      	ldr	r3, [r4, #28]
    7154:	f013 0f04 	tst.w	r3, #4
    7158:	d1fb      	bne.n	7152 <_sercom_i2c_m_irq_handler+0x3a>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    715a:	8b63      	ldrh	r3, [r4, #26]
    715c:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    715e:	f016 0f01 	tst.w	r6, #1
    7162:	f000 8090 	beq.w	7286 <_sercom_i2c_m_irq_handler+0x16e>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    7166:	f013 0f02 	tst.w	r3, #2
    716a:	d022      	beq.n	71b2 <_sercom_i2c_m_irq_handler+0x9a>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    716c:	2201      	movs	r2, #1
    716e:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    7170:	886a      	ldrh	r2, [r5, #2]
    7172:	b292      	uxth	r2, r2
    7174:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    7178:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    717a:	886a      	ldrh	r2, [r5, #2]
    717c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    7180:	0412      	lsls	r2, r2, #16
    7182:	0c12      	lsrs	r2, r2, #16
    7184:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    7186:	f003 0301 	and.w	r3, r3, #1
			return I2C_ERR_BAD_ADDRESS;
    718a:	2b00      	cmp	r3, #0
    718c:	bf14      	ite	ne
    718e:	f06f 0104 	mvnne.w	r1, #4
    7192:	f06f 0103 	mvneq.w	r1, #3
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    7196:	886b      	ldrh	r3, [r5, #2]
    7198:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    719c:	041b      	lsls	r3, r3, #16
    719e:	0c1b      	lsrs	r3, r3, #16
    71a0:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    71a2:	696b      	ldr	r3, [r5, #20]
    71a4:	2b00      	cmp	r3, #0
    71a6:	f000 80c5 	beq.w	7334 <_sercom_i2c_m_irq_handler+0x21c>
			i2c_dev->cb.error(i2c_dev, ret);
    71aa:	4628      	mov	r0, r5
    71ac:	4798      	blx	r3
    71ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    71b2:	f013 0f04 	tst.w	r3, #4
    71b6:	d124      	bne.n	7202 <_sercom_i2c_m_irq_handler+0xea>
			if (msg->flags & I2C_M_TEN) {
    71b8:	886b      	ldrh	r3, [r5, #2]
    71ba:	f413 6f80 	tst.w	r3, #1024	; 0x400
    71be:	d03e      	beq.n	723e <_sercom_i2c_m_irq_handler+0x126>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    71c0:	882b      	ldrh	r3, [r5, #0]
    71c2:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    71c4:	f003 0206 	and.w	r2, r3, #6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    71c8:	69e3      	ldr	r3, [r4, #28]
    71ca:	f013 0f04 	tst.w	r3, #4
    71ce:	d1fb      	bne.n	71c8 <_sercom_i2c_m_irq_handler+0xb0>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    71d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    71d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
				hri_sercomi2cm_write_ADDR_reg(hw,
    71d6:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
    71da:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    71dc:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    71de:	69e3      	ldr	r3, [r4, #28]
    71e0:	f013 0f04 	tst.w	r3, #4
    71e4:	d1fb      	bne.n	71de <_sercom_i2c_m_irq_handler+0xc6>
				msg->flags &= ~I2C_M_TEN;
    71e6:	886b      	ldrh	r3, [r5, #2]
    71e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    71ec:	041b      	lsls	r3, r3, #16
    71ee:	0c1b      	lsrs	r3, r3, #16
    71f0:	806b      	strh	r3, [r5, #2]
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
    71f2:	69ab      	ldr	r3, [r5, #24]
    71f4:	2b00      	cmp	r3, #0
    71f6:	f000 8088 	beq.w	730a <_sercom_i2c_m_irq_handler+0x1f2>
			i2c_dev->cb.tx_complete(i2c_dev);
    71fa:	4628      	mov	r0, r5
    71fc:	4798      	blx	r3
    71fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if (msg->len > 0) {
    7202:	686b      	ldr	r3, [r5, #4]
    7204:	2b00      	cmp	r3, #0
    7206:	dd04      	ble.n	7212 <_sercom_i2c_m_irq_handler+0xfa>
					msg->flags |= I2C_M_FAIL;
    7208:	886b      	ldrh	r3, [r5, #2]
    720a:	b29b      	uxth	r3, r3
    720c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    7210:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    7212:	886b      	ldrh	r3, [r5, #2]
    7214:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    7218:	d108      	bne.n	722c <_sercom_i2c_m_irq_handler+0x114>
				msg->flags &= ~I2C_M_BUSY;
    721a:	886b      	ldrh	r3, [r5, #2]
    721c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    7220:	041b      	lsls	r3, r3, #16
    7222:	0c1b      	lsrs	r3, r3, #16
    7224:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    7226:	f06f 0101 	mvn.w	r1, #1
    722a:	e7b4      	b.n	7196 <_sercom_i2c_m_irq_handler+0x7e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    722c:	6863      	ldr	r3, [r4, #4]
    722e:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    7232:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7234:	69e3      	ldr	r3, [r4, #28]
    7236:	f013 0f04 	tst.w	r3, #4
    723a:	d1fb      	bne.n	7234 <_sercom_i2c_m_irq_handler+0x11c>
    723c:	e7ed      	b.n	721a <_sercom_i2c_m_irq_handler+0x102>
			if (msg->len == 0) {
    723e:	686b      	ldr	r3, [r5, #4]
    7240:	b99b      	cbnz	r3, 726a <_sercom_i2c_m_irq_handler+0x152>
				if (msg->flags & I2C_M_STOP) {
    7242:	886b      	ldrh	r3, [r5, #2]
    7244:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    7248:	d106      	bne.n	7258 <_sercom_i2c_m_irq_handler+0x140>
				msg->flags &= ~I2C_M_BUSY;
    724a:	886b      	ldrh	r3, [r5, #2]
    724c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    7250:	041b      	lsls	r3, r3, #16
    7252:	0c1b      	lsrs	r3, r3, #16
    7254:	806b      	strh	r3, [r5, #2]
    7256:	e7cc      	b.n	71f2 <_sercom_i2c_m_irq_handler+0xda>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    7258:	6863      	ldr	r3, [r4, #4]
    725a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    725e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7260:	69e3      	ldr	r3, [r4, #28]
    7262:	f013 0f04 	tst.w	r3, #4
    7266:	d1fb      	bne.n	7260 <_sercom_i2c_m_irq_handler+0x148>
    7268:	e7ef      	b.n	724a <_sercom_i2c_m_irq_handler+0x132>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    726a:	68ab      	ldr	r3, [r5, #8]
    726c:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    726e:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7270:	69e3      	ldr	r3, [r4, #28]
    7272:	f013 0f04 	tst.w	r3, #4
    7276:	d1fb      	bne.n	7270 <_sercom_i2c_m_irq_handler+0x158>
				msg->buffer++;
    7278:	68ab      	ldr	r3, [r5, #8]
    727a:	3301      	adds	r3, #1
    727c:	60ab      	str	r3, [r5, #8]
				msg->len--;
    727e:	686b      	ldr	r3, [r5, #4]
    7280:	3b01      	subs	r3, #1
    7282:	606b      	str	r3, [r5, #4]
    7284:	e7b5      	b.n	71f2 <_sercom_i2c_m_irq_handler+0xda>
	} else if (flags & SB_FLAG) {
    7286:	f016 0f02 	tst.w	r6, #2
    728a:	d041      	beq.n	7310 <_sercom_i2c_m_irq_handler+0x1f8>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    728c:	686a      	ldr	r2, [r5, #4]
    728e:	2a00      	cmp	r2, #0
    7290:	d036      	beq.n	7300 <_sercom_i2c_m_irq_handler+0x1e8>
    7292:	f013 0f04 	tst.w	r3, #4
    7296:	d133      	bne.n	7300 <_sercom_i2c_m_irq_handler+0x1e8>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    7298:	f3c1 61c0 	ubfx	r1, r1, #27, #1
			msg->len--;
    729c:	3a01      	subs	r2, #1
    729e:	606a      	str	r2, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    72a0:	2a00      	cmp	r2, #0
    72a2:	d137      	bne.n	7314 <_sercom_i2c_m_irq_handler+0x1fc>
    72a4:	2900      	cmp	r1, #0
    72a6:	d039      	beq.n	731c <_sercom_i2c_m_irq_handler+0x204>
				if (msg->flags & I2C_M_STOP) {
    72a8:	886b      	ldrh	r3, [r5, #2]
    72aa:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    72ae:	d116      	bne.n	72de <_sercom_i2c_m_irq_handler+0x1c6>
				msg->flags &= ~I2C_M_BUSY;
    72b0:	886b      	ldrh	r3, [r5, #2]
    72b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    72b6:	041b      	lsls	r3, r3, #16
    72b8:	0c1b      	lsrs	r3, r3, #16
    72ba:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    72bc:	68aa      	ldr	r2, [r5, #8]
    72be:	1c53      	adds	r3, r2, #1
    72c0:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    72c2:	69e3      	ldr	r3, [r4, #28]
    72c4:	f013 0f04 	tst.w	r3, #4
    72c8:	d1fb      	bne.n	72c2 <_sercom_i2c_m_irq_handler+0x1aa>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    72ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    72cc:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    72ce:	2302      	movs	r3, #2
    72d0:	7623      	strb	r3, [r4, #24]
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    72d2:	69eb      	ldr	r3, [r5, #28]
    72d4:	b1e3      	cbz	r3, 7310 <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.rx_complete(i2c_dev);
    72d6:	4628      	mov	r0, r5
    72d8:	4798      	blx	r3
    72da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    72de:	6863      	ldr	r3, [r4, #4]
    72e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    72e4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    72e6:	69e3      	ldr	r3, [r4, #28]
    72e8:	f013 0f04 	tst.w	r3, #4
    72ec:	d1fb      	bne.n	72e6 <_sercom_i2c_m_irq_handler+0x1ce>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    72ee:	6863      	ldr	r3, [r4, #4]
    72f0:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    72f4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    72f6:	69e3      	ldr	r3, [r4, #28]
    72f8:	f013 0f04 	tst.w	r3, #4
    72fc:	d1fb      	bne.n	72f6 <_sercom_i2c_m_irq_handler+0x1de>
    72fe:	e7d7      	b.n	72b0 <_sercom_i2c_m_irq_handler+0x198>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    7300:	2302      	movs	r3, #2
    7302:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    7304:	f06f 0101 	mvn.w	r1, #1
    7308:	e745      	b.n	7196 <_sercom_i2c_m_irq_handler+0x7e>
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    730a:	f016 0f02 	tst.w	r6, #2
    730e:	d1e0      	bne.n	72d2 <_sercom_i2c_m_irq_handler+0x1ba>
    7310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    7314:	2a01      	cmp	r2, #1
    7316:	d1d1      	bne.n	72bc <_sercom_i2c_m_irq_handler+0x1a4>
    7318:	2900      	cmp	r1, #0
    731a:	d0cf      	beq.n	72bc <_sercom_i2c_m_irq_handler+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    731c:	6863      	ldr	r3, [r4, #4]
    731e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    7322:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7324:	69e3      	ldr	r3, [r4, #28]
    7326:	f013 0f04 	tst.w	r3, #4
    732a:	d1fb      	bne.n	7324 <_sercom_i2c_m_irq_handler+0x20c>
			if (msg->len == 0) {
    732c:	686b      	ldr	r3, [r5, #4]
    732e:	2b00      	cmp	r3, #0
    7330:	d0ba      	beq.n	72a8 <_sercom_i2c_m_irq_handler+0x190>
    7332:	e7c3      	b.n	72bc <_sercom_i2c_m_irq_handler+0x1a4>
    7334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    7338:	886b      	ldrh	r3, [r5, #2]
    733a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    733e:	041b      	lsls	r3, r3, #16
    7340:	0c1b      	lsrs	r3, r3, #16
    7342:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    7344:	696b      	ldr	r3, [r5, #20]
    7346:	2b00      	cmp	r3, #0
    7348:	d0e2      	beq.n	7310 <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
    734a:	f06f 0104 	mvn.w	r1, #4
    734e:	4628      	mov	r0, r5
    7350:	4798      	blx	r3
    7352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7356:	bf00      	nop
    7358:	00005de5 	.word	0x00005de5
    735c:	0000dfd8 	.word	0x0000dfd8

00007360 <_usart_set_parity>:
{
    7360:	b570      	push	{r4, r5, r6, lr}
    7362:	b082      	sub	sp, #8
    7364:	4604      	mov	r4, r0
    7366:	460e      	mov	r6, r1
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    7368:	69e3      	ldr	r3, [r4, #28]
    736a:	f013 0f03 	tst.w	r3, #3
    736e:	d1fb      	bne.n	7368 <_usart_set_parity+0x8>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    7370:	6825      	ldr	r5, [r4, #0]
	return (bool)tmp;
    7372:	f3c5 0540 	ubfx	r5, r5, #1, #1
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    7376:	6823      	ldr	r3, [r4, #0]
    7378:	f023 0302 	bic.w	r3, r3, #2
    737c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    737e:	69e3      	ldr	r3, [r4, #28]
    7380:	f013 0f03 	tst.w	r3, #3
    7384:	d1fb      	bne.n	737e <_usart_set_parity+0x1e>
	CRITICAL_SECTION_ENTER()
    7386:	a801      	add	r0, sp, #4
    7388:	4b1a      	ldr	r3, [pc, #104]	; (73f4 <_usart_set_parity+0x94>)
    738a:	4798      	blx	r3
    738c:	69e3      	ldr	r3, [r4, #28]
    738e:	f013 0f02 	tst.w	r3, #2
    7392:	d1fb      	bne.n	738c <_usart_set_parity+0x2c>
	if (USART_PARITY_NONE != parity) {
    7394:	2e02      	cmp	r6, #2
    7396:	d023      	beq.n	73e0 <_usart_set_parity+0x80>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_FORM(mask);
    7398:	6823      	ldr	r3, [r4, #0]
    739a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    739e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    73a0:	69e3      	ldr	r3, [r4, #28]
    73a2:	f013 0f1f 	tst.w	r3, #31
    73a6:	d1fb      	bne.n	73a0 <_usart_set_parity+0x40>
	tmp = ((Sercom *)hw)->USART.CTRLB.reg;
    73a8:	6863      	ldr	r3, [r4, #4]
	tmp &= ~SERCOM_USART_CTRLB_PMODE;
    73aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
	hri_sercomusart_write_CTRLB_PMODE_bit(hw, parity);
    73ae:	3600      	adds	r6, #0
    73b0:	bf18      	it	ne
    73b2:	2601      	movne	r6, #1
	tmp |= value << SERCOM_USART_CTRLB_PMODE_Pos;
    73b4:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
	((Sercom *)hw)->USART.CTRLB.reg = tmp;
    73b8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    73ba:	69e3      	ldr	r3, [r4, #28]
    73bc:	f013 0f1f 	tst.w	r3, #31
    73c0:	d1fb      	bne.n	73ba <_usart_set_parity+0x5a>
	CRITICAL_SECTION_LEAVE()
    73c2:	a801      	add	r0, sp, #4
    73c4:	4b0c      	ldr	r3, [pc, #48]	; (73f8 <_usart_set_parity+0x98>)
    73c6:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    73c8:	6823      	ldr	r3, [r4, #0]
	tmp &= ~SERCOM_USART_CTRLA_ENABLE;
    73ca:	f023 0302 	bic.w	r3, r3, #2
	tmp |= value << SERCOM_USART_CTRLA_ENABLE_Pos;
    73ce:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    73d2:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    73d4:	69e3      	ldr	r3, [r4, #28]
    73d6:	f013 0f03 	tst.w	r3, #3
    73da:	d1fb      	bne.n	73d4 <_usart_set_parity+0x74>
}
    73dc:	b002      	add	sp, #8
    73de:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_FORM(mask);
    73e0:	6823      	ldr	r3, [r4, #0]
    73e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    73e6:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    73e8:	69e3      	ldr	r3, [r4, #28]
    73ea:	f013 0f1f 	tst.w	r3, #31
    73ee:	d1fb      	bne.n	73e8 <_usart_set_parity+0x88>
    73f0:	e7da      	b.n	73a8 <_usart_set_parity+0x48>
    73f2:	bf00      	nop
    73f4:	000049f1 	.word	0x000049f1
    73f8:	000049ff 	.word	0x000049ff

000073fc <_usart_sync_init>:
{
    73fc:	b538      	push	{r3, r4, r5, lr}
    73fe:	460c      	mov	r4, r1
	ASSERT(device);
    7400:	4605      	mov	r5, r0
    7402:	22c8      	movs	r2, #200	; 0xc8
    7404:	4905      	ldr	r1, [pc, #20]	; (741c <_usart_sync_init+0x20>)
    7406:	3000      	adds	r0, #0
    7408:	bf18      	it	ne
    740a:	2001      	movne	r0, #1
    740c:	4b04      	ldr	r3, [pc, #16]	; (7420 <_usart_sync_init+0x24>)
    740e:	4798      	blx	r3
	device->hw = hw;
    7410:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
    7412:	4620      	mov	r0, r4
    7414:	4b03      	ldr	r3, [pc, #12]	; (7424 <_usart_sync_init+0x28>)
    7416:	4798      	blx	r3
}
    7418:	bd38      	pop	{r3, r4, r5, pc}
    741a:	bf00      	nop
    741c:	0000dfd8 	.word	0x0000dfd8
    7420:	00005de5 	.word	0x00005de5
    7424:	00006ed1 	.word	0x00006ed1

00007428 <_usart_async_init>:
{
    7428:	b570      	push	{r4, r5, r6, lr}
    742a:	460d      	mov	r5, r1
	ASSERT(device);
    742c:	4606      	mov	r6, r0
    742e:	22d6      	movs	r2, #214	; 0xd6
    7430:	4917      	ldr	r1, [pc, #92]	; (7490 <_usart_async_init+0x68>)
    7432:	3000      	adds	r0, #0
    7434:	bf18      	it	ne
    7436:	2001      	movne	r0, #1
    7438:	4b16      	ldr	r3, [pc, #88]	; (7494 <_usart_async_init+0x6c>)
    743a:	4798      	blx	r3
	init_status = _usart_init(hw);
    743c:	4628      	mov	r0, r5
    743e:	4b16      	ldr	r3, [pc, #88]	; (7498 <_usart_async_init+0x70>)
    7440:	4798      	blx	r3
	if (init_status) {
    7442:	4604      	mov	r4, r0
    7444:	b108      	cbz	r0, 744a <_usart_async_init+0x22>
}
    7446:	4620      	mov	r0, r4
    7448:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    744a:	61b5      	str	r5, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    744c:	4631      	mov	r1, r6
    744e:	4628      	mov	r0, r5
    7450:	4b12      	ldr	r3, [pc, #72]	; (749c <_usart_async_init+0x74>)
    7452:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    7454:	4628      	mov	r0, r5
    7456:	4b12      	ldr	r3, [pc, #72]	; (74a0 <_usart_async_init+0x78>)
    7458:	4798      	blx	r3
    745a:	1d01      	adds	r1, r0, #4
    745c:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    745e:	2501      	movs	r5, #1
    7460:	f000 021f 	and.w	r2, r0, #31
    7464:	fa05 f202 	lsl.w	r2, r5, r2
    7468:	0943      	lsrs	r3, r0, #5
    746a:	009b      	lsls	r3, r3, #2
    746c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    7470:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    7474:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    7478:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    747c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7480:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7484:	601a      	str	r2, [r3, #0]
		irq++;
    7486:	3001      	adds	r0, #1
    7488:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    748a:	4281      	cmp	r1, r0
    748c:	d1e8      	bne.n	7460 <_usart_async_init+0x38>
    748e:	e7da      	b.n	7446 <_usart_async_init+0x1e>
    7490:	0000dfd8 	.word	0x0000dfd8
    7494:	00005de5 	.word	0x00005de5
    7498:	00006ed1 	.word	0x00006ed1
    749c:	00006d2d 	.word	0x00006d2d
    74a0:	00006d8d 	.word	0x00006d8d

000074a4 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    74a4:	6802      	ldr	r2, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    74a6:	6813      	ldr	r3, [r2, #0]
    74a8:	f043 0302 	orr.w	r3, r3, #2
    74ac:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    74ae:	69d3      	ldr	r3, [r2, #28]
    74b0:	f013 0f03 	tst.w	r3, #3
    74b4:	d1fb      	bne.n	74ae <_usart_sync_enable+0xa>
}
    74b6:	4770      	bx	lr

000074b8 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    74b8:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    74ba:	6813      	ldr	r3, [r2, #0]
    74bc:	f043 0302 	orr.w	r3, r3, #2
    74c0:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    74c2:	69d3      	ldr	r3, [r2, #28]
    74c4:	f013 0f03 	tst.w	r3, #3
    74c8:	d1fb      	bne.n	74c2 <_usart_async_enable+0xa>
}
    74ca:	4770      	bx	lr

000074cc <_usart_async_disable>:
	hri_sercomusart_clear_CTRLA_ENABLE_bit(device->hw);
    74cc:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    74ce:	6813      	ldr	r3, [r2, #0]
    74d0:	f023 0302 	bic.w	r3, r3, #2
    74d4:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    74d6:	69d3      	ldr	r3, [r2, #28]
    74d8:	f013 0f03 	tst.w	r3, #3
    74dc:	d1fb      	bne.n	74d6 <_usart_async_disable+0xa>
}
    74de:	4770      	bx	lr

000074e0 <_usart_async_set_parity>:
{
    74e0:	b508      	push	{r3, lr}
	_usart_set_parity(device->hw, parity);
    74e2:	6980      	ldr	r0, [r0, #24]
    74e4:	4b01      	ldr	r3, [pc, #4]	; (74ec <_usart_async_set_parity+0xc>)
    74e6:	4798      	blx	r3
    74e8:	bd08      	pop	{r3, pc}
    74ea:	bf00      	nop
    74ec:	00007361 	.word	0x00007361

000074f0 <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    74f0:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->USART.DATA.reg = data;
    74f2:	6299      	str	r1, [r3, #40]	; 0x28
    74f4:	4770      	bx	lr

000074f6 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    74f6:	6983      	ldr	r3, [r0, #24]
    74f8:	6299      	str	r1, [r3, #40]	; 0x28
    74fa:	4770      	bx	lr

000074fc <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    74fc:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    74fe:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    7500:	b2c0      	uxtb	r0, r0
    7502:	4770      	bx	lr

00007504 <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    7504:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    7506:	7e18      	ldrb	r0, [r3, #24]
}
    7508:	f000 0001 	and.w	r0, r0, #1
    750c:	4770      	bx	lr

0000750e <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    750e:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    7510:	7e18      	ldrb	r0, [r3, #24]
}
    7512:	f3c0 0040 	ubfx	r0, r0, #1, #1
    7516:	4770      	bx	lr

00007518 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    7518:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    751a:	7e18      	ldrb	r0, [r3, #24]
}
    751c:	f3c0 0080 	ubfx	r0, r0, #2, #1
    7520:	4770      	bx	lr

00007522 <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    7522:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    7524:	2201      	movs	r2, #1
    7526:	759a      	strb	r2, [r3, #22]
    7528:	4770      	bx	lr

0000752a <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    752a:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    752c:	2202      	movs	r2, #2
    752e:	759a      	strb	r2, [r3, #22]
    7530:	4770      	bx	lr
	...

00007534 <_usart_async_set_irq_state>:
{
    7534:	b570      	push	{r4, r5, r6, lr}
    7536:	460c      	mov	r4, r1
    7538:	4616      	mov	r6, r2
	ASSERT(device);
    753a:	4605      	mov	r5, r0
    753c:	f240 2236 	movw	r2, #566	; 0x236
    7540:	4915      	ldr	r1, [pc, #84]	; (7598 <_usart_async_set_irq_state+0x64>)
    7542:	3000      	adds	r0, #0
    7544:	bf18      	it	ne
    7546:	2001      	movne	r0, #1
    7548:	4b14      	ldr	r3, [pc, #80]	; (759c <_usart_async_set_irq_state+0x68>)
    754a:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    754c:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    7550:	d10d      	bne.n	756e <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    7552:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    7554:	b92e      	cbnz	r6, 7562 <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    7556:	2201      	movs	r2, #1
    7558:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    755a:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    755c:	2202      	movs	r2, #2
    755e:	751a      	strb	r2, [r3, #20]
    7560:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    7562:	2201      	movs	r2, #1
    7564:	759a      	strb	r2, [r3, #22]
    7566:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    7568:	2202      	movs	r2, #2
    756a:	759a      	strb	r2, [r3, #22]
    756c:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    756e:	2c01      	cmp	r4, #1
    7570:	d002      	beq.n	7578 <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    7572:	2c03      	cmp	r4, #3
    7574:	d008      	beq.n	7588 <_usart_async_set_irq_state+0x54>
    7576:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    7578:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    757a:	b916      	cbnz	r6, 7582 <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    757c:	2204      	movs	r2, #4
    757e:	751a      	strb	r2, [r3, #20]
    7580:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    7582:	2204      	movs	r2, #4
    7584:	759a      	strb	r2, [r3, #22]
    7586:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    7588:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    758a:	b116      	cbz	r6, 7592 <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    758c:	2280      	movs	r2, #128	; 0x80
    758e:	759a      	strb	r2, [r3, #22]
}
    7590:	e7f1      	b.n	7576 <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    7592:	2280      	movs	r2, #128	; 0x80
    7594:	751a      	strb	r2, [r3, #20]
    7596:	bd70      	pop	{r4, r5, r6, pc}
    7598:	0000dfd8 	.word	0x0000dfd8
    759c:	00005de5 	.word	0x00005de5

000075a0 <_i2c_m_async_init>:
{
    75a0:	b570      	push	{r4, r5, r6, lr}
    75a2:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    75a4:	4606      	mov	r6, r0
    75a6:	f240 42d2 	movw	r2, #1234	; 0x4d2
    75aa:	4918      	ldr	r1, [pc, #96]	; (760c <_i2c_m_async_init+0x6c>)
    75ac:	3000      	adds	r0, #0
    75ae:	bf18      	it	ne
    75b0:	2001      	movne	r0, #1
    75b2:	4b17      	ldr	r3, [pc, #92]	; (7610 <_i2c_m_async_init+0x70>)
    75b4:	4798      	blx	r3
	i2c_dev->hw = hw;
    75b6:	6135      	str	r5, [r6, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    75b8:	4629      	mov	r1, r5
    75ba:	4630      	mov	r0, r6
    75bc:	4b15      	ldr	r3, [pc, #84]	; (7614 <_i2c_m_async_init+0x74>)
    75be:	4798      	blx	r3
	if (init_status) {
    75c0:	4604      	mov	r4, r0
    75c2:	b108      	cbz	r0, 75c8 <_i2c_m_async_init+0x28>
}
    75c4:	4620      	mov	r0, r4
    75c6:	bd70      	pop	{r4, r5, r6, pc}
	_sercom_init_irq_param(hw, (void *)i2c_dev);
    75c8:	4631      	mov	r1, r6
    75ca:	4628      	mov	r0, r5
    75cc:	4b12      	ldr	r3, [pc, #72]	; (7618 <_i2c_m_async_init+0x78>)
    75ce:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    75d0:	4628      	mov	r0, r5
    75d2:	4b12      	ldr	r3, [pc, #72]	; (761c <_i2c_m_async_init+0x7c>)
    75d4:	4798      	blx	r3
    75d6:	1d01      	adds	r1, r0, #4
    75d8:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    75da:	2501      	movs	r5, #1
    75dc:	f000 021f 	and.w	r2, r0, #31
    75e0:	fa05 f202 	lsl.w	r2, r5, r2
    75e4:	0943      	lsrs	r3, r0, #5
    75e6:	009b      	lsls	r3, r3, #2
    75e8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    75ec:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    75f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    75f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    75f8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    75fc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7600:	601a      	str	r2, [r3, #0]
		irq++;
    7602:	3001      	adds	r0, #1
    7604:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    7606:	4281      	cmp	r1, r0
    7608:	d1e8      	bne.n	75dc <_i2c_m_async_init+0x3c>
    760a:	e7db      	b.n	75c4 <_i2c_m_async_init+0x24>
    760c:	0000dfd8 	.word	0x0000dfd8
    7610:	00005de5 	.word	0x00005de5
    7614:	00007035 	.word	0x00007035
    7618:	00006d2d 	.word	0x00006d2d
    761c:	00006d8d 	.word	0x00006d8d

00007620 <_i2c_m_async_transfer>:
{
    7620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7624:	460c      	mov	r4, r1
	ASSERT(i2c_dev);
    7626:	4605      	mov	r5, r0
    7628:	f110 0800 	adds.w	r8, r0, #0
    762c:	bf18      	it	ne
    762e:	f04f 0801 	movne.w	r8, #1
    7632:	4f45      	ldr	r7, [pc, #276]	; (7748 <_i2c_m_async_transfer+0x128>)
    7634:	f44f 62a5 	mov.w	r2, #1320	; 0x528
    7638:	4639      	mov	r1, r7
    763a:	4640      	mov	r0, r8
    763c:	4e43      	ldr	r6, [pc, #268]	; (774c <_i2c_m_async_transfer+0x12c>)
    763e:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
    7640:	6928      	ldr	r0, [r5, #16]
    7642:	f240 5229 	movw	r2, #1321	; 0x529
    7646:	4639      	mov	r1, r7
    7648:	3000      	adds	r0, #0
    764a:	bf18      	it	ne
    764c:	2001      	movne	r0, #1
    764e:	47b0      	blx	r6
	ASSERT(msg);
    7650:	f240 522a 	movw	r2, #1322	; 0x52a
    7654:	4639      	mov	r1, r7
    7656:	1c20      	adds	r0, r4, #0
    7658:	bf18      	it	ne
    765a:	2001      	movne	r0, #1
    765c:	47b0      	blx	r6
	if (msg->len == 0) {
    765e:	6860      	ldr	r0, [r4, #4]
    7660:	2800      	cmp	r0, #0
    7662:	d06f      	beq.n	7744 <_i2c_m_async_transfer+0x124>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    7664:	886b      	ldrh	r3, [r5, #2]
    7666:	f413 7f80 	tst.w	r3, #256	; 0x100
    766a:	d169      	bne.n	7740 <_i2c_m_async_transfer+0x120>
	msg->flags |= I2C_M_BUSY;
    766c:	8863      	ldrh	r3, [r4, #2]
    766e:	b29b      	uxth	r3, r3
    7670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    7674:	8063      	strh	r3, [r4, #2]
	i2c_dev->service.msg = *msg;
    7676:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    767a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
    767e:	692a      	ldr	r2, [r5, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    7680:	6853      	ldr	r3, [r2, #4]
    7682:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    7686:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7688:	69d3      	ldr	r3, [r2, #28]
    768a:	f013 0f04 	tst.w	r3, #4
    768e:	d1fb      	bne.n	7688 <_i2c_m_async_transfer+0x68>
	void *             hw    = i2c_dev->hw;
    7690:	692c      	ldr	r4, [r5, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    7692:	6826      	ldr	r6, [r4, #0]
	ASSERT(i2c_dev);
    7694:	f44f 62a0 	mov.w	r2, #1280	; 0x500
    7698:	492b      	ldr	r1, [pc, #172]	; (7748 <_i2c_m_async_transfer+0x128>)
    769a:	4640      	mov	r0, r8
    769c:	4b2b      	ldr	r3, [pc, #172]	; (774c <_i2c_m_async_transfer+0x12c>)
    769e:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    76a0:	686b      	ldr	r3, [r5, #4]
    76a2:	2b01      	cmp	r3, #1
    76a4:	d02a      	beq.n	76fc <_i2c_m_async_transfer+0xdc>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    76a6:	6863      	ldr	r3, [r4, #4]
    76a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    76ac:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    76ae:	69e3      	ldr	r3, [r4, #28]
    76b0:	f013 0f04 	tst.w	r3, #4
    76b4:	d1fb      	bne.n	76ae <_i2c_m_async_transfer+0x8e>
	if (msg->addr & I2C_M_TEN) {
    76b6:	882b      	ldrh	r3, [r5, #0]
    76b8:	f413 6f80 	tst.w	r3, #1024	; 0x400
    76bc:	d02a      	beq.n	7714 <_i2c_m_async_transfer+0xf4>
		if (msg->flags & I2C_M_RD) {
    76be:	886a      	ldrh	r2, [r5, #2]
    76c0:	f012 0f01 	tst.w	r2, #1
    76c4:	d004      	beq.n	76d0 <_i2c_m_async_transfer+0xb0>
			msg->flags |= I2C_M_TEN;
    76c6:	886a      	ldrh	r2, [r5, #2]
    76c8:	b292      	uxth	r2, r2
    76ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    76ce:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    76d0:	f240 72fe 	movw	r2, #2046	; 0x7fe
    76d4:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    76d8:	69e3      	ldr	r3, [r4, #28]
    76da:	f013 0f04 	tst.w	r3, #4
    76de:	d1fb      	bne.n	76d8 <_i2c_m_async_transfer+0xb8>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    76e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    76e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    76e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    76ea:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    76ec:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    76ee:	69e3      	ldr	r3, [r4, #28]
    76f0:	f013 0f04 	tst.w	r3, #4
    76f4:	d1fb      	bne.n	76ee <_i2c_m_async_transfer+0xce>
	return ERR_NONE;
    76f6:	2000      	movs	r0, #0
    76f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (msg->len == 1 && sclsm) {
    76fc:	f016 6f00 	tst.w	r6, #134217728	; 0x8000000
    7700:	d0d1      	beq.n	76a6 <_i2c_m_async_transfer+0x86>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    7702:	6863      	ldr	r3, [r4, #4]
    7704:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    7708:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    770a:	69e3      	ldr	r3, [r4, #28]
    770c:	f013 0f04 	tst.w	r3, #4
    7710:	d1fb      	bne.n	770a <_i2c_m_async_transfer+0xea>
    7712:	e7d0      	b.n	76b6 <_i2c_m_async_transfer+0x96>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    7714:	8869      	ldrh	r1, [r5, #2]
    7716:	005a      	lsls	r2, r3, #1
    7718:	b2d2      	uxtb	r2, r2
    771a:	f001 0301 	and.w	r3, r1, #1
    771e:	431a      	orrs	r2, r3
    7720:	69e3      	ldr	r3, [r4, #28]
    7722:	f013 0f04 	tst.w	r3, #4
    7726:	d1fb      	bne.n	7720 <_i2c_m_async_transfer+0x100>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    7728:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    772a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    772e:	431a      	orrs	r2, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    7730:	6262      	str	r2, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7732:	69e3      	ldr	r3, [r4, #28]
    7734:	f013 0f04 	tst.w	r3, #4
    7738:	d1fb      	bne.n	7732 <_i2c_m_async_transfer+0x112>
	return ERR_NONE;
    773a:	2000      	movs	r0, #0
    773c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BUSY;
    7740:	f06f 0003 	mvn.w	r0, #3
}
    7744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7748:	0000dfd8 	.word	0x0000dfd8
    774c:	00005de5 	.word	0x00005de5

00007750 <_i2c_m_async_register_callback>:
	switch (type) {
    7750:	2901      	cmp	r1, #1
    7752:	d006      	beq.n	7762 <_i2c_m_async_register_callback+0x12>
    7754:	b119      	cbz	r1, 775e <_i2c_m_async_register_callback+0xe>
    7756:	2902      	cmp	r1, #2
    7758:	d005      	beq.n	7766 <_i2c_m_async_register_callback+0x16>
}
    775a:	2000      	movs	r0, #0
    775c:	4770      	bx	lr
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
    775e:	6142      	str	r2, [r0, #20]
		break;
    7760:	e7fb      	b.n	775a <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
    7762:	6182      	str	r2, [r0, #24]
		break;
    7764:	e7f9      	b.n	775a <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
    7766:	61c2      	str	r2, [r0, #28]
		break;
    7768:	e7f7      	b.n	775a <_i2c_m_async_register_callback+0xa>
	...

0000776c <SERCOM0_0_Handler>:
{
    776c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    776e:	4b02      	ldr	r3, [pc, #8]	; (7778 <SERCOM0_0_Handler+0xc>)
    7770:	6818      	ldr	r0, [r3, #0]
    7772:	4b02      	ldr	r3, [pc, #8]	; (777c <SERCOM0_0_Handler+0x10>)
    7774:	4798      	blx	r3
    7776:	bd08      	pop	{r3, pc}
    7778:	20000980 	.word	0x20000980
    777c:	00006cbd 	.word	0x00006cbd

00007780 <SERCOM0_1_Handler>:
{
    7780:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    7782:	4b02      	ldr	r3, [pc, #8]	; (778c <SERCOM0_1_Handler+0xc>)
    7784:	6818      	ldr	r0, [r3, #0]
    7786:	4b02      	ldr	r3, [pc, #8]	; (7790 <SERCOM0_1_Handler+0x10>)
    7788:	4798      	blx	r3
    778a:	bd08      	pop	{r3, pc}
    778c:	20000980 	.word	0x20000980
    7790:	00006cbd 	.word	0x00006cbd

00007794 <SERCOM0_2_Handler>:
{
    7794:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    7796:	4b02      	ldr	r3, [pc, #8]	; (77a0 <SERCOM0_2_Handler+0xc>)
    7798:	6818      	ldr	r0, [r3, #0]
    779a:	4b02      	ldr	r3, [pc, #8]	; (77a4 <SERCOM0_2_Handler+0x10>)
    779c:	4798      	blx	r3
    779e:	bd08      	pop	{r3, pc}
    77a0:	20000980 	.word	0x20000980
    77a4:	00006cbd 	.word	0x00006cbd

000077a8 <SERCOM0_3_Handler>:
{
    77a8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    77aa:	4b02      	ldr	r3, [pc, #8]	; (77b4 <SERCOM0_3_Handler+0xc>)
    77ac:	6818      	ldr	r0, [r3, #0]
    77ae:	4b02      	ldr	r3, [pc, #8]	; (77b8 <SERCOM0_3_Handler+0x10>)
    77b0:	4798      	blx	r3
    77b2:	bd08      	pop	{r3, pc}
    77b4:	20000980 	.word	0x20000980
    77b8:	00006cbd 	.word	0x00006cbd

000077bc <SERCOM1_0_Handler>:
{
    77bc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    77be:	4b02      	ldr	r3, [pc, #8]	; (77c8 <SERCOM1_0_Handler+0xc>)
    77c0:	6858      	ldr	r0, [r3, #4]
    77c2:	4b02      	ldr	r3, [pc, #8]	; (77cc <SERCOM1_0_Handler+0x10>)
    77c4:	4798      	blx	r3
    77c6:	bd08      	pop	{r3, pc}
    77c8:	20000980 	.word	0x20000980
    77cc:	00006cbd 	.word	0x00006cbd

000077d0 <SERCOM1_1_Handler>:
{
    77d0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    77d2:	4b02      	ldr	r3, [pc, #8]	; (77dc <SERCOM1_1_Handler+0xc>)
    77d4:	6858      	ldr	r0, [r3, #4]
    77d6:	4b02      	ldr	r3, [pc, #8]	; (77e0 <SERCOM1_1_Handler+0x10>)
    77d8:	4798      	blx	r3
    77da:	bd08      	pop	{r3, pc}
    77dc:	20000980 	.word	0x20000980
    77e0:	00006cbd 	.word	0x00006cbd

000077e4 <SERCOM1_2_Handler>:
{
    77e4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    77e6:	4b02      	ldr	r3, [pc, #8]	; (77f0 <SERCOM1_2_Handler+0xc>)
    77e8:	6858      	ldr	r0, [r3, #4]
    77ea:	4b02      	ldr	r3, [pc, #8]	; (77f4 <SERCOM1_2_Handler+0x10>)
    77ec:	4798      	blx	r3
    77ee:	bd08      	pop	{r3, pc}
    77f0:	20000980 	.word	0x20000980
    77f4:	00006cbd 	.word	0x00006cbd

000077f8 <SERCOM1_3_Handler>:
{
    77f8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    77fa:	4b02      	ldr	r3, [pc, #8]	; (7804 <SERCOM1_3_Handler+0xc>)
    77fc:	6858      	ldr	r0, [r3, #4]
    77fe:	4b02      	ldr	r3, [pc, #8]	; (7808 <SERCOM1_3_Handler+0x10>)
    7800:	4798      	blx	r3
    7802:	bd08      	pop	{r3, pc}
    7804:	20000980 	.word	0x20000980
    7808:	00006cbd 	.word	0x00006cbd

0000780c <SERCOM3_0_Handler>:
{
    780c:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    780e:	4b02      	ldr	r3, [pc, #8]	; (7818 <SERCOM3_0_Handler+0xc>)
    7810:	6898      	ldr	r0, [r3, #8]
    7812:	4b02      	ldr	r3, [pc, #8]	; (781c <SERCOM3_0_Handler+0x10>)
    7814:	4798      	blx	r3
    7816:	bd08      	pop	{r3, pc}
    7818:	20000980 	.word	0x20000980
    781c:	00006e37 	.word	0x00006e37

00007820 <SERCOM3_1_Handler>:
{
    7820:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    7822:	4b02      	ldr	r3, [pc, #8]	; (782c <SERCOM3_1_Handler+0xc>)
    7824:	6898      	ldr	r0, [r3, #8]
    7826:	4b02      	ldr	r3, [pc, #8]	; (7830 <SERCOM3_1_Handler+0x10>)
    7828:	4798      	blx	r3
    782a:	bd08      	pop	{r3, pc}
    782c:	20000980 	.word	0x20000980
    7830:	00006e37 	.word	0x00006e37

00007834 <SERCOM3_2_Handler>:
{
    7834:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    7836:	4b02      	ldr	r3, [pc, #8]	; (7840 <SERCOM3_2_Handler+0xc>)
    7838:	6898      	ldr	r0, [r3, #8]
    783a:	4b02      	ldr	r3, [pc, #8]	; (7844 <SERCOM3_2_Handler+0x10>)
    783c:	4798      	blx	r3
    783e:	bd08      	pop	{r3, pc}
    7840:	20000980 	.word	0x20000980
    7844:	00006e37 	.word	0x00006e37

00007848 <SERCOM3_3_Handler>:
{
    7848:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    784a:	4b02      	ldr	r3, [pc, #8]	; (7854 <SERCOM3_3_Handler+0xc>)
    784c:	6898      	ldr	r0, [r3, #8]
    784e:	4b02      	ldr	r3, [pc, #8]	; (7858 <SERCOM3_3_Handler+0x10>)
    7850:	4798      	blx	r3
    7852:	bd08      	pop	{r3, pc}
    7854:	20000980 	.word	0x20000980
    7858:	00006e37 	.word	0x00006e37

0000785c <SERCOM4_0_Handler>:
{
    785c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    785e:	4b02      	ldr	r3, [pc, #8]	; (7868 <SERCOM4_0_Handler+0xc>)
    7860:	68d8      	ldr	r0, [r3, #12]
    7862:	4b02      	ldr	r3, [pc, #8]	; (786c <SERCOM4_0_Handler+0x10>)
    7864:	4798      	blx	r3
    7866:	bd08      	pop	{r3, pc}
    7868:	20000980 	.word	0x20000980
    786c:	00006cbd 	.word	0x00006cbd

00007870 <SERCOM4_1_Handler>:
{
    7870:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    7872:	4b02      	ldr	r3, [pc, #8]	; (787c <SERCOM4_1_Handler+0xc>)
    7874:	68d8      	ldr	r0, [r3, #12]
    7876:	4b02      	ldr	r3, [pc, #8]	; (7880 <SERCOM4_1_Handler+0x10>)
    7878:	4798      	blx	r3
    787a:	bd08      	pop	{r3, pc}
    787c:	20000980 	.word	0x20000980
    7880:	00006cbd 	.word	0x00006cbd

00007884 <SERCOM4_2_Handler>:
{
    7884:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    7886:	4b02      	ldr	r3, [pc, #8]	; (7890 <SERCOM4_2_Handler+0xc>)
    7888:	68d8      	ldr	r0, [r3, #12]
    788a:	4b02      	ldr	r3, [pc, #8]	; (7894 <SERCOM4_2_Handler+0x10>)
    788c:	4798      	blx	r3
    788e:	bd08      	pop	{r3, pc}
    7890:	20000980 	.word	0x20000980
    7894:	00006cbd 	.word	0x00006cbd

00007898 <SERCOM4_3_Handler>:
{
    7898:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    789a:	4b02      	ldr	r3, [pc, #8]	; (78a4 <SERCOM4_3_Handler+0xc>)
    789c:	68d8      	ldr	r0, [r3, #12]
    789e:	4b02      	ldr	r3, [pc, #8]	; (78a8 <SERCOM4_3_Handler+0x10>)
    78a0:	4798      	blx	r3
    78a2:	bd08      	pop	{r3, pc}
    78a4:	20000980 	.word	0x20000980
    78a8:	00006cbd 	.word	0x00006cbd

000078ac <SERCOM5_0_Handler>:
{
    78ac:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    78ae:	4b02      	ldr	r3, [pc, #8]	; (78b8 <SERCOM5_0_Handler+0xc>)
    78b0:	6918      	ldr	r0, [r3, #16]
    78b2:	4b02      	ldr	r3, [pc, #8]	; (78bc <SERCOM5_0_Handler+0x10>)
    78b4:	4798      	blx	r3
    78b6:	bd08      	pop	{r3, pc}
    78b8:	20000980 	.word	0x20000980
    78bc:	00007119 	.word	0x00007119

000078c0 <SERCOM5_1_Handler>:
{
    78c0:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    78c2:	4b02      	ldr	r3, [pc, #8]	; (78cc <SERCOM5_1_Handler+0xc>)
    78c4:	6918      	ldr	r0, [r3, #16]
    78c6:	4b02      	ldr	r3, [pc, #8]	; (78d0 <SERCOM5_1_Handler+0x10>)
    78c8:	4798      	blx	r3
    78ca:	bd08      	pop	{r3, pc}
    78cc:	20000980 	.word	0x20000980
    78d0:	00007119 	.word	0x00007119

000078d4 <SERCOM5_2_Handler>:
{
    78d4:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    78d6:	4b02      	ldr	r3, [pc, #8]	; (78e0 <SERCOM5_2_Handler+0xc>)
    78d8:	6918      	ldr	r0, [r3, #16]
    78da:	4b02      	ldr	r3, [pc, #8]	; (78e4 <SERCOM5_2_Handler+0x10>)
    78dc:	4798      	blx	r3
    78de:	bd08      	pop	{r3, pc}
    78e0:	20000980 	.word	0x20000980
    78e4:	00007119 	.word	0x00007119

000078e8 <SERCOM5_3_Handler>:
{
    78e8:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    78ea:	4b02      	ldr	r3, [pc, #8]	; (78f4 <SERCOM5_3_Handler+0xc>)
    78ec:	6918      	ldr	r0, [r3, #16]
    78ee:	4b02      	ldr	r3, [pc, #8]	; (78f8 <SERCOM5_3_Handler+0x10>)
    78f0:	4798      	blx	r3
    78f2:	bd08      	pop	{r3, pc}
    78f4:	20000980 	.word	0x20000980
    78f8:	00007119 	.word	0x00007119

000078fc <SERCOM6_0_Handler>:
{
    78fc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    78fe:	4b02      	ldr	r3, [pc, #8]	; (7908 <SERCOM6_0_Handler+0xc>)
    7900:	6958      	ldr	r0, [r3, #20]
    7902:	4b02      	ldr	r3, [pc, #8]	; (790c <SERCOM6_0_Handler+0x10>)
    7904:	4798      	blx	r3
    7906:	bd08      	pop	{r3, pc}
    7908:	20000980 	.word	0x20000980
    790c:	00006cbd 	.word	0x00006cbd

00007910 <SERCOM6_1_Handler>:
{
    7910:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    7912:	4b02      	ldr	r3, [pc, #8]	; (791c <SERCOM6_1_Handler+0xc>)
    7914:	6958      	ldr	r0, [r3, #20]
    7916:	4b02      	ldr	r3, [pc, #8]	; (7920 <SERCOM6_1_Handler+0x10>)
    7918:	4798      	blx	r3
    791a:	bd08      	pop	{r3, pc}
    791c:	20000980 	.word	0x20000980
    7920:	00006cbd 	.word	0x00006cbd

00007924 <SERCOM6_2_Handler>:
{
    7924:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    7926:	4b02      	ldr	r3, [pc, #8]	; (7930 <SERCOM6_2_Handler+0xc>)
    7928:	6958      	ldr	r0, [r3, #20]
    792a:	4b02      	ldr	r3, [pc, #8]	; (7934 <SERCOM6_2_Handler+0x10>)
    792c:	4798      	blx	r3
    792e:	bd08      	pop	{r3, pc}
    7930:	20000980 	.word	0x20000980
    7934:	00006cbd 	.word	0x00006cbd

00007938 <SERCOM6_3_Handler>:
{
    7938:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    793a:	4b02      	ldr	r3, [pc, #8]	; (7944 <SERCOM6_3_Handler+0xc>)
    793c:	6958      	ldr	r0, [r3, #20]
    793e:	4b02      	ldr	r3, [pc, #8]	; (7948 <SERCOM6_3_Handler+0x10>)
    7940:	4798      	blx	r3
    7942:	bd08      	pop	{r3, pc}
    7944:	20000980 	.word	0x20000980
    7948:	00006cbd 	.word	0x00006cbd

0000794c <_spi_m_sync_init>:
{
    794c:	b570      	push	{r4, r5, r6, lr}
    794e:	4606      	mov	r6, r0
    7950:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    7952:	4608      	mov	r0, r1
    7954:	4b5d      	ldr	r3, [pc, #372]	; (7acc <_spi_m_sync_init+0x180>)
    7956:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    7958:	2803      	cmp	r0, #3
    795a:	d00c      	beq.n	7976 <_spi_m_sync_init+0x2a>
    795c:	2807      	cmp	r0, #7
    795e:	bf08      	it	eq
    7960:	2301      	moveq	r3, #1
    7962:	d009      	beq.n	7978 <_spi_m_sync_init+0x2c>
	ASSERT(dev && hw);
    7964:	2e00      	cmp	r6, #0
    7966:	f000 809f 	beq.w	7aa8 <_spi_m_sync_init+0x15c>
    796a:	2c00      	cmp	r4, #0
    796c:	f040 80a5 	bne.w	7aba <_spi_m_sync_init+0x16e>
	return NULL;
    7970:	2500      	movs	r5, #0
	ASSERT(dev && hw);
    7972:	2000      	movs	r0, #0
    7974:	e009      	b.n	798a <_spi_m_sync_init+0x3e>
		if (sercomspi_regs[i].n == n) {
    7976:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    7978:	4d55      	ldr	r5, [pc, #340]	; (7ad0 <_spi_m_sync_init+0x184>)
    797a:	eb05 1503 	add.w	r5, r5, r3, lsl #4
    797e:	441d      	add	r5, r3
	ASSERT(dev && hw);
    7980:	2e00      	cmp	r6, #0
    7982:	d0f6      	beq.n	7972 <_spi_m_sync_init+0x26>
    7984:	2001      	movs	r0, #1
    7986:	2c00      	cmp	r4, #0
    7988:	d0f3      	beq.n	7972 <_spi_m_sync_init+0x26>
    798a:	f640 226e 	movw	r2, #2670	; 0xa6e
    798e:	4951      	ldr	r1, [pc, #324]	; (7ad4 <_spi_m_sync_init+0x188>)
    7990:	4b51      	ldr	r3, [pc, #324]	; (7ad8 <_spi_m_sync_init+0x18c>)
    7992:	4798      	blx	r3
	if (regs == NULL) {
    7994:	2d00      	cmp	r5, #0
    7996:	f000 8084 	beq.w	7aa2 <_spi_m_sync_init+0x156>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    799a:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    799c:	f013 0f01 	tst.w	r3, #1
    79a0:	d11d      	bne.n	79de <_spi_m_sync_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    79a2:	682b      	ldr	r3, [r5, #0]
    79a4:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    79a8:	69e3      	ldr	r3, [r4, #28]
    79aa:	f013 0f03 	tst.w	r3, #3
    79ae:	d1fb      	bne.n	79a8 <_spi_m_sync_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    79b0:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    79b2:	f013 0f02 	tst.w	r3, #2
    79b6:	d00b      	beq.n	79d0 <_spi_m_sync_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    79b8:	6823      	ldr	r3, [r4, #0]
    79ba:	f023 0302 	bic.w	r3, r3, #2
    79be:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    79c0:	69e3      	ldr	r3, [r4, #28]
    79c2:	f013 0f03 	tst.w	r3, #3
    79c6:	d1fb      	bne.n	79c0 <_spi_m_sync_init+0x74>
    79c8:	69e3      	ldr	r3, [r4, #28]
    79ca:	f013 0f02 	tst.w	r3, #2
    79ce:	d1fb      	bne.n	79c8 <_spi_m_sync_init+0x7c>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    79d0:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    79d4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    79d6:	69e3      	ldr	r3, [r4, #28]
    79d8:	f013 0f03 	tst.w	r3, #3
    79dc:	d1fb      	bne.n	79d6 <_spi_m_sync_init+0x8a>
    79de:	69e3      	ldr	r3, [r4, #28]
    79e0:	f013 0f01 	tst.w	r3, #1
    79e4:	d1fb      	bne.n	79de <_spi_m_sync_init+0x92>
	dev->prvt = hw;
    79e6:	6034      	str	r4, [r6, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    79e8:	682b      	ldr	r3, [r5, #0]
    79ea:	f003 031c 	and.w	r3, r3, #28
    79ee:	2b08      	cmp	r3, #8
    79f0:	d02e      	beq.n	7a50 <_spi_m_sync_init+0x104>
	ASSERT(hw && regs);
    79f2:	f44f 6217 	mov.w	r2, #2416	; 0x970
    79f6:	4937      	ldr	r1, [pc, #220]	; (7ad4 <_spi_m_sync_init+0x188>)
    79f8:	1c20      	adds	r0, r4, #0
    79fa:	bf18      	it	ne
    79fc:	2001      	movne	r0, #1
    79fe:	4b36      	ldr	r3, [pc, #216]	; (7ad8 <_spi_m_sync_init+0x18c>)
    7a00:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    7a02:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    7a04:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    7a08:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7a0c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7a0e:	69e3      	ldr	r3, [r4, #28]
    7a10:	f013 0f03 	tst.w	r3, #3
    7a14:	d1fb      	bne.n	7a0e <_spi_m_sync_init+0xc2>
	    (regs->ctrlb
    7a16:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    7a18:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    7a1c:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    7a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    7a24:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7a26:	69e3      	ldr	r3, [r4, #28]
    7a28:	f013 0f17 	tst.w	r3, #23
    7a2c:	d1fb      	bne.n	7a26 <_spi_m_sync_init+0xda>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    7a2e:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    7a30:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    7a32:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    7a34:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    7a38:	686b      	ldr	r3, [r5, #4]
    7a3a:	f003 0307 	and.w	r3, r3, #7
    7a3e:	2b00      	cmp	r3, #0
    7a40:	bf0c      	ite	eq
    7a42:	2301      	moveq	r3, #1
    7a44:	2302      	movne	r3, #2
    7a46:	7133      	strb	r3, [r6, #4]
	dev->dummy_byte = regs->dummy_byte;
    7a48:	89eb      	ldrh	r3, [r5, #14]
    7a4a:	80f3      	strh	r3, [r6, #6]
	return ERR_NONE;
    7a4c:	2000      	movs	r0, #0
    7a4e:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(hw && regs);
    7a50:	f640 1284 	movw	r2, #2436	; 0x984
    7a54:	491f      	ldr	r1, [pc, #124]	; (7ad4 <_spi_m_sync_init+0x188>)
    7a56:	1c20      	adds	r0, r4, #0
    7a58:	bf18      	it	ne
    7a5a:	2001      	movne	r0, #1
    7a5c:	4b1e      	ldr	r3, [pc, #120]	; (7ad8 <_spi_m_sync_init+0x18c>)
    7a5e:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    7a60:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    7a62:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    7a66:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7a6a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7a6c:	69e3      	ldr	r3, [r4, #28]
    7a6e:	f013 0f03 	tst.w	r3, #3
    7a72:	d1fb      	bne.n	7a6c <_spi_m_sync_init+0x120>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    7a74:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    7a76:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    7a7a:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    7a7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    7a82:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    7a86:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7a88:	69e3      	ldr	r3, [r4, #28]
    7a8a:	f013 0f17 	tst.w	r3, #23
    7a8e:	d1fb      	bne.n	7a88 <_spi_m_sync_init+0x13c>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    7a90:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    7a92:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    7a94:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    7a96:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7a9a:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    7a9c:	2b00      	cmp	r3, #0
    7a9e:	d1fc      	bne.n	7a9a <_spi_m_sync_init+0x14e>
    7aa0:	e7ca      	b.n	7a38 <_spi_m_sync_init+0xec>
		return ERR_INVALID_ARG;
    7aa2:	f06f 000c 	mvn.w	r0, #12
    7aa6:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    7aa8:	f640 226e 	movw	r2, #2670	; 0xa6e
    7aac:	4909      	ldr	r1, [pc, #36]	; (7ad4 <_spi_m_sync_init+0x188>)
    7aae:	2000      	movs	r0, #0
    7ab0:	4b09      	ldr	r3, [pc, #36]	; (7ad8 <_spi_m_sync_init+0x18c>)
    7ab2:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7ab4:	f06f 000c 	mvn.w	r0, #12
    7ab8:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    7aba:	f640 226e 	movw	r2, #2670	; 0xa6e
    7abe:	4905      	ldr	r1, [pc, #20]	; (7ad4 <_spi_m_sync_init+0x188>)
    7ac0:	2001      	movs	r0, #1
    7ac2:	4b05      	ldr	r3, [pc, #20]	; (7ad8 <_spi_m_sync_init+0x18c>)
    7ac4:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7ac6:	f06f 000c 	mvn.w	r0, #12
    7aca:	bd70      	pop	{r4, r5, r6, pc}
    7acc:	00006c79 	.word	0x00006c79
    7ad0:	0000dfb4 	.word	0x0000dfb4
    7ad4:	0000dfd8 	.word	0x0000dfd8
    7ad8:	00005de5 	.word	0x00005de5

00007adc <_spi_m_async_init>:
{
    7adc:	b538      	push	{r3, r4, r5, lr}
    7ade:	4604      	mov	r4, r0
    7ae0:	460d      	mov	r5, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
    7ae2:	4b15      	ldr	r3, [pc, #84]	; (7b38 <_spi_m_async_init+0x5c>)
    7ae4:	4798      	blx	r3
	if (rc < 0) {
    7ae6:	2800      	cmp	r0, #0
    7ae8:	db24      	blt.n	7b34 <_spi_m_async_init+0x58>
	_sercom_init_irq_param(hw, (void *)dev);
    7aea:	4621      	mov	r1, r4
    7aec:	4628      	mov	r0, r5
    7aee:	4b13      	ldr	r3, [pc, #76]	; (7b3c <_spi_m_async_init+0x60>)
    7af0:	4798      	blx	r3
	spid->callbacks.complete = NULL;
    7af2:	2300      	movs	r3, #0
    7af4:	6123      	str	r3, [r4, #16]
	spid->callbacks.rx       = NULL;
    7af6:	60e3      	str	r3, [r4, #12]
	spid->callbacks.tx       = NULL;
    7af8:	60a3      	str	r3, [r4, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
    7afa:	4628      	mov	r0, r5
    7afc:	4b10      	ldr	r3, [pc, #64]	; (7b40 <_spi_m_async_init+0x64>)
    7afe:	4798      	blx	r3
    7b00:	1d01      	adds	r1, r0, #4
    7b02:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7b04:	2401      	movs	r4, #1
    7b06:	f000 021f 	and.w	r2, r0, #31
    7b0a:	fa04 f202 	lsl.w	r2, r4, r2
    7b0e:	0943      	lsrs	r3, r0, #5
    7b10:	009b      	lsls	r3, r3, #2
    7b12:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    7b16:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    7b1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    7b1e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7b22:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7b26:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		irq++;
    7b2a:	3001      	adds	r0, #1
    7b2c:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    7b2e:	4281      	cmp	r1, r0
    7b30:	d1e9      	bne.n	7b06 <_spi_m_async_init+0x2a>
	return ERR_NONE;
    7b32:	2000      	movs	r0, #0
}
    7b34:	bd38      	pop	{r3, r4, r5, pc}
    7b36:	bf00      	nop
    7b38:	0000794d 	.word	0x0000794d
    7b3c:	00006d2d 	.word	0x00006d2d
    7b40:	00006d8d 	.word	0x00006d8d

00007b44 <_spi_m_async_enable>:
{
    7b44:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    7b46:	4604      	mov	r4, r0
    7b48:	b160      	cbz	r0, 7b64 <_spi_m_async_enable+0x20>
    7b4a:	6800      	ldr	r0, [r0, #0]
    7b4c:	3000      	adds	r0, #0
    7b4e:	bf18      	it	ne
    7b50:	2001      	movne	r0, #1
    7b52:	f640 22db 	movw	r2, #2779	; 0xadb
    7b56:	4904      	ldr	r1, [pc, #16]	; (7b68 <_spi_m_async_enable+0x24>)
    7b58:	4b04      	ldr	r3, [pc, #16]	; (7b6c <_spi_m_async_enable+0x28>)
    7b5a:	4798      	blx	r3
	return _spi_async_enable(dev->prvt);
    7b5c:	6820      	ldr	r0, [r4, #0]
    7b5e:	4b04      	ldr	r3, [pc, #16]	; (7b70 <_spi_m_async_enable+0x2c>)
    7b60:	4798      	blx	r3
}
    7b62:	bd10      	pop	{r4, pc}
    7b64:	2000      	movs	r0, #0
    7b66:	e7f4      	b.n	7b52 <_spi_m_async_enable+0xe>
    7b68:	0000dfd8 	.word	0x0000dfd8
    7b6c:	00005de5 	.word	0x00005de5
    7b70:	00006dc5 	.word	0x00006dc5

00007b74 <_spi_m_async_set_mode>:
{
    7b74:	b538      	push	{r3, r4, r5, lr}
    7b76:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    7b78:	4604      	mov	r4, r0
    7b7a:	b168      	cbz	r0, 7b98 <_spi_m_async_set_mode+0x24>
    7b7c:	6800      	ldr	r0, [r0, #0]
    7b7e:	3000      	adds	r0, #0
    7b80:	bf18      	it	ne
    7b82:	2001      	movne	r0, #1
    7b84:	f640 320c 	movw	r2, #2828	; 0xb0c
    7b88:	4904      	ldr	r1, [pc, #16]	; (7b9c <_spi_m_async_set_mode+0x28>)
    7b8a:	4b05      	ldr	r3, [pc, #20]	; (7ba0 <_spi_m_async_set_mode+0x2c>)
    7b8c:	4798      	blx	r3
	return _spi_set_mode(dev->prvt, mode);
    7b8e:	4629      	mov	r1, r5
    7b90:	6820      	ldr	r0, [r4, #0]
    7b92:	4b04      	ldr	r3, [pc, #16]	; (7ba4 <_spi_m_async_set_mode+0x30>)
    7b94:	4798      	blx	r3
}
    7b96:	bd38      	pop	{r3, r4, r5, pc}
    7b98:	2000      	movs	r0, #0
    7b9a:	e7f3      	b.n	7b84 <_spi_m_async_set_mode+0x10>
    7b9c:	0000dfd8 	.word	0x0000dfd8
    7ba0:	00005de5 	.word	0x00005de5
    7ba4:	00006e05 	.word	0x00006e05

00007ba8 <_spi_m_async_set_baudrate>:
{
    7ba8:	b538      	push	{r3, r4, r5, lr}
    7baa:	460c      	mov	r4, r1
	ASSERT(dev && dev->prvt);
    7bac:	4605      	mov	r5, r0
    7bae:	b198      	cbz	r0, 7bd8 <_spi_m_async_set_baudrate+0x30>
    7bb0:	6800      	ldr	r0, [r0, #0]
    7bb2:	3000      	adds	r0, #0
    7bb4:	bf18      	it	ne
    7bb6:	2001      	movne	r0, #1
    7bb8:	f640 323b 	movw	r2, #2875	; 0xb3b
    7bbc:	4907      	ldr	r1, [pc, #28]	; (7bdc <_spi_m_async_set_baudrate+0x34>)
    7bbe:	4b08      	ldr	r3, [pc, #32]	; (7be0 <_spi_m_async_set_baudrate+0x38>)
    7bc0:	4798      	blx	r3
	return _spi_set_baudrate(dev->prvt, baud_val);
    7bc2:	682b      	ldr	r3, [r5, #0]
    7bc4:	69da      	ldr	r2, [r3, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    7bc6:	f012 0f01 	tst.w	r2, #1
	hri_sercomspi_write_BAUD_reg(hw, baud_val);
    7bca:	bf03      	ittte	eq
    7bcc:	b2e4      	uxtbeq	r4, r4
	((Sercom *)hw)->SPI.BAUD.reg = data;
    7bce:	731c      	strbeq	r4, [r3, #12]
	return ERR_NONE;
    7bd0:	2000      	moveq	r0, #0
		return ERR_BUSY;
    7bd2:	f06f 0003 	mvnne.w	r0, #3
}
    7bd6:	bd38      	pop	{r3, r4, r5, pc}
    7bd8:	2000      	movs	r0, #0
    7bda:	e7ed      	b.n	7bb8 <_spi_m_async_set_baudrate+0x10>
    7bdc:	0000dfd8 	.word	0x0000dfd8
    7be0:	00005de5 	.word	0x00005de5

00007be4 <_spi_m_async_enable_tx>:
{
    7be4:	b538      	push	{r3, r4, r5, lr}
    7be6:	460d      	mov	r5, r1
	void *hw = dev->prvt;
    7be8:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev && hw);
    7bea:	b160      	cbz	r0, 7c06 <_spi_m_async_enable_tx+0x22>
    7bec:	1c20      	adds	r0, r4, #0
    7bee:	bf18      	it	ne
    7bf0:	2001      	movne	r0, #1
    7bf2:	f640 32fe 	movw	r2, #3070	; 0xbfe
    7bf6:	4906      	ldr	r1, [pc, #24]	; (7c10 <_spi_m_async_enable_tx+0x2c>)
    7bf8:	4b06      	ldr	r3, [pc, #24]	; (7c14 <_spi_m_async_enable_tx+0x30>)
    7bfa:	4798      	blx	r3
	if (state) {
    7bfc:	b92d      	cbnz	r5, 7c0a <_spi_m_async_enable_tx+0x26>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
    7bfe:	2301      	movs	r3, #1
    7c00:	7523      	strb	r3, [r4, #20]
}
    7c02:	2000      	movs	r0, #0
    7c04:	bd38      	pop	{r3, r4, r5, pc}
    7c06:	2000      	movs	r0, #0
    7c08:	e7f3      	b.n	7bf2 <_spi_m_async_enable_tx+0xe>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
    7c0a:	2301      	movs	r3, #1
    7c0c:	75a3      	strb	r3, [r4, #22]
    7c0e:	e7f8      	b.n	7c02 <_spi_m_async_enable_tx+0x1e>
    7c10:	0000dfd8 	.word	0x0000dfd8
    7c14:	00005de5 	.word	0x00005de5

00007c18 <_spi_m_async_enable_rx>:
{
    7c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7c1a:	460f      	mov	r7, r1
	void *hw = dev->prvt;
    7c1c:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev);
    7c1e:	4e0c      	ldr	r6, [pc, #48]	; (7c50 <_spi_m_async_enable_rx+0x38>)
    7c20:	f640 4212 	movw	r2, #3090	; 0xc12
    7c24:	4631      	mov	r1, r6
    7c26:	3000      	adds	r0, #0
    7c28:	bf18      	it	ne
    7c2a:	2001      	movne	r0, #1
    7c2c:	4d09      	ldr	r5, [pc, #36]	; (7c54 <_spi_m_async_enable_rx+0x3c>)
    7c2e:	47a8      	blx	r5
	ASSERT(hw);
    7c30:	f640 4213 	movw	r2, #3091	; 0xc13
    7c34:	4631      	mov	r1, r6
    7c36:	1c20      	adds	r0, r4, #0
    7c38:	bf18      	it	ne
    7c3a:	2001      	movne	r0, #1
    7c3c:	47a8      	blx	r5
	if (state) {
    7c3e:	b91f      	cbnz	r7, 7c48 <_spi_m_async_enable_rx+0x30>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
    7c40:	2304      	movs	r3, #4
    7c42:	7523      	strb	r3, [r4, #20]
}
    7c44:	2000      	movs	r0, #0
    7c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
    7c48:	2304      	movs	r3, #4
    7c4a:	75a3      	strb	r3, [r4, #22]
    7c4c:	e7fa      	b.n	7c44 <_spi_m_async_enable_rx+0x2c>
    7c4e:	bf00      	nop
    7c50:	0000dfd8 	.word	0x0000dfd8
    7c54:	00005de5 	.word	0x00005de5

00007c58 <_spi_m_async_enable_tx_complete>:
{
    7c58:	b538      	push	{r3, r4, r5, lr}
    7c5a:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    7c5c:	4604      	mov	r4, r0
    7c5e:	b170      	cbz	r0, 7c7e <_spi_m_async_enable_tx_complete+0x26>
    7c60:	6800      	ldr	r0, [r0, #0]
    7c62:	3000      	adds	r0, #0
    7c64:	bf18      	it	ne
    7c66:	2001      	movne	r0, #1
    7c68:	f640 4225 	movw	r2, #3109	; 0xc25
    7c6c:	4907      	ldr	r1, [pc, #28]	; (7c8c <_spi_m_async_enable_tx_complete+0x34>)
    7c6e:	4b08      	ldr	r3, [pc, #32]	; (7c90 <_spi_m_async_enable_tx_complete+0x38>)
    7c70:	4798      	blx	r3
	if (state) {
    7c72:	b935      	cbnz	r5, 7c82 <_spi_m_async_enable_tx_complete+0x2a>
		hri_sercomspi_clear_INTEN_TXC_bit(dev->prvt);
    7c74:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
    7c76:	2202      	movs	r2, #2
    7c78:	751a      	strb	r2, [r3, #20]
}
    7c7a:	2000      	movs	r0, #0
    7c7c:	bd38      	pop	{r3, r4, r5, pc}
    7c7e:	2000      	movs	r0, #0
    7c80:	e7f2      	b.n	7c68 <_spi_m_async_enable_tx_complete+0x10>
		hri_sercomspi_set_INTEN_TXC_bit(dev->prvt);
    7c82:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
    7c84:	2202      	movs	r2, #2
    7c86:	759a      	strb	r2, [r3, #22]
    7c88:	e7f7      	b.n	7c7a <_spi_m_async_enable_tx_complete+0x22>
    7c8a:	bf00      	nop
    7c8c:	0000dfd8 	.word	0x0000dfd8
    7c90:	00005de5 	.word	0x00005de5

00007c94 <_spi_m_async_write_one>:
{
    7c94:	b538      	push	{r3, r4, r5, lr}
    7c96:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    7c98:	4604      	mov	r4, r0
    7c9a:	b160      	cbz	r0, 7cb6 <_spi_m_async_write_one+0x22>
    7c9c:	6800      	ldr	r0, [r0, #0]
    7c9e:	3000      	adds	r0, #0
    7ca0:	bf18      	it	ne
    7ca2:	2001      	movne	r0, #1
    7ca4:	f640 4237 	movw	r2, #3127	; 0xc37
    7ca8:	4904      	ldr	r1, [pc, #16]	; (7cbc <_spi_m_async_write_one+0x28>)
    7caa:	4b05      	ldr	r3, [pc, #20]	; (7cc0 <_spi_m_async_write_one+0x2c>)
    7cac:	4798      	blx	r3
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
    7cae:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.DATA.reg = data;
    7cb0:	629d      	str	r5, [r3, #40]	; 0x28
}
    7cb2:	2000      	movs	r0, #0
    7cb4:	bd38      	pop	{r3, r4, r5, pc}
    7cb6:	2000      	movs	r0, #0
    7cb8:	e7f4      	b.n	7ca4 <_spi_m_async_write_one+0x10>
    7cba:	bf00      	nop
    7cbc:	0000dfd8 	.word	0x0000dfd8
    7cc0:	00005de5 	.word	0x00005de5

00007cc4 <_spi_m_async_read_one>:
{
    7cc4:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    7cc6:	4604      	mov	r4, r0
    7cc8:	b160      	cbz	r0, 7ce4 <_spi_m_async_read_one+0x20>
    7cca:	6800      	ldr	r0, [r0, #0]
    7ccc:	3000      	adds	r0, #0
    7cce:	bf18      	it	ne
    7cd0:	2001      	movne	r0, #1
    7cd2:	f640 4252 	movw	r2, #3154	; 0xc52
    7cd6:	4904      	ldr	r1, [pc, #16]	; (7ce8 <_spi_m_async_read_one+0x24>)
    7cd8:	4b04      	ldr	r3, [pc, #16]	; (7cec <_spi_m_async_read_one+0x28>)
    7cda:	4798      	blx	r3
	return hri_sercomspi_read_DATA_reg(dev->prvt);
    7cdc:	6823      	ldr	r3, [r4, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
    7cde:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    7ce0:	b280      	uxth	r0, r0
    7ce2:	bd10      	pop	{r4, pc}
    7ce4:	2000      	movs	r0, #0
    7ce6:	e7f4      	b.n	7cd2 <_spi_m_async_read_one+0xe>
    7ce8:	0000dfd8 	.word	0x0000dfd8
    7cec:	00005de5 	.word	0x00005de5

00007cf0 <_spi_m_async_register_callback>:
{
    7cf0:	b570      	push	{r4, r5, r6, lr}
    7cf2:	460d      	mov	r5, r1
    7cf4:	4616      	mov	r6, r2
	ASSERT(dev && (cb_type < SPI_DEV_CB_N));
    7cf6:	4604      	mov	r4, r0
    7cf8:	b168      	cbz	r0, 7d16 <_spi_m_async_register_callback+0x26>
    7cfa:	2903      	cmp	r1, #3
    7cfc:	bf8c      	ite	hi
    7cfe:	2000      	movhi	r0, #0
    7d00:	2001      	movls	r0, #1
    7d02:	f640 426b 	movw	r2, #3179	; 0xc6b
    7d06:	4905      	ldr	r1, [pc, #20]	; (7d1c <_spi_m_async_register_callback+0x2c>)
    7d08:	4b05      	ldr	r3, [pc, #20]	; (7d20 <_spi_m_async_register_callback+0x30>)
    7d0a:	4798      	blx	r3
	p_ls[cb_type] = (func_t)func;
    7d0c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    7d10:	60a6      	str	r6, [r4, #8]
}
    7d12:	2000      	movs	r0, #0
    7d14:	bd70      	pop	{r4, r5, r6, pc}
    7d16:	2000      	movs	r0, #0
    7d18:	e7f3      	b.n	7d02 <_spi_m_async_register_callback+0x12>
    7d1a:	bf00      	nop
    7d1c:	0000dfd8 	.word	0x0000dfd8
    7d20:	00005de5 	.word	0x00005de5

00007d24 <_spi_m_async_set_irq_state>:
{
    7d24:	b570      	push	{r4, r5, r6, lr}
    7d26:	460c      	mov	r4, r1
    7d28:	4615      	mov	r5, r2
	ASSERT(device);
    7d2a:	4606      	mov	r6, r0
    7d2c:	f640 42ac 	movw	r2, #3244	; 0xcac
    7d30:	4908      	ldr	r1, [pc, #32]	; (7d54 <_spi_m_async_set_irq_state+0x30>)
    7d32:	3000      	adds	r0, #0
    7d34:	bf18      	it	ne
    7d36:	2001      	movne	r0, #1
    7d38:	4b07      	ldr	r3, [pc, #28]	; (7d58 <_spi_m_async_set_irq_state+0x34>)
    7d3a:	4798      	blx	r3
	if (SPI_DEV_CB_ERROR == type) {
    7d3c:	2c03      	cmp	r4, #3
    7d3e:	d000      	beq.n	7d42 <_spi_m_async_set_irq_state+0x1e>
    7d40:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
    7d42:	6833      	ldr	r3, [r6, #0]
	if (value == 0x0) {
    7d44:	b115      	cbz	r5, 7d4c <_spi_m_async_set_irq_state+0x28>
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
    7d46:	2280      	movs	r2, #128	; 0x80
    7d48:	759a      	strb	r2, [r3, #22]
}
    7d4a:	e7f9      	b.n	7d40 <_spi_m_async_set_irq_state+0x1c>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
    7d4c:	2280      	movs	r2, #128	; 0x80
    7d4e:	751a      	strb	r2, [r3, #20]
    7d50:	bd70      	pop	{r4, r5, r6, pc}
    7d52:	bf00      	nop
    7d54:	0000dfd8 	.word	0x0000dfd8
    7d58:	00005de5 	.word	0x00005de5

00007d5c <_spi_m_dma_init>:
	}
}

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
    7d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7d60:	4605      	mov	r5, r0
    7d62:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    7d64:	4608      	mov	r0, r1
    7d66:	4b52      	ldr	r3, [pc, #328]	; (7eb0 <_spi_m_dma_init+0x154>)
    7d68:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    7d6a:	2803      	cmp	r0, #3
    7d6c:	d00c      	beq.n	7d88 <_spi_m_dma_init+0x2c>
    7d6e:	2807      	cmp	r0, #7
    7d70:	bf08      	it	eq
    7d72:	2301      	moveq	r3, #1
    7d74:	d009      	beq.n	7d8a <_spi_m_dma_init+0x2e>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    7d76:	2d00      	cmp	r5, #0
    7d78:	f000 8086 	beq.w	7e88 <_spi_m_dma_init+0x12c>
    7d7c:	2c00      	cmp	r4, #0
    7d7e:	f040 808d 	bne.w	7e9c <_spi_m_dma_init+0x140>
	return NULL;
    7d82:	2600      	movs	r6, #0
	ASSERT(dev && hw);
    7d84:	2000      	movs	r0, #0
    7d86:	e009      	b.n	7d9c <_spi_m_dma_init+0x40>
		if (sercomspi_regs[i].n == n) {
    7d88:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    7d8a:	4e4a      	ldr	r6, [pc, #296]	; (7eb4 <_spi_m_dma_init+0x158>)
    7d8c:	eb06 1603 	add.w	r6, r6, r3, lsl #4
    7d90:	441e      	add	r6, r3
	ASSERT(dev && hw);
    7d92:	2d00      	cmp	r5, #0
    7d94:	d0f6      	beq.n	7d84 <_spi_m_dma_init+0x28>
    7d96:	2001      	movs	r0, #1
    7d98:	2c00      	cmp	r4, #0
    7d9a:	d0f3      	beq.n	7d84 <_spi_m_dma_init+0x28>
    7d9c:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    7da0:	4945      	ldr	r1, [pc, #276]	; (7eb8 <_spi_m_dma_init+0x15c>)
    7da2:	4b46      	ldr	r3, [pc, #280]	; (7ebc <_spi_m_dma_init+0x160>)
    7da4:	4798      	blx	r3

	if (regs == NULL) {
    7da6:	2e00      	cmp	r6, #0
    7da8:	d06a      	beq.n	7e80 <_spi_m_dma_init+0x124>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7daa:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    7dac:	f013 0f01 	tst.w	r3, #1
    7db0:	d11d      	bne.n	7dee <_spi_m_dma_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    7db2:	6833      	ldr	r3, [r6, #0]
    7db4:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7db8:	69e3      	ldr	r3, [r4, #28]
    7dba:	f013 0f03 	tst.w	r3, #3
    7dbe:	d1fb      	bne.n	7db8 <_spi_m_dma_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    7dc0:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    7dc2:	f013 0f02 	tst.w	r3, #2
    7dc6:	d00b      	beq.n	7de0 <_spi_m_dma_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    7dc8:	6823      	ldr	r3, [r4, #0]
    7dca:	f023 0302 	bic.w	r3, r3, #2
    7dce:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7dd0:	69e3      	ldr	r3, [r4, #28]
    7dd2:	f013 0f03 	tst.w	r3, #3
    7dd6:	d1fb      	bne.n	7dd0 <_spi_m_dma_init+0x74>
    7dd8:	69e3      	ldr	r3, [r4, #28]
    7dda:	f013 0f02 	tst.w	r3, #2
    7dde:	d1fb      	bne.n	7dd8 <_spi_m_dma_init+0x7c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    7de0:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7de4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7de6:	69e3      	ldr	r3, [r4, #28]
    7de8:	f013 0f03 	tst.w	r3, #3
    7dec:	d1fb      	bne.n	7de6 <_spi_m_dma_init+0x8a>
    7dee:	69e3      	ldr	r3, [r4, #28]
    7df0:	f013 0f01 	tst.w	r3, #1
    7df4:	d1fb      	bne.n	7dee <_spi_m_dma_init+0x92>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    7df6:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    7df8:	f44f 6217 	mov.w	r2, #2416	; 0x970
    7dfc:	492e      	ldr	r1, [pc, #184]	; (7eb8 <_spi_m_dma_init+0x15c>)
    7dfe:	1c20      	adds	r0, r4, #0
    7e00:	bf18      	it	ne
    7e02:	2001      	movne	r0, #1
    7e04:	4b2d      	ldr	r3, [pc, #180]	; (7ebc <_spi_m_dma_init+0x160>)
    7e06:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    7e08:	6833      	ldr	r3, [r6, #0]
	hri_sercomspi_write_CTRLA_reg(
    7e0a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    7e0e:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7e12:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7e14:	69e3      	ldr	r3, [r4, #28]
    7e16:	f013 0f03 	tst.w	r3, #3
    7e1a:	d1fb      	bne.n	7e14 <_spi_m_dma_init+0xb8>
	    (regs->ctrlb
    7e1c:	6873      	ldr	r3, [r6, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    7e1e:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    7e22:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    7e26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    7e2a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7e2c:	69e3      	ldr	r3, [r4, #28]
    7e2e:	f013 0f17 	tst.w	r3, #23
    7e32:	d1fb      	bne.n	7e2c <_spi_m_dma_init+0xd0>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    7e34:	7b33      	ldrb	r3, [r6, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    7e36:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    7e38:	7b73      	ldrb	r3, [r6, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    7e3a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30

	_spi_load_regs_master(hw, regs);

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_rx_dma_channel(hw));
    7e3e:	f105 0818 	add.w	r8, r5, #24
    7e42:	4620      	mov	r0, r4
    7e44:	4b1e      	ldr	r3, [pc, #120]	; (7ec0 <_spi_m_dma_init+0x164>)
    7e46:	4798      	blx	r3
    7e48:	4601      	mov	r1, r0
    7e4a:	4640      	mov	r0, r8
    7e4c:	4f1d      	ldr	r7, [pc, #116]	; (7ec4 <_spi_m_dma_init+0x168>)
    7e4e:	47b8      	blx	r7
	dev->resource->back                 = dev;
    7e50:	69ab      	ldr	r3, [r5, #24]
    7e52:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
    7e54:	69ab      	ldr	r3, [r5, #24]
    7e56:	4a1c      	ldr	r2, [pc, #112]	; (7ec8 <_spi_m_dma_init+0x16c>)
    7e58:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    7e5a:	69ab      	ldr	r3, [r5, #24]
    7e5c:	4e1b      	ldr	r6, [pc, #108]	; (7ecc <_spi_m_dma_init+0x170>)
    7e5e:	605e      	str	r6, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
    7e60:	4620      	mov	r0, r4
    7e62:	4b1b      	ldr	r3, [pc, #108]	; (7ed0 <_spi_m_dma_init+0x174>)
    7e64:	4798      	blx	r3
    7e66:	4601      	mov	r1, r0
    7e68:	4640      	mov	r0, r8
    7e6a:	47b8      	blx	r7
	dev->resource->back                 = dev;
    7e6c:	69ab      	ldr	r3, [r5, #24]
    7e6e:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
    7e70:	69ab      	ldr	r3, [r5, #24]
    7e72:	4a18      	ldr	r2, [pc, #96]	; (7ed4 <_spi_m_dma_init+0x178>)
    7e74:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    7e76:	69ab      	ldr	r3, [r5, #24]
    7e78:	605e      	str	r6, [r3, #4]

	return ERR_NONE;
    7e7a:	2000      	movs	r0, #0
    7e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_INVALID_ARG;
    7e80:	f06f 000c 	mvn.w	r0, #12
    7e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    7e88:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    7e8c:	490a      	ldr	r1, [pc, #40]	; (7eb8 <_spi_m_dma_init+0x15c>)
    7e8e:	2000      	movs	r0, #0
    7e90:	4b0a      	ldr	r3, [pc, #40]	; (7ebc <_spi_m_dma_init+0x160>)
    7e92:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7e94:	f06f 000c 	mvn.w	r0, #12
    7e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    7e9c:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    7ea0:	4905      	ldr	r1, [pc, #20]	; (7eb8 <_spi_m_dma_init+0x15c>)
    7ea2:	2001      	movs	r0, #1
    7ea4:	4b05      	ldr	r3, [pc, #20]	; (7ebc <_spi_m_dma_init+0x160>)
    7ea6:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7ea8:	f06f 000c 	mvn.w	r0, #12
    7eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7eb0:	00006c79 	.word	0x00006c79
    7eb4:	0000dfb4 	.word	0x0000dfb4
    7eb8:	0000dfd8 	.word	0x0000dfd8
    7ebc:	00005de5 	.word	0x00005de5
    7ec0:	00006e99 	.word	0x00006e99
    7ec4:	00006681 	.word	0x00006681
    7ec8:	00006ead 	.word	0x00006ead
    7ecc:	00006ec5 	.word	0x00006ec5
    7ed0:	00006e85 	.word	0x00006e85
    7ed4:	00006eb9 	.word	0x00006eb9

00007ed8 <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
    7ed8:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    7eda:	4604      	mov	r4, r0
    7edc:	b160      	cbz	r0, 7ef8 <_spi_m_dma_enable+0x20>
    7ede:	6800      	ldr	r0, [r0, #0]
    7ee0:	3000      	adds	r0, #0
    7ee2:	bf18      	it	ne
    7ee4:	2001      	movne	r0, #1
    7ee6:	f640 52c9 	movw	r2, #3529	; 0xdc9
    7eea:	4904      	ldr	r1, [pc, #16]	; (7efc <_spi_m_dma_enable+0x24>)
    7eec:	4b04      	ldr	r3, [pc, #16]	; (7f00 <_spi_m_dma_enable+0x28>)
    7eee:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    7ef0:	6820      	ldr	r0, [r4, #0]
    7ef2:	4b04      	ldr	r3, [pc, #16]	; (7f04 <_spi_m_dma_enable+0x2c>)
    7ef4:	4798      	blx	r3
}
    7ef6:	bd10      	pop	{r4, pc}
    7ef8:	2000      	movs	r0, #0
    7efa:	e7f4      	b.n	7ee6 <_spi_m_dma_enable+0xe>
    7efc:	0000dfd8 	.word	0x0000dfd8
    7f00:	00005de5 	.word	0x00005de5
    7f04:	00006da1 	.word	0x00006da1

00007f08 <_spi_m_dma_register_callback>:

	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
    7f08:	b570      	push	{r4, r5, r6, lr}
    7f0a:	4605      	mov	r5, r0
    7f0c:	4614      	mov	r4, r2
	switch (type) {
    7f0e:	2901      	cmp	r1, #1
    7f10:	d00e      	beq.n	7f30 <_spi_m_dma_register_callback+0x28>
    7f12:	b111      	cbz	r1, 7f1a <_spi_m_dma_register_callback+0x12>
    7f14:	2902      	cmp	r1, #2
    7f16:	d016      	beq.n	7f46 <_spi_m_dma_register_callback+0x3e>
    7f18:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
    7f1a:	606a      	str	r2, [r5, #4]
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    7f1c:	6800      	ldr	r0, [r0, #0]
    7f1e:	4b13      	ldr	r3, [pc, #76]	; (7f6c <_spi_m_dma_register_callback+0x64>)
    7f20:	4798      	blx	r3
    7f22:	1c22      	adds	r2, r4, #0
    7f24:	bf18      	it	ne
    7f26:	2201      	movne	r2, #1
    7f28:	2100      	movs	r1, #0
    7f2a:	4b11      	ldr	r3, [pc, #68]	; (7f70 <_spi_m_dma_register_callback+0x68>)
    7f2c:	4798      	blx	r3
		break;
    7f2e:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
    7f30:	60aa      	str	r2, [r5, #8]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    7f32:	6800      	ldr	r0, [r0, #0]
    7f34:	4b0f      	ldr	r3, [pc, #60]	; (7f74 <_spi_m_dma_register_callback+0x6c>)
    7f36:	4798      	blx	r3
    7f38:	1c22      	adds	r2, r4, #0
    7f3a:	bf18      	it	ne
    7f3c:	2201      	movne	r2, #1
    7f3e:	2100      	movs	r1, #0
    7f40:	4b0b      	ldr	r3, [pc, #44]	; (7f70 <_spi_m_dma_register_callback+0x68>)
    7f42:	4798      	blx	r3
		break;
    7f44:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_ERROR:
		dev->callbacks.error = func;
    7f46:	60ea      	str	r2, [r5, #12]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    7f48:	6800      	ldr	r0, [r0, #0]
    7f4a:	4b0a      	ldr	r3, [pc, #40]	; (7f74 <_spi_m_dma_register_callback+0x6c>)
    7f4c:	4798      	blx	r3
    7f4e:	3400      	adds	r4, #0
    7f50:	bf18      	it	ne
    7f52:	2401      	movne	r4, #1
    7f54:	4622      	mov	r2, r4
    7f56:	2101      	movs	r1, #1
    7f58:	4e05      	ldr	r6, [pc, #20]	; (7f70 <_spi_m_dma_register_callback+0x68>)
    7f5a:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    7f5c:	6828      	ldr	r0, [r5, #0]
    7f5e:	4b03      	ldr	r3, [pc, #12]	; (7f6c <_spi_m_dma_register_callback+0x64>)
    7f60:	4798      	blx	r3
    7f62:	4622      	mov	r2, r4
    7f64:	2101      	movs	r1, #1
    7f66:	47b0      	blx	r6
    7f68:	bd70      	pop	{r4, r5, r6, pc}
    7f6a:	bf00      	nop
    7f6c:	00006e85 	.word	0x00006e85
    7f70:	00006559 	.word	0x00006559
    7f74:	00006e99 	.word	0x00006e99

00007f78 <_spi_m_dma_transfer>:
	}
}

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
    7f78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7f7c:	4605      	mov	r5, r0
    7f7e:	4689      	mov	r9, r1
    7f80:	4617      	mov	r7, r2
    7f82:	4698      	mov	r8, r3
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
    7f84:	f8d0 b000 	ldr.w	fp, [r0]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    7f88:	4658      	mov	r0, fp
    7f8a:	4b46      	ldr	r3, [pc, #280]	; (80a4 <_spi_m_dma_transfer+0x12c>)
    7f8c:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    7f8e:	2803      	cmp	r0, #3
    7f90:	d053      	beq.n	803a <_spi_m_dma_transfer+0xc2>
    7f92:	2807      	cmp	r0, #7
    7f94:	bf08      	it	eq
    7f96:	2201      	moveq	r2, #1
    7f98:	d050      	beq.n	803c <_spi_m_dma_transfer+0xc4>
	return NULL;
    7f9a:	f04f 0a00 	mov.w	sl, #0
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
    7f9e:	4658      	mov	r0, fp
    7fa0:	4b41      	ldr	r3, [pc, #260]	; (80a8 <_spi_m_dma_transfer+0x130>)
    7fa2:	4798      	blx	r3
    7fa4:	4606      	mov	r6, r0
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);
    7fa6:	4658      	mov	r0, fp
    7fa8:	4b40      	ldr	r3, [pc, #256]	; (80ac <_spi_m_dma_transfer+0x134>)
    7faa:	4798      	blx	r3
    7fac:	4604      	mov	r4, r0

	if (rxbuf) {
    7fae:	2f00      	cmp	r7, #0
    7fb0:	d04b      	beq.n	804a <_spi_m_dma_transfer+0xd2>
	ASSERT(dev && dev->prvt);
    7fb2:	2d00      	cmp	r5, #0
    7fb4:	d047      	beq.n	8046 <_spi_m_dma_transfer+0xce>
    7fb6:	f11b 0000 	adds.w	r0, fp, #0
    7fba:	bf18      	it	ne
    7fbc:	2001      	movne	r0, #1
    7fbe:	f640 5213 	movw	r2, #3347	; 0xd13
    7fc2:	493b      	ldr	r1, [pc, #236]	; (80b0 <_spi_m_dma_transfer+0x138>)
    7fc4:	4b3b      	ldr	r3, [pc, #236]	; (80b4 <_spi_m_dma_transfer+0x13c>)
    7fc6:	4798      	blx	r3
	return _spi_sync_rx_enable(dev->prvt);
    7fc8:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7fca:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    7fcc:	f013 0f04 	tst.w	r3, #4
    7fd0:	d107      	bne.n	7fe2 <_spi_m_dma_transfer+0x6a>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
    7fd2:	6853      	ldr	r3, [r2, #4]
    7fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    7fd8:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7fda:	69d3      	ldr	r3, [r2, #28]
    7fdc:	f013 0f17 	tst.w	r3, #23
    7fe0:	d1fb      	bne.n	7fda <_spi_m_dma_transfer+0x62>
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    7fe2:	6829      	ldr	r1, [r5, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
    7fe4:	3128      	adds	r1, #40	; 0x28
    7fe6:	4630      	mov	r0, r6
    7fe8:	4b33      	ldr	r3, [pc, #204]	; (80b8 <_spi_m_dma_transfer+0x140>)
    7fea:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
    7fec:	4639      	mov	r1, r7
    7fee:	4630      	mov	r0, r6
    7ff0:	4b32      	ldr	r3, [pc, #200]	; (80bc <_spi_m_dma_transfer+0x144>)
    7ff2:	4798      	blx	r3
		_dma_set_data_amount(rx_ch, length);
    7ff4:	4641      	mov	r1, r8
    7ff6:	4630      	mov	r0, r6
    7ff8:	4b31      	ldr	r3, [pc, #196]	; (80c0 <_spi_m_dma_transfer+0x148>)
    7ffa:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
    7ffc:	2100      	movs	r1, #0
    7ffe:	4630      	mov	r0, r6
    8000:	4b30      	ldr	r3, [pc, #192]	; (80c4 <_spi_m_dma_transfer+0x14c>)
    8002:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
    8004:	f1b9 0f00 	cmp.w	r9, #0
    8008:	d039      	beq.n	807e <_spi_m_dma_transfer+0x106>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
    800a:	4649      	mov	r1, r9
    800c:	4620      	mov	r0, r4
    800e:	4b2a      	ldr	r3, [pc, #168]	; (80b8 <_spi_m_dma_transfer+0x140>)
    8010:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    8012:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    8014:	3128      	adds	r1, #40	; 0x28
    8016:	4620      	mov	r0, r4
    8018:	4b28      	ldr	r3, [pc, #160]	; (80bc <_spi_m_dma_transfer+0x144>)
    801a:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, true);
    801c:	2101      	movs	r1, #1
    801e:	4620      	mov	r0, r4
    8020:	4b29      	ldr	r3, [pc, #164]	; (80c8 <_spi_m_dma_transfer+0x150>)
    8022:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    8024:	4641      	mov	r1, r8
    8026:	4620      	mov	r0, r4
    8028:	4b25      	ldr	r3, [pc, #148]	; (80c0 <_spi_m_dma_transfer+0x148>)
    802a:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
		_dma_set_data_amount(tx_ch, length);
	}
	_dma_enable_transaction(tx_ch, false);
    802c:	2100      	movs	r1, #0
    802e:	4620      	mov	r0, r4
    8030:	4b24      	ldr	r3, [pc, #144]	; (80c4 <_spi_m_dma_transfer+0x14c>)
    8032:	4798      	blx	r3

	return ERR_NONE;
}
    8034:	2000      	movs	r0, #0
    8036:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sercomspi_regs[i].n == n) {
    803a:	2200      	movs	r2, #0
			return &sercomspi_regs[i];
    803c:	4b23      	ldr	r3, [pc, #140]	; (80cc <_spi_m_dma_transfer+0x154>)
    803e:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
    8042:	4492      	add	sl, r2
    8044:	e7ab      	b.n	7f9e <_spi_m_dma_transfer+0x26>
	ASSERT(dev && dev->prvt);
    8046:	2000      	movs	r0, #0
    8048:	e7b9      	b.n	7fbe <_spi_m_dma_transfer+0x46>
	ASSERT(dev && dev->prvt);
    804a:	b1b5      	cbz	r5, 807a <_spi_m_dma_transfer+0x102>
    804c:	f11b 0000 	adds.w	r0, fp, #0
    8050:	bf18      	it	ne
    8052:	2001      	movne	r0, #1
    8054:	f640 521a 	movw	r2, #3354	; 0xd1a
    8058:	4915      	ldr	r1, [pc, #84]	; (80b0 <_spi_m_dma_transfer+0x138>)
    805a:	4b16      	ldr	r3, [pc, #88]	; (80b4 <_spi_m_dma_transfer+0x13c>)
    805c:	4798      	blx	r3
	return _spi_sync_rx_disable(dev->prvt);
    805e:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    8060:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    8062:	f013 0f04 	tst.w	r3, #4
    8066:	d1cd      	bne.n	8004 <_spi_m_dma_transfer+0x8c>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
    8068:	6853      	ldr	r3, [r2, #4]
    806a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    806e:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    8070:	69d3      	ldr	r3, [r2, #28]
    8072:	f013 0f17 	tst.w	r3, #23
    8076:	d1fb      	bne.n	8070 <_spi_m_dma_transfer+0xf8>
    8078:	e7c4      	b.n	8004 <_spi_m_dma_transfer+0x8c>
	ASSERT(dev && dev->prvt);
    807a:	2000      	movs	r0, #0
    807c:	e7ea      	b.n	8054 <_spi_m_dma_transfer+0xdc>
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
    807e:	f10a 010e 	add.w	r1, sl, #14
    8082:	4620      	mov	r0, r4
    8084:	4b0c      	ldr	r3, [pc, #48]	; (80b8 <_spi_m_dma_transfer+0x140>)
    8086:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    8088:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    808a:	3128      	adds	r1, #40	; 0x28
    808c:	4620      	mov	r0, r4
    808e:	4b0b      	ldr	r3, [pc, #44]	; (80bc <_spi_m_dma_transfer+0x144>)
    8090:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, false);
    8092:	2100      	movs	r1, #0
    8094:	4620      	mov	r0, r4
    8096:	4b0c      	ldr	r3, [pc, #48]	; (80c8 <_spi_m_dma_transfer+0x150>)
    8098:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    809a:	4641      	mov	r1, r8
    809c:	4620      	mov	r0, r4
    809e:	4b08      	ldr	r3, [pc, #32]	; (80c0 <_spi_m_dma_transfer+0x148>)
    80a0:	4798      	blx	r3
    80a2:	e7c3      	b.n	802c <_spi_m_dma_transfer+0xb4>
    80a4:	00006c79 	.word	0x00006c79
    80a8:	00006e99 	.word	0x00006e99
    80ac:	00006e85 	.word	0x00006e85
    80b0:	0000dfd8 	.word	0x0000dfd8
    80b4:	00005de5 	.word	0x00005de5
    80b8:	000065bd 	.word	0x000065bd
    80bc:	000065ad 	.word	0x000065ad
    80c0:	000065e9 	.word	0x000065e9
    80c4:	00006641 	.word	0x00006641
    80c8:	000065cd 	.word	0x000065cd
    80cc:	0000dfb4 	.word	0x0000dfb4

000080d0 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    80d0:	4b03      	ldr	r3, [pc, #12]	; (80e0 <_delay_init+0x10>)
    80d2:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    80d6:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    80d8:	2205      	movs	r2, #5
    80da:	601a      	str	r2, [r3, #0]
    80dc:	4770      	bx	lr
    80de:	bf00      	nop
    80e0:	e000e010 	.word	0xe000e010

000080e4 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    80e4:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    80e6:	b303      	cbz	r3, 812a <_delay_cycles+0x46>
{
    80e8:	b430      	push	{r4, r5}
    80ea:	1e5d      	subs	r5, r3, #1
    80ec:	b2ed      	uxtb	r5, r5
	while (n--) {
    80ee:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    80f0:	4a12      	ldr	r2, [pc, #72]	; (813c <_delay_cycles+0x58>)
    80f2:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    80f6:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    80f8:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    80fa:	6813      	ldr	r3, [r2, #0]
    80fc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    8100:	d0fb      	beq.n	80fa <_delay_cycles+0x16>
	while (n--) {
    8102:	3801      	subs	r0, #1
    8104:	b2c0      	uxtb	r0, r0
    8106:	28ff      	cmp	r0, #255	; 0xff
    8108:	d1f5      	bne.n	80f6 <_delay_cycles+0x12>
    810a:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    810e:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    8112:	3101      	adds	r1, #1
    8114:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    8116:	4b09      	ldr	r3, [pc, #36]	; (813c <_delay_cycles+0x58>)
    8118:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    811a:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    811c:	461a      	mov	r2, r3
    811e:	6813      	ldr	r3, [r2, #0]
    8120:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    8124:	d0fb      	beq.n	811e <_delay_cycles+0x3a>
		;
}
    8126:	bc30      	pop	{r4, r5}
    8128:	4770      	bx	lr
	SysTick->LOAD = buf;
    812a:	4b04      	ldr	r3, [pc, #16]	; (813c <_delay_cycles+0x58>)
    812c:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    812e:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    8130:	461a      	mov	r2, r3
    8132:	6813      	ldr	r3, [r2, #0]
    8134:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    8138:	d0fb      	beq.n	8132 <_delay_cycles+0x4e>
    813a:	4770      	bx	lr
    813c:	e000e010 	.word	0xe000e010

00008140 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    8140:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    8142:	6813      	ldr	r3, [r2, #0]
    8144:	f043 0302 	orr.w	r3, r3, #2
    8148:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    814a:	6913      	ldr	r3, [r2, #16]
    814c:	f013 0f03 	tst.w	r3, #3
    8150:	d1fb      	bne.n	814a <_tc_timer_start+0xa>
}
    8152:	4770      	bx	lr

00008154 <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    8154:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    8156:	6813      	ldr	r3, [r2, #0]
    8158:	f023 0302 	bic.w	r3, r3, #2
    815c:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    815e:	6913      	ldr	r3, [r2, #16]
    8160:	f013 0f03 	tst.w	r3, #3
    8164:	d1fb      	bne.n	815e <_tc_timer_stop+0xa>
}
    8166:	4770      	bx	lr

00008168 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    8168:	68c3      	ldr	r3, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    816a:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    816c:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    8170:	2a02      	cmp	r2, #2
    8172:	d00a      	beq.n	818a <_tc_timer_set_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    8174:	681a      	ldr	r2, [r3, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    8176:	f012 0f0c 	tst.w	r2, #12
    817a:	d10c      	bne.n	8196 <_tc_timer_set_period+0x2e>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    817c:	b289      	uxth	r1, r1
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    817e:	8399      	strh	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8180:	691a      	ldr	r2, [r3, #16]
    8182:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    8186:	d1fb      	bne.n	8180 <_tc_timer_set_period+0x18>
    8188:	4770      	bx	lr
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    818a:	61d9      	str	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    818c:	691a      	ldr	r2, [r3, #16]
    818e:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    8192:	d1fb      	bne.n	818c <_tc_timer_set_period+0x24>
    8194:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    8196:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    8198:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    819c:	2a01      	cmp	r2, #1
    819e:	d000      	beq.n	81a2 <_tc_timer_set_period+0x3a>
    81a0:	4770      	bx	lr
		hri_tccount8_write_PER_reg(hw, clock_cycles);
    81a2:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
    81a4:	76d9      	strb	r1, [r3, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    81a6:	691a      	ldr	r2, [r3, #16]
    81a8:	f012 0f20 	tst.w	r2, #32
    81ac:	d1fb      	bne.n	81a6 <_tc_timer_set_period+0x3e>
    81ae:	e7f7      	b.n	81a0 <_tc_timer_set_period+0x38>

000081b0 <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    81b0:	68c3      	ldr	r3, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    81b2:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    81b4:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    81b8:	2a02      	cmp	r2, #2
    81ba:	d00a      	beq.n	81d2 <_tc_timer_get_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    81bc:	681a      	ldr	r2, [r3, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    81be:	f012 0f0c 	tst.w	r2, #12
    81c2:	d10c      	bne.n	81de <_tc_timer_get_period+0x2e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    81c4:	691a      	ldr	r2, [r3, #16]
    81c6:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    81ca:	d1fb      	bne.n	81c4 <_tc_timer_get_period+0x14>
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    81cc:	8b98      	ldrh	r0, [r3, #28]
    81ce:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    81d0:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    81d2:	691a      	ldr	r2, [r3, #16]
    81d4:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    81d8:	d1fb      	bne.n	81d2 <_tc_timer_get_period+0x22>
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    81da:	69d8      	ldr	r0, [r3, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    81dc:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    81de:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    81e0:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    81e4:	2a01      	cmp	r2, #1
    81e6:	d001      	beq.n	81ec <_tc_timer_get_period+0x3c>
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
    81e8:	2000      	movs	r0, #0
}
    81ea:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    81ec:	691a      	ldr	r2, [r3, #16]
    81ee:	f012 0f20 	tst.w	r2, #32
    81f2:	d1fb      	bne.n	81ec <_tc_timer_get_period+0x3c>
	return ((Tc *)hw)->COUNT8.PER.reg;
    81f4:	7ed8      	ldrb	r0, [r3, #27]
    81f6:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
    81f8:	4770      	bx	lr

000081fa <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    81fa:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    81fc:	6913      	ldr	r3, [r2, #16]
    81fe:	f013 0f03 	tst.w	r3, #3
    8202:	d1fb      	bne.n	81fc <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    8204:	6810      	ldr	r0, [r2, #0]
}
    8206:	f3c0 0040 	ubfx	r0, r0, #1, #1
    820a:	4770      	bx	lr

0000820c <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    820c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    820e:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    8210:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    8212:	f012 0f01 	tst.w	r2, #1
    8216:	d100      	bne.n	821a <tc_interrupt_handler+0xe>
    8218:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    821a:	2201      	movs	r2, #1
    821c:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    821e:	6803      	ldr	r3, [r0, #0]
    8220:	4798      	blx	r3
	}
}
    8222:	e7f9      	b.n	8218 <tc_interrupt_handler+0xc>

00008224 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    8224:	b570      	push	{r4, r5, r6, lr}
    8226:	b088      	sub	sp, #32
    8228:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    822a:	466c      	mov	r4, sp
    822c:	4d19      	ldr	r5, [pc, #100]	; (8294 <get_tc_index+0x70>)
    822e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    8230:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    8232:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    8236:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    823a:	9b00      	ldr	r3, [sp, #0]
    823c:	42b3      	cmp	r3, r6
    823e:	d00c      	beq.n	825a <get_tc_index+0x36>
    8240:	4630      	mov	r0, r6
    8242:	aa01      	add	r2, sp, #4
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    8244:	2301      	movs	r3, #1
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    8246:	f852 1b04 	ldr.w	r1, [r2], #4
    824a:	4281      	cmp	r1, r0
    824c:	d006      	beq.n	825c <get_tc_index+0x38>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    824e:	3301      	adds	r3, #1
    8250:	2b08      	cmp	r3, #8
    8252:	d1f8      	bne.n	8246 <get_tc_index+0x22>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    8254:	2000      	movs	r0, #0
			return i;
    8256:	b240      	sxtb	r0, r0
    8258:	e013      	b.n	8282 <get_tc_index+0x5e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    825a:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    825c:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    8260:	d015      	beq.n	828e <get_tc_index+0x6a>
    8262:	2b01      	cmp	r3, #1
    8264:	d00f      	beq.n	8286 <get_tc_index+0x62>
    8266:	2b02      	cmp	r3, #2
    8268:	d00f      	beq.n	828a <get_tc_index+0x66>
    826a:	2b03      	cmp	r3, #3
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    826c:	bf08      	it	eq
    826e:	2003      	moveq	r0, #3
		if (_tcs[i].number == index) {
    8270:	d0f1      	beq.n	8256 <get_tc_index+0x32>
	ASSERT(false);
    8272:	f240 1267 	movw	r2, #359	; 0x167
    8276:	4908      	ldr	r1, [pc, #32]	; (8298 <get_tc_index+0x74>)
    8278:	2000      	movs	r0, #0
    827a:	4b08      	ldr	r3, [pc, #32]	; (829c <get_tc_index+0x78>)
    827c:	4798      	blx	r3
	return -1;
    827e:	f04f 30ff 	mov.w	r0, #4294967295
}
    8282:	b008      	add	sp, #32
    8284:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    8286:	2001      	movs	r0, #1
    8288:	e7e5      	b.n	8256 <get_tc_index+0x32>
    828a:	2002      	movs	r0, #2
    828c:	e7e3      	b.n	8256 <get_tc_index+0x32>
    828e:	2000      	movs	r0, #0
    8290:	e7e1      	b.n	8256 <get_tc_index+0x32>
    8292:	bf00      	nop
    8294:	0000dff4 	.word	0x0000dff4
    8298:	0000e064 	.word	0x0000e064
    829c:	00005de5 	.word	0x00005de5

000082a0 <_tc_timer_init>:
{
    82a0:	b570      	push	{r4, r5, r6, lr}
    82a2:	4606      	mov	r6, r0
    82a4:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    82a6:	4608      	mov	r0, r1
    82a8:	4b71      	ldr	r3, [pc, #452]	; (8470 <_tc_timer_init+0x1d0>)
    82aa:	4798      	blx	r3
    82ac:	4605      	mov	r5, r0
	device->hw = hw;
    82ae:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    82b0:	22a0      	movs	r2, #160	; 0xa0
    82b2:	4970      	ldr	r1, [pc, #448]	; (8474 <_tc_timer_init+0x1d4>)
    82b4:	2001      	movs	r0, #1
    82b6:	4b70      	ldr	r3, [pc, #448]	; (8478 <_tc_timer_init+0x1d8>)
    82b8:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    82ba:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    82bc:	f013 0f01 	tst.w	r3, #1
    82c0:	d119      	bne.n	82f6 <_tc_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    82c2:	6923      	ldr	r3, [r4, #16]
    82c4:	f013 0f03 	tst.w	r3, #3
    82c8:	d1fb      	bne.n	82c2 <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    82ca:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    82cc:	f013 0f02 	tst.w	r3, #2
    82d0:	d00b      	beq.n	82ea <_tc_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    82d2:	6823      	ldr	r3, [r4, #0]
    82d4:	f023 0302 	bic.w	r3, r3, #2
    82d8:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    82da:	6923      	ldr	r3, [r4, #16]
    82dc:	f013 0f03 	tst.w	r3, #3
    82e0:	d1fb      	bne.n	82da <_tc_timer_init+0x3a>
    82e2:	6923      	ldr	r3, [r4, #16]
    82e4:	f013 0f02 	tst.w	r3, #2
    82e8:	d1fb      	bne.n	82e2 <_tc_timer_init+0x42>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    82ea:	2301      	movs	r3, #1
    82ec:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    82ee:	6923      	ldr	r3, [r4, #16]
    82f0:	f013 0f03 	tst.w	r3, #3
    82f4:	d1fb      	bne.n	82ee <_tc_timer_init+0x4e>
    82f6:	6923      	ldr	r3, [r4, #16]
    82f8:	f013 0f01 	tst.w	r3, #1
    82fc:	d1fb      	bne.n	82f6 <_tc_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    82fe:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8302:	4a5e      	ldr	r2, [pc, #376]	; (847c <_tc_timer_init+0x1dc>)
    8304:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8308:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    830a:	6022      	str	r2, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    830c:	6923      	ldr	r3, [r4, #16]
    830e:	f013 0f03 	tst.w	r3, #3
    8312:	d1fb      	bne.n	830c <_tc_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    8314:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8318:	4958      	ldr	r1, [pc, #352]	; (847c <_tc_timer_init+0x1dc>)
    831a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    831e:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    8322:	73e1      	strb	r1, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    8324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    8326:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    8328:	2301      	movs	r3, #1
    832a:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    832c:	f002 020c 	and.w	r2, r2, #12
    8330:	2a08      	cmp	r2, #8
    8332:	d056      	beq.n	83e2 <_tc_timer_init+0x142>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    8334:	2a00      	cmp	r2, #0
    8336:	d16b      	bne.n	8410 <_tc_timer_init+0x170>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    8338:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    833c:	4a4f      	ldr	r2, [pc, #316]	; (847c <_tc_timer_init+0x1dc>)
    833e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8342:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    8344:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8346:	6923      	ldr	r3, [r4, #16]
    8348:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    834c:	d1fb      	bne.n	8346 <_tc_timer_init+0xa6>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    834e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8352:	4a4a      	ldr	r2, [pc, #296]	; (847c <_tc_timer_init+0x1dc>)
    8354:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8358:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    835a:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    835c:	6923      	ldr	r3, [r4, #16]
    835e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    8362:	d1fb      	bne.n	835c <_tc_timer_init+0xbc>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    8364:	2301      	movs	r3, #1
    8366:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
    8368:	4b45      	ldr	r3, [pc, #276]	; (8480 <_tc_timer_init+0x1e0>)
    836a:	429c      	cmp	r4, r3
    836c:	d077      	beq.n	845e <_tc_timer_init+0x1be>
	if (hw == TC1) {
    836e:	4b45      	ldr	r3, [pc, #276]	; (8484 <_tc_timer_init+0x1e4>)
    8370:	429c      	cmp	r4, r3
    8372:	d077      	beq.n	8464 <_tc_timer_init+0x1c4>
	if (hw == TC2) {
    8374:	4b44      	ldr	r3, [pc, #272]	; (8488 <_tc_timer_init+0x1e8>)
    8376:	429c      	cmp	r4, r3
    8378:	d077      	beq.n	846a <_tc_timer_init+0x1ca>
	if (hw == TC3) {
    837a:	4b44      	ldr	r3, [pc, #272]	; (848c <_tc_timer_init+0x1ec>)
    837c:	429c      	cmp	r4, r3
		_tc3_dev = (struct _timer_device *)dev;
    837e:	bf04      	itt	eq
    8380:	4b43      	ldreq	r3, [pc, #268]	; (8490 <_tc_timer_init+0x1f0>)
    8382:	60de      	streq	r6, [r3, #12]
	NVIC_DisableIRQ(_tcs[i].irq);
    8384:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8388:	4a3c      	ldr	r2, [pc, #240]	; (847c <_tc_timer_init+0x1dc>)
    838a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    838e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    8392:	2b00      	cmp	r3, #0
    8394:	db23      	blt.n	83de <_tc_timer_init+0x13e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8396:	095a      	lsrs	r2, r3, #5
    8398:	f003 031f 	and.w	r3, r3, #31
    839c:	2101      	movs	r1, #1
    839e:	fa01 f303 	lsl.w	r3, r1, r3
    83a2:	3220      	adds	r2, #32
    83a4:	493b      	ldr	r1, [pc, #236]	; (8494 <_tc_timer_init+0x1f4>)
    83a6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    83aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    83ae:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    83b2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    83b6:	4b31      	ldr	r3, [pc, #196]	; (847c <_tc_timer_init+0x1dc>)
    83b8:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    83bc:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    83c0:	2b00      	cmp	r3, #0
    83c2:	db0c      	blt.n	83de <_tc_timer_init+0x13e>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    83c4:	0959      	lsrs	r1, r3, #5
    83c6:	f003 031f 	and.w	r3, r3, #31
    83ca:	2201      	movs	r2, #1
    83cc:	fa02 f303 	lsl.w	r3, r2, r3
    83d0:	4a30      	ldr	r2, [pc, #192]	; (8494 <_tc_timer_init+0x1f4>)
    83d2:	f101 0060 	add.w	r0, r1, #96	; 0x60
    83d6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    83da:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    83de:	2000      	movs	r0, #0
    83e0:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    83e2:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    83e6:	4a25      	ldr	r2, [pc, #148]	; (847c <_tc_timer_init+0x1dc>)
    83e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    83ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    83ee:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    83f0:	6923      	ldr	r3, [r4, #16]
    83f2:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    83f6:	d1fb      	bne.n	83f0 <_tc_timer_init+0x150>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    83f8:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    83fc:	4a1f      	ldr	r2, [pc, #124]	; (847c <_tc_timer_init+0x1dc>)
    83fe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    8404:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8406:	6923      	ldr	r3, [r4, #16]
    8408:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    840c:	d1fb      	bne.n	8406 <_tc_timer_init+0x166>
    840e:	e7a9      	b.n	8364 <_tc_timer_init+0xc4>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    8410:	2a04      	cmp	r2, #4
    8412:	d1a7      	bne.n	8364 <_tc_timer_init+0xc4>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    8414:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8418:	4a18      	ldr	r2, [pc, #96]	; (847c <_tc_timer_init+0x1dc>)
    841a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    841e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    8422:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8424:	6923      	ldr	r3, [r4, #16]
    8426:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    842a:	d1fb      	bne.n	8424 <_tc_timer_init+0x184>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    842c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8430:	4a12      	ldr	r2, [pc, #72]	; (847c <_tc_timer_init+0x1dc>)
    8432:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8436:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    843a:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    843c:	6923      	ldr	r3, [r4, #16]
    843e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    8442:	d1fb      	bne.n	843c <_tc_timer_init+0x19c>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    8444:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8448:	4a0c      	ldr	r2, [pc, #48]	; (847c <_tc_timer_init+0x1dc>)
    844a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    844e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
    8452:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8454:	6923      	ldr	r3, [r4, #16]
    8456:	f013 0f20 	tst.w	r3, #32
    845a:	d1fb      	bne.n	8454 <_tc_timer_init+0x1b4>
    845c:	e782      	b.n	8364 <_tc_timer_init+0xc4>
		_tc0_dev = (struct _timer_device *)dev;
    845e:	4b0c      	ldr	r3, [pc, #48]	; (8490 <_tc_timer_init+0x1f0>)
    8460:	601e      	str	r6, [r3, #0]
    8462:	e78a      	b.n	837a <_tc_timer_init+0xda>
		_tc1_dev = (struct _timer_device *)dev;
    8464:	4b0a      	ldr	r3, [pc, #40]	; (8490 <_tc_timer_init+0x1f0>)
    8466:	605e      	str	r6, [r3, #4]
    8468:	e78c      	b.n	8384 <_tc_timer_init+0xe4>
		_tc2_dev = (struct _timer_device *)dev;
    846a:	4b09      	ldr	r3, [pc, #36]	; (8490 <_tc_timer_init+0x1f0>)
    846c:	609e      	str	r6, [r3, #8]
    846e:	e789      	b.n	8384 <_tc_timer_init+0xe4>
    8470:	00008225 	.word	0x00008225
    8474:	0000e064 	.word	0x0000e064
    8478:	00005de5 	.word	0x00005de5
    847c:	0000dff4 	.word	0x0000dff4
    8480:	40003800 	.word	0x40003800
    8484:	40003c00 	.word	0x40003c00
    8488:	4101a000 	.word	0x4101a000
    848c:	4101c000 	.word	0x4101c000
    8490:	20000998 	.word	0x20000998
    8494:	e000e100 	.word	0xe000e100

00008498 <_tc_timer_deinit>:
{
    8498:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    849a:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    849c:	4620      	mov	r0, r4
    849e:	4b18      	ldr	r3, [pc, #96]	; (8500 <_tc_timer_deinit+0x68>)
    84a0:	4798      	blx	r3
    84a2:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    84a4:	22cd      	movs	r2, #205	; 0xcd
    84a6:	4917      	ldr	r1, [pc, #92]	; (8504 <_tc_timer_deinit+0x6c>)
    84a8:	2001      	movs	r0, #1
    84aa:	4b17      	ldr	r3, [pc, #92]	; (8508 <_tc_timer_deinit+0x70>)
    84ac:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    84ae:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    84b2:	4b16      	ldr	r3, [pc, #88]	; (850c <_tc_timer_deinit+0x74>)
    84b4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    84b8:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    84bc:	2b00      	cmp	r3, #0
    84be:	db0d      	blt.n	84dc <_tc_timer_deinit+0x44>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    84c0:	095a      	lsrs	r2, r3, #5
    84c2:	f003 031f 	and.w	r3, r3, #31
    84c6:	2101      	movs	r1, #1
    84c8:	fa01 f303 	lsl.w	r3, r1, r3
    84cc:	3220      	adds	r2, #32
    84ce:	4910      	ldr	r1, [pc, #64]	; (8510 <_tc_timer_deinit+0x78>)
    84d0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    84d4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    84d8:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    84dc:	6823      	ldr	r3, [r4, #0]
    84de:	f023 0302 	bic.w	r3, r3, #2
    84e2:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    84e4:	6923      	ldr	r3, [r4, #16]
    84e6:	f013 0f03 	tst.w	r3, #3
    84ea:	d1fb      	bne.n	84e4 <_tc_timer_deinit+0x4c>
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
    84ec:	6823      	ldr	r3, [r4, #0]
    84ee:	f043 0301 	orr.w	r3, r3, #1
    84f2:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    84f4:	6923      	ldr	r3, [r4, #16]
    84f6:	f013 0f01 	tst.w	r3, #1
    84fa:	d1fb      	bne.n	84f4 <_tc_timer_deinit+0x5c>
}
    84fc:	bd38      	pop	{r3, r4, r5, pc}
    84fe:	bf00      	nop
    8500:	00008225 	.word	0x00008225
    8504:	0000e064 	.word	0x0000e064
    8508:	00005de5 	.word	0x00005de5
    850c:	0000dff4 	.word	0x0000dff4
    8510:	e000e100 	.word	0xe000e100

00008514 <_tc_timer_set_irq>:
{
    8514:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    8516:	68c0      	ldr	r0, [r0, #12]
    8518:	4b09      	ldr	r3, [pc, #36]	; (8540 <_tc_timer_set_irq+0x2c>)
    851a:	4798      	blx	r3
    851c:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    851e:	f44f 7291 	mov.w	r2, #290	; 0x122
    8522:	4908      	ldr	r1, [pc, #32]	; (8544 <_tc_timer_set_irq+0x30>)
    8524:	2001      	movs	r0, #1
    8526:	4b08      	ldr	r3, [pc, #32]	; (8548 <_tc_timer_set_irq+0x34>)
    8528:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    852a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    852e:	4b07      	ldr	r3, [pc, #28]	; (854c <_tc_timer_set_irq+0x38>)
    8530:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    8534:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
    8538:	4b05      	ldr	r3, [pc, #20]	; (8550 <_tc_timer_set_irq+0x3c>)
    853a:	4798      	blx	r3
    853c:	bd10      	pop	{r4, pc}
    853e:	bf00      	nop
    8540:	00008225 	.word	0x00008225
    8544:	0000e064 	.word	0x0000e064
    8548:	00005de5 	.word	0x00005de5
    854c:	0000dff4 	.word	0x0000dff4
    8550:	00006379 	.word	0x00006379

00008554 <_tc_get_timer>:
}
    8554:	4800      	ldr	r0, [pc, #0]	; (8558 <_tc_get_timer+0x4>)
    8556:	4770      	bx	lr
    8558:	20000378 	.word	0x20000378

0000855c <TC0_Handler>:
{
    855c:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    855e:	4b02      	ldr	r3, [pc, #8]	; (8568 <TC0_Handler+0xc>)
    8560:	6818      	ldr	r0, [r3, #0]
    8562:	4b02      	ldr	r3, [pc, #8]	; (856c <TC0_Handler+0x10>)
    8564:	4798      	blx	r3
    8566:	bd08      	pop	{r3, pc}
    8568:	20000998 	.word	0x20000998
    856c:	0000820d 	.word	0x0000820d

00008570 <TC1_Handler>:
{
    8570:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
    8572:	4b02      	ldr	r3, [pc, #8]	; (857c <TC1_Handler+0xc>)
    8574:	6858      	ldr	r0, [r3, #4]
    8576:	4b02      	ldr	r3, [pc, #8]	; (8580 <TC1_Handler+0x10>)
    8578:	4798      	blx	r3
    857a:	bd08      	pop	{r3, pc}
    857c:	20000998 	.word	0x20000998
    8580:	0000820d 	.word	0x0000820d

00008584 <TC2_Handler>:
{
    8584:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc2_dev);
    8586:	4b02      	ldr	r3, [pc, #8]	; (8590 <TC2_Handler+0xc>)
    8588:	6898      	ldr	r0, [r3, #8]
    858a:	4b02      	ldr	r3, [pc, #8]	; (8594 <TC2_Handler+0x10>)
    858c:	4798      	blx	r3
    858e:	bd08      	pop	{r3, pc}
    8590:	20000998 	.word	0x20000998
    8594:	0000820d 	.word	0x0000820d

00008598 <TC3_Handler>:
{
    8598:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    859a:	4b02      	ldr	r3, [pc, #8]	; (85a4 <TC3_Handler+0xc>)
    859c:	68d8      	ldr	r0, [r3, #12]
    859e:	4b02      	ldr	r3, [pc, #8]	; (85a8 <TC3_Handler+0x10>)
    85a0:	4798      	blx	r3
    85a2:	bd08      	pop	{r3, pc}
    85a4:	20000998 	.word	0x20000998
    85a8:	0000820d 	.word	0x0000820d

000085ac <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    85ac:	2000      	movs	r0, #0
    85ae:	4770      	bx	lr

000085b0 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    85b0:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    85b2:	7c83      	ldrb	r3, [r0, #18]
    85b4:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    85b8:	7cc2      	ldrb	r2, [r0, #19]

	if (!is_ctrl) {
    85ba:	f002 0107 	and.w	r1, r2, #7
    85be:	2901      	cmp	r1, #1
    85c0:	d00b      	beq.n	85da <_usb_d_dev_handle_setup+0x2a>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    85c2:	015a      	lsls	r2, r3, #5
    85c4:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    85c8:	2110      	movs	r1, #16
    85ca:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    85ce:	015b      	lsls	r3, r3, #5
    85d0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    85d4:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    85d8:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    85da:	f012 0f40 	tst.w	r2, #64	; 0x40
    85de:	d00c      	beq.n	85fa <_usb_d_dev_handle_setup+0x4a>
		ept->flags.bits.is_busy = 0;
    85e0:	7cc2      	ldrb	r2, [r0, #19]
    85e2:	f36f 1286 	bfc	r2, #6, #1
    85e6:	74c2      	strb	r2, [r0, #19]
    85e8:	015a      	lsls	r2, r3, #5
    85ea:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    85ee:	2180      	movs	r1, #128	; 0x80
    85f0:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    85f4:	2140      	movs	r1, #64	; 0x40
    85f6:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    85fa:	7cc2      	ldrb	r2, [r0, #19]
    85fc:	f36f 02c3 	bfc	r2, #3, #1
    8600:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    8602:	490a      	ldr	r1, [pc, #40]	; (862c <_usb_d_dev_handle_setup+0x7c>)
    8604:	015a      	lsls	r2, r3, #5
    8606:	188c      	adds	r4, r1, r2
    8608:	2500      	movs	r5, #0
    860a:	72a5      	strb	r5, [r4, #10]
    860c:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    860e:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    8612:	246f      	movs	r4, #111	; 0x6f
    8614:	f883 4107 	strb.w	r4, [r3, #263]	; 0x107
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8618:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    861c:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    8620:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
    8624:	7c80      	ldrb	r0, [r0, #18]
    8626:	4798      	blx	r3
    8628:	bd38      	pop	{r3, r4, r5, pc}
    862a:	bf00      	nop
    862c:	200009a8 	.word	0x200009a8

00008630 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    8630:	b508      	push	{r3, lr}
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    8632:	2320      	movs	r3, #32
    8634:	fa03 f101 	lsl.w	r1, r3, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    8638:	b2c9      	uxtb	r1, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    863a:	7c83      	ldrb	r3, [r0, #18]
    863c:	f003 030f 	and.w	r3, r3, #15
    8640:	015b      	lsls	r3, r3, #5
    8642:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8646:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    864a:	4b04      	ldr	r3, [pc, #16]	; (865c <_usb_d_dev_handle_stall+0x2c>)
    864c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    8650:	6882      	ldr	r2, [r0, #8]
    8652:	2101      	movs	r1, #1
    8654:	7c80      	ldrb	r0, [r0, #18]
    8656:	4798      	blx	r3
    8658:	bd08      	pop	{r3, pc}
    865a:	bf00      	nop
    865c:	200009a8 	.word	0x200009a8

00008660 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    8660:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    8662:	7c84      	ldrb	r4, [r0, #18]
    8664:	2cff      	cmp	r4, #255	; 0xff
    8666:	d003      	beq.n	8670 <_usb_d_dev_trans_done+0x10>
    8668:	7cc3      	ldrb	r3, [r0, #19]
    866a:	f013 0f40 	tst.w	r3, #64	; 0x40
    866e:	d100      	bne.n	8672 <_usb_d_dev_trans_done+0x12>
    8670:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    8672:	7cc2      	ldrb	r2, [r0, #19]
    8674:	f36f 1286 	bfc	r2, #6, #1
    8678:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    867a:	4a03      	ldr	r2, [pc, #12]	; (8688 <_usb_d_dev_trans_done+0x28>)
    867c:	f8d2 50d0 	ldr.w	r5, [r2, #208]	; 0xd0
    8680:	6882      	ldr	r2, [r0, #8]
    8682:	4620      	mov	r0, r4
    8684:	47a8      	blx	r5
    8686:	e7f3      	b.n	8670 <_usb_d_dev_trans_done+0x10>
    8688:	200009a8 	.word	0x200009a8

0000868c <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    868c:	b530      	push	{r4, r5, lr}
    868e:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    8690:	7c83      	ldrb	r3, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    8692:	2425      	movs	r4, #37	; 0x25
    8694:	f88d 4004 	strb.w	r4, [sp, #4]
    8698:	244a      	movs	r4, #74	; 0x4a
    869a:	f88d 4005 	strb.w	r4, [sp, #5]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    869e:	2bff      	cmp	r3, #255	; 0xff
    86a0:	d01e      	beq.n	86e0 <_usb_d_dev_trans_stop+0x54>
    86a2:	7cc4      	ldrb	r4, [r0, #19]
    86a4:	f014 0f40 	tst.w	r4, #64	; 0x40
    86a8:	d01a      	beq.n	86e0 <_usb_d_dev_trans_stop+0x54>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    86aa:	f003 040f 	and.w	r4, r3, #15
		return;
	}
	/* Stop transfer */
	if (dir) {
    86ae:	b1c9      	cbz	r1, 86e4 <_usb_d_dev_trans_stop+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    86b0:	0163      	lsls	r3, r4, #5
    86b2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    86b6:	2580      	movs	r5, #128	; 0x80
    86b8:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
    86bc:	460b      	mov	r3, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    86be:	a902      	add	r1, sp, #8
    86c0:	440b      	add	r3, r1
    86c2:	f813 1c04 	ldrb.w	r1, [r3, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    86c6:	0163      	lsls	r3, r4, #5
    86c8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    86cc:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    86d0:	0163      	lsls	r3, r4, #5
    86d2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    86d6:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    86da:	4611      	mov	r1, r2
    86dc:	4b05      	ldr	r3, [pc, #20]	; (86f4 <_usb_d_dev_trans_stop+0x68>)
    86de:	4798      	blx	r3
}
    86e0:	b003      	add	sp, #12
    86e2:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    86e4:	0163      	lsls	r3, r4, #5
    86e6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    86ea:	2540      	movs	r5, #64	; 0x40
    86ec:	f883 5105 	strb.w	r5, [r3, #261]	; 0x105
    86f0:	e7e4      	b.n	86bc <_usb_d_dev_trans_stop+0x30>
    86f2:	bf00      	nop
    86f4:	00008661 	.word	0x00008661

000086f8 <_usb_d_dev_handle_trfail>:
{
    86f8:	b530      	push	{r4, r5, lr}
    86fa:	b083      	sub	sp, #12
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    86fc:	7c83      	ldrb	r3, [r0, #18]
    86fe:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    8702:	2204      	movs	r2, #4
    8704:	f88d 2004 	strb.w	r2, [sp, #4]
    8708:	2208      	movs	r2, #8
    870a:	f88d 2005 	strb.w	r2, [sp, #5]
    870e:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    8710:	460c      	mov	r4, r1
    8712:	b391      	cbz	r1, 877a <_usb_d_dev_handle_trfail+0x82>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    8714:	f102 4182 	add.w	r1, r2, #1090519040	; 0x41000000
    8718:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    871c:	f3c5 1502 	ubfx	r5, r5, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    8720:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    8724:	4a32      	ldr	r2, [pc, #200]	; (87f0 <_usb_d_dev_handle_trfail+0xf8>)
    8726:	440a      	add	r2, r1
    8728:	7a91      	ldrb	r1, [r2, #10]
    872a:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    872c:	2d02      	cmp	r5, #2
    872e:	d02c      	beq.n	878a <_usb_d_dev_handle_trfail+0x92>
	} else if (st.bit.ERRORFLOW) {
    8730:	f011 0f02 	tst.w	r1, #2
    8734:	d045      	beq.n	87c2 <_usb_d_dev_handle_trfail+0xca>
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8736:	7cc5      	ldrb	r5, [r0, #19]
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    8738:	7a91      	ldrb	r1, [r2, #10]
    873a:	f36f 0141 	bfc	r1, #1, #1
    873e:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    8740:	aa02      	add	r2, sp, #8
    8742:	4422      	add	r2, r4
    8744:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8748:	015a      	lsls	r2, r3, #5
    874a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    874e:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8752:	015b      	lsls	r3, r3, #5
    8754:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8758:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    875c:	f005 0307 	and.w	r3, r5, #7
    8760:	2b01      	cmp	r3, #1
    8762:	d143      	bne.n	87ec <_usb_d_dev_handle_trfail+0xf4>
    8764:	7cc3      	ldrb	r3, [r0, #19]
    8766:	f013 0f40 	tst.w	r3, #64	; 0x40
    876a:	d03f      	beq.n	87ec <_usb_d_dev_handle_trfail+0xf4>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    876c:	09d9      	lsrs	r1, r3, #7
    876e:	428c      	cmp	r4, r1
    8770:	d03c      	beq.n	87ec <_usb_d_dev_handle_trfail+0xf4>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    8772:	2200      	movs	r2, #0
    8774:	4b1f      	ldr	r3, [pc, #124]	; (87f4 <_usb_d_dev_handle_trfail+0xfc>)
    8776:	4798      	blx	r3
    8778:	e038      	b.n	87ec <_usb_d_dev_handle_trfail+0xf4>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    877a:	0159      	lsls	r1, r3, #5
    877c:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    8780:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    8784:	f005 0507 	and.w	r5, r5, #7
    8788:	e7ca      	b.n	8720 <_usb_d_dev_handle_trfail+0x28>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    878a:	f011 0f01 	tst.w	r1, #1
    878e:	d0cf      	beq.n	8730 <_usb_d_dev_handle_trfail+0x38>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    8790:	7a91      	ldrb	r1, [r2, #10]
    8792:	f36f 0100 	bfc	r1, #0, #1
    8796:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    8798:	aa02      	add	r2, sp, #8
    879a:	4422      	add	r2, r4
    879c:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    87a0:	015a      	lsls	r2, r3, #5
    87a2:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    87a6:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    87aa:	015b      	lsls	r3, r3, #5
    87ac:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    87b0:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    87b4:	2204      	movs	r2, #4
    87b6:	1c21      	adds	r1, r4, #0
    87b8:	bf18      	it	ne
    87ba:	2101      	movne	r1, #1
    87bc:	4b0d      	ldr	r3, [pc, #52]	; (87f4 <_usb_d_dev_handle_trfail+0xfc>)
    87be:	4798      	blx	r3
    87c0:	e014      	b.n	87ec <_usb_d_dev_handle_trfail+0xf4>
	bank->STATUS_BK.reg     = 0;
    87c2:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    87c6:	4a0a      	ldr	r2, [pc, #40]	; (87f0 <_usb_d_dev_handle_trfail+0xf8>)
    87c8:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    87cc:	2100      	movs	r1, #0
    87ce:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    87d0:	aa02      	add	r2, sp, #8
    87d2:	4414      	add	r4, r2
    87d4:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    87d8:	015a      	lsls	r2, r3, #5
    87da:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    87de:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    87e2:	015b      	lsls	r3, r3, #5
    87e4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    87e8:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    87ec:	b003      	add	sp, #12
    87ee:	bd30      	pop	{r4, r5, pc}
    87f0:	200009a8 	.word	0x200009a8
    87f4:	0000868d 	.word	0x0000868d

000087f8 <_usb_d_dev_reset_epts>:
{
    87f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    87fc:	4d0c      	ldr	r5, [pc, #48]	; (8830 <_usb_d_dev_reset_epts+0x38>)
    87fe:	f105 04d4 	add.w	r4, r5, #212	; 0xd4
    8802:	f505 753c 	add.w	r5, r5, #752	; 0x2f0
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    8806:	f04f 0803 	mov.w	r8, #3
    880a:	4f0a      	ldr	r7, [pc, #40]	; (8834 <_usb_d_dev_reset_epts+0x3c>)
		dev_inst.ep[i].ep       = 0xFF;
    880c:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    880e:	4641      	mov	r1, r8
    8810:	4620      	mov	r0, r4
    8812:	47b8      	blx	r7
		dev_inst.ep[i].ep       = 0xFF;
    8814:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    8816:	2300      	movs	r3, #0
    8818:	74e3      	strb	r3, [r4, #19]
    881a:	3414      	adds	r4, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    881c:	42ac      	cmp	r4, r5
    881e:	d1f6      	bne.n	880e <_usb_d_dev_reset_epts+0x16>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    8820:	22c0      	movs	r2, #192	; 0xc0
    8822:	4619      	mov	r1, r3
    8824:	4802      	ldr	r0, [pc, #8]	; (8830 <_usb_d_dev_reset_epts+0x38>)
    8826:	4b04      	ldr	r3, [pc, #16]	; (8838 <_usb_d_dev_reset_epts+0x40>)
    8828:	4798      	blx	r3
    882a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    882e:	bf00      	nop
    8830:	200009a8 	.word	0x200009a8
    8834:	00008661 	.word	0x00008661
    8838:	0000c3c7 	.word	0x0000c3c7

0000883c <_usb_d_dev_in_next>:
{
    883c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8840:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    8842:	7c84      	ldrb	r4, [r0, #18]
    8844:	f004 040f 	and.w	r4, r4, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    8848:	4688      	mov	r8, r1
    884a:	2900      	cmp	r1, #0
    884c:	f000 80a0 	beq.w	8990 <_usb_d_dev_in_next+0x154>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    8850:	4b58      	ldr	r3, [pc, #352]	; (89b4 <_usb_d_dev_in_next+0x178>)
    8852:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    8856:	6958      	ldr	r0, [r3, #20]
    8858:	f3c0 0e0d 	ubfx	lr, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    885c:	8a2b      	ldrh	r3, [r5, #16]
    885e:	f240 32ff 	movw	r2, #1023	; 0x3ff
    8862:	4293      	cmp	r3, r2
    8864:	f000 808e 	beq.w	8984 <_usb_d_dev_in_next+0x148>
    8868:	3b01      	subs	r3, #1
    886a:	b298      	uxth	r0, r3
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    886c:	7cef      	ldrb	r7, [r5, #19]
    886e:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    8872:	f1b8 0f00 	cmp.w	r8, #0
    8876:	d005      	beq.n	8884 <_usb_d_dev_in_next+0x48>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8878:	0162      	lsls	r2, r4, #5
    887a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    887e:	2302      	movs	r3, #2
    8880:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	ept->trans_count += trans_count;
    8884:	68a9      	ldr	r1, [r5, #8]
    8886:	eb0e 0301 	add.w	r3, lr, r1
    888a:	60ab      	str	r3, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    888c:	686e      	ldr	r6, [r5, #4]
    888e:	42b3      	cmp	r3, r6
    8890:	d23f      	bcs.n	8912 <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    8892:	1af6      	subs	r6, r6, r3
    8894:	b2b6      	uxth	r6, r6
		if (ept->flags.bits.use_cache) {
    8896:	7cea      	ldrb	r2, [r5, #19]
    8898:	f012 0f20 	tst.w	r2, #32
    889c:	d02d      	beq.n	88fa <_usb_d_dev_in_next+0xbe>
    889e:	8a2a      	ldrh	r2, [r5, #16]
    88a0:	4296      	cmp	r6, r2
    88a2:	bf28      	it	cs
    88a4:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    88a6:	6829      	ldr	r1, [r5, #0]
    88a8:	4632      	mov	r2, r6
    88aa:	4419      	add	r1, r3
    88ac:	68e8      	ldr	r0, [r5, #12]
    88ae:	4b42      	ldr	r3, [pc, #264]	; (89b8 <_usb_d_dev_in_next+0x17c>)
    88b0:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    88b2:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    88b4:	4b3f      	ldr	r3, [pc, #252]	; (89b4 <_usb_d_dev_in_next+0x178>)
    88b6:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    88ba:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    88bc:	4b3d      	ldr	r3, [pc, #244]	; (89b4 <_usb_d_dev_in_next+0x178>)
    88be:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    88c2:	695a      	ldr	r2, [r3, #20]
    88c4:	f366 020d 	bfi	r2, r6, #0, #14
    88c8:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    88ca:	695a      	ldr	r2, [r3, #20]
    88cc:	f36f 329b 	bfc	r2, #14, #14
    88d0:	615a      	str	r2, [r3, #20]
	if (!isr) {
    88d2:	f1b8 0f00 	cmp.w	r8, #0
    88d6:	d108      	bne.n	88ea <_usb_d_dev_in_next+0xae>
			inten = USB_D_BANK1_INT_FLAGS;
    88d8:	2f01      	cmp	r7, #1
    88da:	bf0c      	ite	eq
    88dc:	224e      	moveq	r2, #78	; 0x4e
    88de:	224a      	movne	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    88e0:	0163      	lsls	r3, r4, #5
    88e2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    88e6:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    88ea:	0164      	lsls	r4, r4, #5
    88ec:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    88f0:	2380      	movs	r3, #128	; 0x80
    88f2:	f884 3105 	strb.w	r3, [r4, #261]	; 0x105
    88f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    88fa:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    88fe:	bf28      	it	cs
    8900:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    8904:	6829      	ldr	r1, [r5, #0]
    8906:	440b      	add	r3, r1
	bank->ADDR.reg          = addr;
    8908:	4a2a      	ldr	r2, [pc, #168]	; (89b4 <_usb_d_dev_in_next+0x178>)
    890a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
    890e:	6113      	str	r3, [r2, #16]
    8910:	e7d4      	b.n	88bc <_usb_d_dev_in_next+0x80>
	} else if (ept->flags.bits.need_zlp) {
    8912:	7ceb      	ldrb	r3, [r5, #19]
    8914:	f013 0f10 	tst.w	r3, #16
    8918:	d00f      	beq.n	893a <_usb_d_dev_in_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    891a:	7ceb      	ldrb	r3, [r5, #19]
    891c:	f36f 1304 	bfc	r3, #4, #1
    8920:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    8922:	4b24      	ldr	r3, [pc, #144]	; (89b4 <_usb_d_dev_in_next+0x178>)
    8924:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8928:	695a      	ldr	r2, [r3, #20]
    892a:	f36f 020d 	bfc	r2, #0, #14
    892e:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    8930:	695a      	ldr	r2, [r3, #20]
    8932:	f36f 329b 	bfc	r2, #14, #14
    8936:	615a      	str	r2, [r3, #20]
    8938:	e7cb      	b.n	88d2 <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    893a:	2f01      	cmp	r7, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    893c:	ea4f 1444 	mov.w	r4, r4, lsl #5
    8940:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    8944:	bf0c      	ite	eq
    8946:	234b      	moveq	r3, #75	; 0x4b
    8948:	234a      	movne	r3, #74	; 0x4a
    894a:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    894e:	8a2a      	ldrh	r2, [r5, #16]
    8950:	ea00 030e 	and.w	r3, r0, lr
    8954:	429a      	cmp	r2, r3
    8956:	d005      	beq.n	8964 <_usb_d_dev_in_next+0x128>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    8958:	2100      	movs	r1, #0
    895a:	4628      	mov	r0, r5
    895c:	4b17      	ldr	r3, [pc, #92]	; (89bc <_usb_d_dev_in_next+0x180>)
    895e:	4798      	blx	r3
	return;
    8960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->flags.bits.is_busy = 0;
    8964:	7ceb      	ldrb	r3, [r5, #19]
    8966:	f36f 1386 	bfc	r3, #6, #1
    896a:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    896c:	4b11      	ldr	r3, [pc, #68]	; (89b4 <_usb_d_dev_in_next+0x178>)
    896e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    8972:	68a9      	ldr	r1, [r5, #8]
    8974:	7ca8      	ldrb	r0, [r5, #18]
    8976:	4798      	blx	r3
    8978:	b9d0      	cbnz	r0, 89b0 <_usb_d_dev_in_next+0x174>
		ept->flags.bits.is_busy = 1;
    897a:	7ceb      	ldrb	r3, [r5, #19]
    897c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8980:	74eb      	strb	r3, [r5, #19]
    8982:	e7e9      	b.n	8958 <_usb_d_dev_in_next+0x11c>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    8984:	7cef      	ldrb	r7, [r5, #19]
    8986:	f007 0707 	and.w	r7, r7, #7
    898a:	f240 30ff 	movw	r0, #1023	; 0x3ff
    898e:	e773      	b.n	8878 <_usb_d_dev_in_next+0x3c>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    8990:	8a03      	ldrh	r3, [r0, #16]
    8992:	f240 32ff 	movw	r2, #1023	; 0x3ff
    8996:	4293      	cmp	r3, r2
    8998:	d107      	bne.n	89aa <_usb_d_dev_in_next+0x16e>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    899a:	7cef      	ldrb	r7, [r5, #19]
    899c:	f007 0707 	and.w	r7, r7, #7
    89a0:	f04f 0e00 	mov.w	lr, #0
    89a4:	f240 30ff 	movw	r0, #1023	; 0x3ff
    89a8:	e76c      	b.n	8884 <_usb_d_dev_in_next+0x48>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    89aa:	f04f 0e00 	mov.w	lr, #0
    89ae:	e75b      	b.n	8868 <_usb_d_dev_in_next+0x2c>
    89b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    89b4:	200009a8 	.word	0x200009a8
    89b8:	0000c3b1 	.word	0x0000c3b1
    89bc:	00008661 	.word	0x00008661

000089c0 <_usb_d_dev_out_next>:
{
    89c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    89c4:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    89c6:	7c85      	ldrb	r5, [r0, #18]
    89c8:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    89cc:	4689      	mov	r9, r1
    89ce:	2900      	cmp	r1, #0
    89d0:	d056      	beq.n	8a80 <_usb_d_dev_out_next+0xc0>
    89d2:	4b74      	ldr	r3, [pc, #464]	; (8ba4 <_usb_d_dev_out_next+0x1e4>)
    89d4:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    89d8:	685a      	ldr	r2, [r3, #4]
    89da:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    89de:	685f      	ldr	r7, [r3, #4]
    89e0:	f3c7 070d 	ubfx	r7, r7, #0, #14
    89e4:	46bb      	mov	fp, r7
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    89e6:	8a06      	ldrh	r6, [r0, #16]
    89e8:	f240 33ff 	movw	r3, #1023	; 0x3ff
    89ec:	429e      	cmp	r6, r3
    89ee:	f000 80ba 	beq.w	8b66 <_usb_d_dev_out_next+0x1a6>
    89f2:	3e01      	subs	r6, #1
    89f4:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    89f6:	ea06 070b 	and.w	r7, r6, fp
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    89fa:	f894 8013 	ldrb.w	r8, [r4, #19]
    89fe:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    8a02:	f1b9 0f00 	cmp.w	r9, #0
    8a06:	d005      	beq.n	8a14 <_usb_d_dev_out_next+0x54>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8a08:	016b      	lsls	r3, r5, #5
    8a0a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8a0e:	2201      	movs	r2, #1
    8a10:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    8a14:	7ce3      	ldrb	r3, [r4, #19]
    8a16:	f013 0f20 	tst.w	r3, #32
    8a1a:	d00d      	beq.n	8a38 <_usb_d_dev_out_next+0x78>
    8a1c:	6862      	ldr	r2, [r4, #4]
    8a1e:	2a00      	cmp	r2, #0
    8a20:	d037      	beq.n	8a92 <_usb_d_dev_out_next+0xd2>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    8a22:	68a0      	ldr	r0, [r4, #8]
    8a24:	1a12      	subs	r2, r2, r0
    8a26:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    8a28:	6823      	ldr	r3, [r4, #0]
    8a2a:	42ba      	cmp	r2, r7
    8a2c:	bf28      	it	cs
    8a2e:	463a      	movcs	r2, r7
    8a30:	68e1      	ldr	r1, [r4, #12]
    8a32:	4418      	add	r0, r3
    8a34:	4b5c      	ldr	r3, [pc, #368]	; (8ba8 <_usb_d_dev_out_next+0x1e8>)
    8a36:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    8a38:	6863      	ldr	r3, [r4, #4]
    8a3a:	b353      	cbz	r3, 8a92 <_usb_d_dev_out_next+0xd2>
	} else if (isr && last_pkt < ept->size) {
    8a3c:	f1b9 0f00 	cmp.w	r9, #0
    8a40:	d040      	beq.n	8ac4 <_usb_d_dev_out_next+0x104>
    8a42:	8a22      	ldrh	r2, [r4, #16]
    8a44:	42ba      	cmp	r2, r7
    8a46:	d93d      	bls.n	8ac4 <_usb_d_dev_out_next+0x104>
		ept->flags.bits.need_zlp = 0;
    8a48:	7ce3      	ldrb	r3, [r4, #19]
    8a4a:	f36f 1304 	bfc	r3, #4, #1
    8a4e:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    8a50:	68a3      	ldr	r3, [r4, #8]
    8a52:	445b      	add	r3, fp
    8a54:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    8a56:	f1b8 0f01 	cmp.w	r8, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8a5a:	ea4f 1345 	mov.w	r3, r5, lsl #5
    8a5e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8a62:	bf0c      	ite	eq
    8a64:	222d      	moveq	r2, #45	; 0x2d
    8a66:	2225      	movne	r2, #37	; 0x25
    8a68:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    8a6c:	b915      	cbnz	r5, 8a74 <_usb_d_dev_out_next+0xb4>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8a6e:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    8a70:	4b4c      	ldr	r3, [pc, #304]	; (8ba4 <_usb_d_dev_out_next+0x1e4>)
    8a72:	601a      	str	r2, [r3, #0]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    8a74:	2100      	movs	r1, #0
    8a76:	4620      	mov	r0, r4
    8a78:	4b4c      	ldr	r3, [pc, #304]	; (8bac <_usb_d_dev_out_next+0x1ec>)
    8a7a:	4798      	blx	r3
	return;
    8a7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    8a80:	8a06      	ldrh	r6, [r0, #16]
    8a82:	f240 33ff 	movw	r3, #1023	; 0x3ff
    8a86:	429e      	cmp	r6, r3
    8a88:	d07b      	beq.n	8b82 <_usb_d_dev_out_next+0x1c2>
    8a8a:	f04f 0b00 	mov.w	fp, #0
    8a8e:	46da      	mov	sl, fp
    8a90:	e7af      	b.n	89f2 <_usb_d_dev_out_next+0x32>
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    8a92:	7ce3      	ldrb	r3, [r4, #19]
    8a94:	f013 0f10 	tst.w	r3, #16
    8a98:	d06c      	beq.n	8b74 <_usb_d_dev_out_next+0x1b4>
		ept->flags.bits.need_zlp  = 0;
    8a9a:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    8a9c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    8aa0:	f043 0320 	orr.w	r3, r3, #32
    8aa4:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8aa6:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    8aa8:	493e      	ldr	r1, [pc, #248]	; (8ba4 <_usb_d_dev_out_next+0x1e4>)
    8aaa:	016a      	lsls	r2, r5, #5
    8aac:	188b      	adds	r3, r1, r2
    8aae:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    8ab0:	8a21      	ldrh	r1, [r4, #16]
    8ab2:	685a      	ldr	r2, [r3, #4]
    8ab4:	f361 329b 	bfi	r2, r1, #14, #14
    8ab8:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    8aba:	685a      	ldr	r2, [r3, #4]
    8abc:	f36f 020d 	bfc	r2, #0, #14
    8ac0:	605a      	str	r2, [r3, #4]
    8ac2:	e01d      	b.n	8b00 <_usb_d_dev_out_next+0x140>
		ept->trans_count += trans_size;
    8ac4:	68a2      	ldr	r2, [r4, #8]
    8ac6:	4452      	add	r2, sl
    8ac8:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    8aca:	4293      	cmp	r3, r2
    8acc:	d9c3      	bls.n	8a56 <_usb_d_dev_out_next+0x96>
			trans_next = ept->trans_size - ept->trans_count;
    8ace:	1a9b      	subs	r3, r3, r2
    8ad0:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    8ad2:	7ce1      	ldrb	r1, [r4, #19]
    8ad4:	f011 0f20 	tst.w	r1, #32
    8ad8:	d026      	beq.n	8b28 <_usb_d_dev_out_next+0x168>
    8ada:	8a22      	ldrh	r2, [r4, #16]
    8adc:	4293      	cmp	r3, r2
    8ade:	bf28      	it	cs
    8ae0:	4613      	movcs	r3, r2
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8ae2:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    8ae4:	016a      	lsls	r2, r5, #5
    8ae6:	492f      	ldr	r1, [pc, #188]	; (8ba4 <_usb_d_dev_out_next+0x1e4>)
    8ae8:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    8aea:	4a2e      	ldr	r2, [pc, #184]	; (8ba4 <_usb_d_dev_out_next+0x1e4>)
    8aec:	eb02 1245 	add.w	r2, r2, r5, lsl #5
    8af0:	6851      	ldr	r1, [r2, #4]
    8af2:	f363 319b 	bfi	r1, r3, #14, #14
    8af6:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    8af8:	6853      	ldr	r3, [r2, #4]
    8afa:	f36f 030d 	bfc	r3, #0, #14
    8afe:	6053      	str	r3, [r2, #4]
	if (!isr) {
    8b00:	f1b9 0f00 	cmp.w	r9, #0
    8b04:	d108      	bne.n	8b18 <_usb_d_dev_out_next+0x158>
		if (is_ctrl) {
    8b06:	f1b8 0f01 	cmp.w	r8, #1
    8b0a:	d025      	beq.n	8b58 <_usb_d_dev_out_next+0x198>
			inten = USB_D_BANK0_INT_FLAGS;
    8b0c:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    8b0e:	016b      	lsls	r3, r5, #5
    8b10:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8b14:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8b18:	016d      	lsls	r5, r5, #5
    8b1a:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    8b1e:	2340      	movs	r3, #64	; 0x40
    8b20:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
    8b24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    8b28:	8a21      	ldrh	r1, [r4, #16]
    8b2a:	428b      	cmp	r3, r1
    8b2c:	d90a      	bls.n	8b44 <_usb_d_dev_out_next+0x184>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    8b2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    8b32:	d80e      	bhi.n	8b52 <_usb_d_dev_out_next+0x192>
    8b34:	ea23 0306 	bic.w	r3, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    8b38:	6821      	ldr	r1, [r4, #0]
    8b3a:	440a      	add	r2, r1
	bank->ADDR.reg          = addr;
    8b3c:	0169      	lsls	r1, r5, #5
    8b3e:	4819      	ldr	r0, [pc, #100]	; (8ba4 <_usb_d_dev_out_next+0x1e4>)
    8b40:	5042      	str	r2, [r0, r1]
    8b42:	e7d2      	b.n	8aea <_usb_d_dev_out_next+0x12a>
				} else if (trans_next < ept->size) {
    8b44:	428b      	cmp	r3, r1
    8b46:	d2f7      	bcs.n	8b38 <_usb_d_dev_out_next+0x178>
					ept->flags.bits.use_cache = 1;
    8b48:	7ce1      	ldrb	r1, [r4, #19]
    8b4a:	f041 0120 	orr.w	r1, r1, #32
    8b4e:	74e1      	strb	r1, [r4, #19]
    8b50:	e7f2      	b.n	8b38 <_usb_d_dev_out_next+0x178>
						trans_next = USB_D_DEV_TRANS_MAX;
    8b52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    8b56:	e7ef      	b.n	8b38 <_usb_d_dev_out_next+0x178>
	bank->STATUS_BK.reg     = 0;
    8b58:	4b12      	ldr	r3, [pc, #72]	; (8ba4 <_usb_d_dev_out_next+0x1e4>)
    8b5a:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    8b5e:	2200      	movs	r2, #0
    8b60:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    8b62:	222d      	movs	r2, #45	; 0x2d
    8b64:	e7d3      	b.n	8b0e <_usb_d_dev_out_next+0x14e>
	uint16_t           last_pkt   = last_trans & size_mask;
    8b66:	f3c7 0709 	ubfx	r7, r7, #0, #10
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8b6a:	f890 8013 	ldrb.w	r8, [r0, #19]
    8b6e:	f008 0807 	and.w	r8, r8, #7
    8b72:	e749      	b.n	8a08 <_usb_d_dev_out_next+0x48>
	} else if (isr && last_pkt < ept->size) {
    8b74:	f1b9 0f00 	cmp.w	r9, #0
    8b78:	d10b      	bne.n	8b92 <_usb_d_dev_out_next+0x1d2>
		ept->trans_count += trans_size;
    8b7a:	68a3      	ldr	r3, [r4, #8]
    8b7c:	4453      	add	r3, sl
    8b7e:	60a3      	str	r3, [r4, #8]
    8b80:	e769      	b.n	8a56 <_usb_d_dev_out_next+0x96>
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8b82:	f890 8013 	ldrb.w	r8, [r0, #19]
    8b86:	f008 0807 	and.w	r8, r8, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    8b8a:	2700      	movs	r7, #0
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8b8c:	46bb      	mov	fp, r7
    8b8e:	46ba      	mov	sl, r7
    8b90:	e740      	b.n	8a14 <_usb_d_dev_out_next+0x54>
	} else if (isr && last_pkt < ept->size) {
    8b92:	8a23      	ldrh	r3, [r4, #16]
    8b94:	42bb      	cmp	r3, r7
    8b96:	f63f af57 	bhi.w	8a48 <_usb_d_dev_out_next+0x88>
		ept->trans_count += trans_size;
    8b9a:	68a3      	ldr	r3, [r4, #8]
    8b9c:	4453      	add	r3, sl
    8b9e:	60a3      	str	r3, [r4, #8]
    8ba0:	e759      	b.n	8a56 <_usb_d_dev_out_next+0x96>
    8ba2:	bf00      	nop
    8ba4:	200009a8 	.word	0x200009a8
    8ba8:	0000c3b1 	.word	0x0000c3b1
    8bac:	00008661 	.word	0x00008661

00008bb0 <_usb_d_dev_handler>:
{
    8bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    8bb4:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8bb8:	8c1e      	ldrh	r6, [r3, #32]
    8bba:	b2b6      	uxth	r6, r6
	if (0 == epint) {
    8bbc:	b146      	cbz	r6, 8bd0 <_usb_d_dev_handler+0x20>
    8bbe:	4d96      	ldr	r5, [pc, #600]	; (8e18 <_usb_d_dev_handler+0x268>)
	uint32_t lpm_variable = 0;
    8bc0:	2400      	movs	r4, #0
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    8bc2:	f1a5 07d4 	sub.w	r7, r5, #212	; 0xd4
			_usb_d_dev_handle_setup(ept);
    8bc6:	f8df 926c 	ldr.w	r9, [pc, #620]	; 8e34 <_usb_d_dev_handler+0x284>
			_usb_d_dev_handle_trfail(ept, 1);
    8bca:	f8df 826c 	ldr.w	r8, [pc, #620]	; 8e38 <_usb_d_dev_handler+0x288>
    8bce:	e0de      	b.n	8d8e <_usb_d_dev_handler+0x1de>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    8bd0:	8b9a      	ldrh	r2, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    8bd2:	8b1b      	ldrh	r3, [r3, #24]
    8bd4:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    8bd6:	4013      	ands	r3, r2
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    8bd8:	f013 0f04 	tst.w	r3, #4
    8bdc:	d11e      	bne.n	8c1c <_usb_d_dev_handler+0x6c>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    8bde:	f413 7f00 	tst.w	r3, #512	; 0x200
    8be2:	d125      	bne.n	8c30 <_usb_d_dev_handler+0x80>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    8be4:	f013 0f80 	tst.w	r3, #128	; 0x80
    8be8:	d14f      	bne.n	8c8a <_usb_d_dev_handler+0xda>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    8bea:	f013 0f70 	tst.w	r3, #112	; 0x70
    8bee:	d158      	bne.n	8ca2 <_usb_d_dev_handler+0xf2>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    8bf0:	f013 0f08 	tst.w	r3, #8
    8bf4:	d178      	bne.n	8ce8 <_usb_d_dev_handler+0x138>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    8bf6:	f013 0f01 	tst.w	r3, #1
    8bfa:	d0e0      	beq.n	8bbe <_usb_d_dev_handler+0xe>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    8bfc:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8c00:	f240 2201 	movw	r2, #513	; 0x201
    8c04:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8c06:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8c08:	2270      	movs	r2, #112	; 0x70
    8c0a:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    8c0c:	4b83      	ldr	r3, [pc, #524]	; (8e1c <_usb_d_dev_handler+0x26c>)
    8c0e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8c12:	2100      	movs	r1, #0
    8c14:	2004      	movs	r0, #4
    8c16:	4798      	blx	r3
    8c18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    8c1c:	2204      	movs	r2, #4
    8c1e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8c22:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    8c24:	4b7d      	ldr	r3, [pc, #500]	; (8e1c <_usb_d_dev_handler+0x26c>)
    8c26:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    8c2a:	4798      	blx	r3
    8c2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8c30:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8c34:	f240 2201 	movw	r2, #513	; 0x201
    8c38:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8c3a:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8c3c:	2270      	movs	r2, #112	; 0x70
    8c3e:	831a      	strh	r2, [r3, #24]
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    8c40:	4b76      	ldr	r3, [pc, #472]	; (8e1c <_usb_d_dev_handler+0x26c>)
    8c42:	891b      	ldrh	r3, [r3, #8]
    8c44:	f003 030f 	and.w	r3, r3, #15
    8c48:	2b03      	cmp	r3, #3
    8c4a:	d014      	beq.n	8c76 <_usb_d_dev_handler+0xc6>
    8c4c:	2301      	movs	r3, #1
    8c4e:	4873      	ldr	r0, [pc, #460]	; (8e1c <_usb_d_dev_handler+0x26c>)
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    8c50:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    8c52:	eb00 1243 	add.w	r2, r0, r3, lsl #5
    8c56:	8912      	ldrh	r2, [r2, #8]
    8c58:	f002 020f 	and.w	r2, r2, #15
    8c5c:	2a03      	cmp	r2, #3
    8c5e:	d00b      	beq.n	8c78 <_usb_d_dev_handler+0xc8>
    8c60:	3301      	adds	r3, #1
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    8c62:	2b05      	cmp	r3, #5
    8c64:	d1f4      	bne.n	8c50 <_usb_d_dev_handler+0xa0>
	uint32_t lpm_variable = 0;
    8c66:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    8c68:	4b6c      	ldr	r3, [pc, #432]	; (8e1c <_usb_d_dev_handler+0x26c>)
    8c6a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8c6e:	2003      	movs	r0, #3
    8c70:	4798      	blx	r3
    8c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    8c76:	2100      	movs	r1, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    8c78:	4b68      	ldr	r3, [pc, #416]	; (8e1c <_usb_d_dev_handler+0x26c>)
    8c7a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    8c7e:	8919      	ldrh	r1, [r3, #8]
    8c80:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    8c84:	2200      	movs	r2, #0
    8c86:	811a      	strh	r2, [r3, #8]
    8c88:	e7ee      	b.n	8c68 <_usb_d_dev_handler+0xb8>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    8c8a:	2280      	movs	r2, #128	; 0x80
    8c8c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8c90:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    8c92:	4b62      	ldr	r3, [pc, #392]	; (8e1c <_usb_d_dev_handler+0x26c>)
    8c94:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8c98:	2100      	movs	r1, #0
    8c9a:	2005      	movs	r0, #5
    8c9c:	4798      	blx	r3
    8c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8ca2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8ca6:	2270      	movs	r2, #112	; 0x70
    8ca8:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8caa:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8cac:	f240 2201 	movw	r2, #513	; 0x201
    8cb0:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    8cb2:	4b5b      	ldr	r3, [pc, #364]	; (8e20 <_usb_d_dev_handler+0x270>)
    8cb4:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    8cb8:	f013 0f01 	tst.w	r3, #1
    8cbc:	d00e      	beq.n	8cdc <_usb_d_dev_handler+0x12c>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    8cbe:	4a58      	ldr	r2, [pc, #352]	; (8e20 <_usb_d_dev_handler+0x270>)
    8cc0:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    8cc2:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    8cc6:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    8cca:	d1f9      	bne.n	8cc0 <_usb_d_dev_handler+0x110>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    8ccc:	4b53      	ldr	r3, [pc, #332]	; (8e1c <_usb_d_dev_handler+0x26c>)
    8cce:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8cd2:	2100      	movs	r1, #0
    8cd4:	2002      	movs	r0, #2
    8cd6:	4798      	blx	r3
    8cd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    8cdc:	4a50      	ldr	r2, [pc, #320]	; (8e20 <_usb_d_dev_handler+0x270>)
    8cde:	6913      	ldr	r3, [r2, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    8ce0:	f413 7f80 	tst.w	r3, #256	; 0x100
    8ce4:	d0fb      	beq.n	8cde <_usb_d_dev_handler+0x12e>
    8ce6:	e7f1      	b.n	8ccc <_usb_d_dev_handler+0x11c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    8ce8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8cec:	2400      	movs	r4, #0
    8cee:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    8cf2:	2208      	movs	r2, #8
    8cf4:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8cf6:	2270      	movs	r2, #112	; 0x70
    8cf8:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8cfa:	f240 2201 	movw	r2, #513	; 0x201
    8cfe:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    8d00:	4b48      	ldr	r3, [pc, #288]	; (8e24 <_usb_d_dev_handler+0x274>)
    8d02:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    8d04:	4b45      	ldr	r3, [pc, #276]	; (8e1c <_usb_d_dev_handler+0x26c>)
    8d06:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8d0a:	4621      	mov	r1, r4
    8d0c:	2001      	movs	r0, #1
    8d0e:	4798      	blx	r3
    8d10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    8d14:	f011 0f10 	tst.w	r1, #16
    8d18:	d109      	bne.n	8d2e <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    8d1a:	f011 0f40 	tst.w	r1, #64	; 0x40
    8d1e:	d108      	bne.n	8d32 <_usb_d_dev_handler+0x182>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    8d20:	f011 0f20 	tst.w	r1, #32
    8d24:	d02f      	beq.n	8d86 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    8d26:	2100      	movs	r1, #0
    8d28:	4b3f      	ldr	r3, [pc, #252]	; (8e28 <_usb_d_dev_handler+0x278>)
    8d2a:	4798      	blx	r3
    8d2c:	e02b      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_setup(ept);
    8d2e:	47c8      	blx	r9
    8d30:	e029      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    8d32:	2101      	movs	r1, #1
    8d34:	4b3c      	ldr	r3, [pc, #240]	; (8e28 <_usb_d_dev_handler+0x278>)
    8d36:	4798      	blx	r3
    8d38:	e025      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    8d3a:	f011 0f40 	tst.w	r1, #64	; 0x40
    8d3e:	d111      	bne.n	8d64 <_usb_d_dev_handler+0x1b4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    8d40:	f011 0f08 	tst.w	r1, #8
    8d44:	d112      	bne.n	8d6c <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    8d46:	f011 0f02 	tst.w	r1, #2
    8d4a:	d112      	bne.n	8d72 <_usb_d_dev_handler+0x1c2>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    8d4c:	f003 0307 	and.w	r3, r3, #7
    8d50:	2b01      	cmp	r3, #1
    8d52:	d118      	bne.n	8d86 <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    8d54:	f011 0f04 	tst.w	r1, #4
    8d58:	d10f      	bne.n	8d7a <_usb_d_dev_handler+0x1ca>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    8d5a:	f011 0f10 	tst.w	r1, #16
    8d5e:	d012      	beq.n	8d86 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    8d60:	47c8      	blx	r9
    8d62:	e010      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    8d64:	2101      	movs	r1, #1
    8d66:	4b30      	ldr	r3, [pc, #192]	; (8e28 <_usb_d_dev_handler+0x278>)
    8d68:	4798      	blx	r3
    8d6a:	e00c      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 1);
    8d6c:	2101      	movs	r1, #1
    8d6e:	47c0      	blx	r8
    8d70:	e009      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_in_next(ept, true);
    8d72:	2101      	movs	r1, #1
    8d74:	4b2d      	ldr	r3, [pc, #180]	; (8e2c <_usb_d_dev_handler+0x27c>)
    8d76:	4798      	blx	r3
    8d78:	e005      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 0);
    8d7a:	2100      	movs	r1, #0
    8d7c:	47c0      	blx	r8
    8d7e:	e002      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    8d80:	2100      	movs	r1, #0
    8d82:	4b29      	ldr	r3, [pc, #164]	; (8e28 <_usb_d_dev_handler+0x278>)
    8d84:	4798      	blx	r3
    8d86:	3401      	adds	r4, #1
    8d88:	3514      	adds	r5, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    8d8a:	2c1b      	cmp	r4, #27
    8d8c:	d042      	beq.n	8e14 <_usb_d_dev_handler+0x264>
    8d8e:	4628      	mov	r0, r5
		if (ept->ep == 0xFF) {
    8d90:	7cab      	ldrb	r3, [r5, #18]
    8d92:	2bff      	cmp	r3, #255	; 0xff
    8d94:	d0f7      	beq.n	8d86 <_usb_d_dev_handler+0x1d6>
	if (!(epint & (1u << epn))) {
    8d96:	f003 030f 	and.w	r3, r3, #15
    8d9a:	2101      	movs	r1, #1
    8d9c:	4099      	lsls	r1, r3
    8d9e:	4231      	tst	r1, r6
    8da0:	d0f1      	beq.n	8d86 <_usb_d_dev_handler+0x1d6>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    8da2:	0159      	lsls	r1, r3, #5
    8da4:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    8da8:	f501 7180 	add.w	r1, r1, #256	; 0x100
    8dac:	79c9      	ldrb	r1, [r1, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    8dae:	015b      	lsls	r3, r3, #5
    8db0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8db4:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    8db8:	4019      	ands	r1, r3
    8dba:	d0e4      	beq.n	8d86 <_usb_d_dev_handler+0x1d6>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    8dbc:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    8dc0:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    8dc4:	f892 30e7 	ldrb.w	r3, [r2, #231]	; 0xe7
    8dc8:	f003 0247 	and.w	r2, r3, #71	; 0x47
    8dcc:	2a01      	cmp	r2, #1
    8dce:	d0a1      	beq.n	8d14 <_usb_d_dev_handler+0x164>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    8dd0:	f013 0f80 	tst.w	r3, #128	; 0x80
    8dd4:	d1b1      	bne.n	8d3a <_usb_d_dev_handler+0x18a>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    8dd6:	f011 0f20 	tst.w	r1, #32
    8dda:	d1d1      	bne.n	8d80 <_usb_d_dev_handler+0x1d0>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    8ddc:	f011 0f04 	tst.w	r1, #4
    8de0:	d10e      	bne.n	8e00 <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    8de2:	f011 0f01 	tst.w	r1, #1
    8de6:	d10e      	bne.n	8e06 <_usb_d_dev_handler+0x256>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    8de8:	f003 0307 	and.w	r3, r3, #7
    8dec:	2b01      	cmp	r3, #1
    8dee:	d1ca      	bne.n	8d86 <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    8df0:	f011 0f08 	tst.w	r1, #8
    8df4:	d10b      	bne.n	8e0e <_usb_d_dev_handler+0x25e>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    8df6:	f011 0f10 	tst.w	r1, #16
    8dfa:	d0c4      	beq.n	8d86 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    8dfc:	47c8      	blx	r9
    8dfe:	e7c2      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 0);
    8e00:	2100      	movs	r1, #0
    8e02:	47c0      	blx	r8
    8e04:	e7bf      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_out_next(ept, true);
    8e06:	2101      	movs	r1, #1
    8e08:	4b09      	ldr	r3, [pc, #36]	; (8e30 <_usb_d_dev_handler+0x280>)
    8e0a:	4798      	blx	r3
    8e0c:	e7bb      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 1);
    8e0e:	2101      	movs	r1, #1
    8e10:	47c0      	blx	r8
    8e12:	e7b8      	b.n	8d86 <_usb_d_dev_handler+0x1d6>
    8e14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8e18:	20000a7c 	.word	0x20000a7c
    8e1c:	200009a8 	.word	0x200009a8
    8e20:	40001000 	.word	0x40001000
    8e24:	000087f9 	.word	0x000087f9
    8e28:	00008631 	.word	0x00008631
    8e2c:	0000883d 	.word	0x0000883d
    8e30:	000089c1 	.word	0x000089c1
    8e34:	000085b1 	.word	0x000085b1
    8e38:	000086f9 	.word	0x000086f9

00008e3c <_usb_d_dev_init>:
{
    8e3c:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    8e3e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8e42:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    8e44:	f013 0f01 	tst.w	r3, #1
    8e48:	d124      	bne.n	8e94 <_usb_d_dev_init+0x58>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8e4a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8e4e:	7893      	ldrb	r3, [r2, #2]
    8e50:	f013 0f03 	tst.w	r3, #3
    8e54:	d1fb      	bne.n	8e4e <_usb_d_dev_init+0x12>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    8e56:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8e5a:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    8e5c:	f013 0f02 	tst.w	r3, #2
    8e60:	d00f      	beq.n	8e82 <_usb_d_dev_init+0x46>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    8e62:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8e66:	7813      	ldrb	r3, [r2, #0]
    8e68:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    8e6c:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8e6e:	7893      	ldrb	r3, [r2, #2]
    8e70:	f013 0f03 	tst.w	r3, #3
    8e74:	d1fb      	bne.n	8e6e <_usb_d_dev_init+0x32>
    8e76:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8e7a:	7893      	ldrb	r3, [r2, #2]
    8e7c:	f013 0f02 	tst.w	r3, #2
    8e80:	d1fb      	bne.n	8e7a <_usb_d_dev_init+0x3e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    8e82:	2201      	movs	r2, #1
    8e84:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8e88:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8e8a:	461a      	mov	r2, r3
    8e8c:	7893      	ldrb	r3, [r2, #2]
    8e8e:	f013 0f03 	tst.w	r3, #3
    8e92:	d1fb      	bne.n	8e8c <_usb_d_dev_init+0x50>
    8e94:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8e98:	7893      	ldrb	r3, [r2, #2]
    8e9a:	f013 0f01 	tst.w	r3, #1
    8e9e:	d1fb      	bne.n	8e98 <_usb_d_dev_init+0x5c>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    8ea0:	4b24      	ldr	r3, [pc, #144]	; (8f34 <_usb_d_dev_init+0xf8>)
    8ea2:	4a25      	ldr	r2, [pc, #148]	; (8f38 <_usb_d_dev_init+0xfc>)
    8ea4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    8ea8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    8eac:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    8eb0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    8eb4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	_usb_d_dev_reset_epts();
    8eb8:	4b20      	ldr	r3, [pc, #128]	; (8f3c <_usb_d_dev_init+0x100>)
    8eba:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    8ebc:	4b20      	ldr	r3, [pc, #128]	; (8f40 <_usb_d_dev_init+0x104>)
    8ebe:	6819      	ldr	r1, [r3, #0]
	uint32_t pad_transp
    8ec0:	f3c1 1344 	ubfx	r3, r1, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    8ec4:	f3c1 2282 	ubfx	r2, r1, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    8ec8:	f011 011f 	ands.w	r1, r1, #31
    8ecc:	d02b      	beq.n	8f26 <_usb_d_dev_init+0xea>
		pad_transn = 9;
    8ece:	291f      	cmp	r1, #31
    8ed0:	bf08      	it	eq
    8ed2:	2109      	moveq	r1, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
    8ed4:	b34b      	cbz	r3, 8f2a <_usb_d_dev_init+0xee>
		pad_transp = 25;
    8ed6:	2b1f      	cmp	r3, #31
    8ed8:	bf08      	it	eq
    8eda:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
    8edc:	b33a      	cbz	r2, 8f2e <_usb_d_dev_init+0xf2>
		pad_trim = 6;
    8ede:	2a07      	cmp	r2, #7
    8ee0:	bf08      	it	eq
    8ee2:	2206      	moveq	r2, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    8ee4:	f003 031f 	and.w	r3, r3, #31
    8ee8:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
    8eec:	0312      	lsls	r2, r2, #12
    8eee:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
    8ef2:	4313      	orrs	r3, r2
    8ef4:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8ef8:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    8efa:	78d3      	ldrb	r3, [r2, #3]
    8efc:	f043 0303 	orr.w	r3, r3, #3
    8f00:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    8f02:	78d3      	ldrb	r3, [r2, #3]
    8f04:	f043 030c 	orr.w	r3, r3, #12
    8f08:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
    8f0a:	2304      	movs	r3, #4
    8f0c:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8f0e:	7893      	ldrb	r3, [r2, #2]
    8f10:	f013 0f03 	tst.w	r3, #3
    8f14:	d1fb      	bne.n	8f0e <_usb_d_dev_init+0xd2>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    8f16:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8f1a:	4a06      	ldr	r2, [pc, #24]	; (8f34 <_usb_d_dev_init+0xf8>)
    8f1c:	625a      	str	r2, [r3, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    8f1e:	2201      	movs	r2, #1
    8f20:	811a      	strh	r2, [r3, #8]
}
    8f22:	2000      	movs	r0, #0
    8f24:	bd08      	pop	{r3, pc}
		pad_transn = 9;
    8f26:	2109      	movs	r1, #9
    8f28:	e7d4      	b.n	8ed4 <_usb_d_dev_init+0x98>
		pad_transp = 25;
    8f2a:	2319      	movs	r3, #25
    8f2c:	e7d6      	b.n	8edc <_usb_d_dev_init+0xa0>
		pad_trim = 6;
    8f2e:	2206      	movs	r2, #6
    8f30:	e7d8      	b.n	8ee4 <_usb_d_dev_init+0xa8>
    8f32:	bf00      	nop
    8f34:	200009a8 	.word	0x200009a8
    8f38:	000085ad 	.word	0x000085ad
    8f3c:	000087f9 	.word	0x000087f9
    8f40:	00800084 	.word	0x00800084

00008f44 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    8f44:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8f48:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    8f4a:	f013 0f03 	tst.w	r3, #3
    8f4e:	d129      	bne.n	8fa4 <_usb_d_dev_enable+0x60>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8f50:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8f54:	7893      	ldrb	r3, [r2, #2]
    8f56:	f013 0f03 	tst.w	r3, #3
    8f5a:	d1fb      	bne.n	8f54 <_usb_d_dev_enable+0x10>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    8f5c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8f60:	781b      	ldrb	r3, [r3, #0]
    8f62:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    8f64:	f013 0f02 	tst.w	r3, #2
    8f68:	d108      	bne.n	8f7c <_usb_d_dev_enable+0x38>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    8f6a:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    8f6e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8f72:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8f74:	7893      	ldrb	r3, [r2, #2]
    8f76:	f013 0f03 	tst.w	r3, #3
    8f7a:	d1fb      	bne.n	8f74 <_usb_d_dev_enable+0x30>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8f7c:	4b0b      	ldr	r3, [pc, #44]	; (8fac <_usb_d_dev_enable+0x68>)
    8f7e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    8f82:	609a      	str	r2, [r3, #8]
    8f84:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    8f88:	609a      	str	r2, [r3, #8]
    8f8a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    8f8e:	609a      	str	r2, [r3, #8]
    8f90:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    8f94:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8f96:	f240 228d 	movw	r2, #653	; 0x28d
    8f9a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8f9e:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    8fa0:	2000      	movs	r0, #0
    8fa2:	4770      	bx	lr
		return -USB_ERR_DENIED;
    8fa4:	f06f 0010 	mvn.w	r0, #16
}
    8fa8:	4770      	bx	lr
    8faa:	bf00      	nop
    8fac:	e000e100 	.word	0xe000e100

00008fb0 <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    8fb0:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8fb4:	8913      	ldrh	r3, [r2, #8]
    8fb6:	f023 0301 	bic.w	r3, r3, #1
    8fba:	041b      	lsls	r3, r3, #16
    8fbc:	0c1b      	lsrs	r3, r3, #16
    8fbe:	8113      	strh	r3, [r2, #8]
    8fc0:	4770      	bx	lr

00008fc2 <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    8fc2:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    8fc6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8fca:	7298      	strb	r0, [r3, #10]
    8fcc:	4770      	bx	lr

00008fce <_usb_d_dev_get_frame_n>:
	return (((Usb *)hw)->DEVICE.FNUM.reg & USB_DEVICE_FNUM_FNUM_Msk) >> USB_DEVICE_FNUM_FNUM_Pos;
    8fce:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8fd2:	8a18      	ldrh	r0, [r3, #16]
}
    8fd4:	f3c0 00ca 	ubfx	r0, r0, #3, #11
    8fd8:	4770      	bx	lr
	...

00008fdc <_usb_d_dev_ep_init>:
{
    8fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    8fde:	fa4f fe80 	sxtb.w	lr, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    8fe2:	f010 050f 	ands.w	r5, r0, #15
    8fe6:	d04d      	beq.n	9084 <_usb_d_dev_ep_init+0xa8>
    8fe8:	f1be 0f00 	cmp.w	lr, #0
    8fec:	bfb4      	ite	lt
    8fee:	1d6c      	addlt	r4, r5, #5
    8ff0:	462c      	movge	r4, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    8ff2:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    8ff6:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N) {
    8ff8:	2d05      	cmp	r5, #5
    8ffa:	d947      	bls.n	908c <_usb_d_dev_ep_init+0xb0>
		return -USB_ERR_PARAM;
    8ffc:	f06f 0011 	mvn.w	r0, #17
    9000:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    9002:	f1be 0f00 	cmp.w	lr, #0
    9006:	db1b      	blt.n	9040 <_usb_d_dev_ep_init+0x64>
    9008:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    900c:	4e37      	ldr	r6, [pc, #220]	; (90ec <_usb_d_dev_ep_init+0x110>)
    900e:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    9012:	2d00      	cmp	r5, #0
    9014:	d15e      	bne.n	90d4 <_usb_d_dev_ep_init+0xf8>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    9016:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    901a:	4d34      	ldr	r5, [pc, #208]	; (90ec <_usb_d_dev_ep_init+0x110>)
    901c:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
    9020:	4d33      	ldr	r5, [pc, #204]	; (90f0 <_usb_d_dev_ep_init+0x114>)
    9022:	00a6      	lsls	r6, r4, #2
    9024:	1933      	adds	r3, r6, r4
    9026:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    902a:	f8c3 70e0 	str.w	r7, [r3, #224]	; 0xe0
	ept->size     = max_pkt_siz;
    902e:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	ept->flags.u8 = (ep_type + 1);
    9032:	3101      	adds	r1, #1
    9034:	f883 10e7 	strb.w	r1, [r3, #231]	; 0xe7
	ept->ep       = ep;
    9038:	f883 00e6 	strb.w	r0, [r3, #230]	; 0xe6
	return USB_OK;
    903c:	2000      	movs	r0, #0
    903e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    9040:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    9044:	4e29      	ldr	r6, [pc, #164]	; (90ec <_usb_d_dev_ep_init+0x110>)
    9046:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    904a:	686d      	ldr	r5, [r5, #4]
    904c:	b935      	cbnz	r5, 905c <_usb_d_dev_ep_init+0x80>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    904e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9052:	4d26      	ldr	r5, [pc, #152]	; (90ec <_usb_d_dev_ep_init+0x110>)
    9054:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    9058:	685f      	ldr	r7, [r3, #4]
    905a:	e7e1      	b.n	9020 <_usb_d_dev_ep_init+0x44>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    905c:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    9060:	4e22      	ldr	r6, [pc, #136]	; (90ec <_usb_d_dev_ep_init+0x110>)
    9062:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    9066:	896d      	ldrh	r5, [r5, #10]
    9068:	4295      	cmp	r5, r2
    906a:	daf0      	bge.n	904e <_usb_d_dev_ep_init+0x72>
		return -USB_ERR_FUNC;
    906c:	f06f 0012 	mvn.w	r0, #18
    9070:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    9072:	f06f 0013 	mvn.w	r0, #19
    9076:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    9078:	f06f 0013 	mvn.w	r0, #19
    907c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    907e:	f06f 0012 	mvn.w	r0, #18
    9082:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    9084:	f001 0103 	and.w	r1, r1, #3
	return &dev_inst.ep[ep_index];
    9088:	2400      	movs	r4, #0
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    908a:	4623      	mov	r3, r4
	if (ept->ep != 0xFF) {
    908c:	eb04 0684 	add.w	r6, r4, r4, lsl #2
    9090:	4f17      	ldr	r7, [pc, #92]	; (90f0 <_usb_d_dev_ep_init+0x114>)
    9092:	eb07 0686 	add.w	r6, r7, r6, lsl #2
    9096:	f896 60e6 	ldrb.w	r6, [r6, #230]	; 0xe6
    909a:	2eff      	cmp	r6, #255	; 0xff
    909c:	d1e9      	bne.n	9072 <_usb_d_dev_ep_init+0x96>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    909e:	2900      	cmp	r1, #0
    90a0:	d1af      	bne.n	9002 <_usb_d_dev_ep_init+0x26>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    90a2:	b125      	cbz	r5, 90ae <_usb_d_dev_ep_init+0xd2>
    90a4:	f1be 0f00 	cmp.w	lr, #0
    90a8:	bfa4      	itt	ge
    90aa:	3505      	addge	r5, #5
    90ac:	b2ed      	uxtbge	r5, r5
		if (ept_in->ep != 0xFF) {
    90ae:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    90b2:	4e0f      	ldr	r6, [pc, #60]	; (90f0 <_usb_d_dev_ep_init+0x114>)
    90b4:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    90b8:	f895 50e6 	ldrb.w	r5, [r5, #230]	; 0xe6
    90bc:	2dff      	cmp	r5, #255	; 0xff
    90be:	d1db      	bne.n	9078 <_usb_d_dev_ep_init+0x9c>
		if (pcfg->cache == NULL) {
    90c0:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    90c4:	4e09      	ldr	r6, [pc, #36]	; (90ec <_usb_d_dev_ep_init+0x110>)
    90c6:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    90ca:	2d00      	cmp	r5, #0
    90cc:	d0d7      	beq.n	907e <_usb_d_dev_ep_init+0xa2>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    90ce:	f1be 0f00 	cmp.w	lr, #0
    90d2:	dbb5      	blt.n	9040 <_usb_d_dev_ep_init+0x64>
    90d4:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    90d8:	4e04      	ldr	r6, [pc, #16]	; (90ec <_usb_d_dev_ep_init+0x110>)
    90da:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    90de:	892d      	ldrh	r5, [r5, #8]
    90e0:	4295      	cmp	r5, r2
    90e2:	da98      	bge.n	9016 <_usb_d_dev_ep_init+0x3a>
		return -USB_ERR_FUNC;
    90e4:	f06f 0012 	mvn.w	r0, #18
    90e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    90ea:	bf00      	nop
    90ec:	0000e078 	.word	0x0000e078
    90f0:	200009a8 	.word	0x200009a8

000090f4 <_usb_d_dev_ep_deinit>:
{
    90f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    90f6:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    90f8:	f010 060f 	ands.w	r6, r0, #15
    90fc:	d00e      	beq.n	911c <_usb_d_dev_ep_deinit+0x28>
    90fe:	2f00      	cmp	r7, #0
    9100:	bfb4      	ite	lt
    9102:	1d73      	addlt	r3, r6, #5
    9104:	4633      	movge	r3, r6
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    9106:	2e05      	cmp	r6, #5
    9108:	d900      	bls.n	910c <_usb_d_dev_ep_deinit+0x18>
    910a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
    910c:	461d      	mov	r5, r3
    910e:	3301      	adds	r3, #1
    9110:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    9114:	4a24      	ldr	r2, [pc, #144]	; (91a8 <_usb_d_dev_ep_deinit+0xb4>)
    9116:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    911a:	e002      	b.n	9122 <_usb_d_dev_ep_deinit+0x2e>
    911c:	f8df e094 	ldr.w	lr, [pc, #148]	; 91b4 <_usb_d_dev_ep_deinit+0xc0>
    9120:	2500      	movs	r5, #0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    9122:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    9126:	4a21      	ldr	r2, [pc, #132]	; (91ac <_usb_d_dev_ep_deinit+0xb8>)
    9128:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    912c:	f893 20e6 	ldrb.w	r2, [r3, #230]	; 0xe6
    9130:	2aff      	cmp	r2, #255	; 0xff
    9132:	d0ea      	beq.n	910a <_usb_d_dev_ep_deinit+0x16>
    9134:	4604      	mov	r4, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    9136:	2203      	movs	r2, #3
    9138:	0ff9      	lsrs	r1, r7, #31
    913a:	4670      	mov	r0, lr
    913c:	4b1c      	ldr	r3, [pc, #112]	; (91b0 <_usb_d_dev_ep_deinit+0xbc>)
    913e:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    9140:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    9144:	4a19      	ldr	r2, [pc, #100]	; (91ac <_usb_d_dev_ep_deinit+0xb8>)
    9146:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    914a:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    914e:	f003 0307 	and.w	r3, r3, #7
    9152:	2b01      	cmp	r3, #1
    9154:	d016      	beq.n	9184 <_usb_d_dev_ep_deinit+0x90>
	} else if (USB_EP_GET_DIR(ep)) {
    9156:	2f00      	cmp	r7, #0
    9158:	db1b      	blt.n	9192 <_usb_d_dev_ep_deinit+0x9e>
    915a:	0160      	lsls	r0, r4, #5
    915c:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    9160:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
    9164:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    9168:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
	ept->flags.u8 = 0;
    916c:	4b0f      	ldr	r3, [pc, #60]	; (91ac <_usb_d_dev_ep_deinit+0xb8>)
    916e:	00aa      	lsls	r2, r5, #2
    9170:	1951      	adds	r1, r2, r5
    9172:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    9176:	2000      	movs	r0, #0
    9178:	f881 00e7 	strb.w	r0, [r1, #231]	; 0xe7
	ept->ep       = 0xFF;
    917c:	22ff      	movs	r2, #255	; 0xff
    917e:	f881 20e6 	strb.w	r2, [r1, #230]	; 0xe6
    9182:	e7c2      	b.n	910a <_usb_d_dev_ep_deinit+0x16>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    9184:	0160      	lsls	r0, r4, #5
    9186:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    918a:	2300      	movs	r3, #0
    918c:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
    9190:	e7ec      	b.n	916c <_usb_d_dev_ep_deinit+0x78>
    9192:	0176      	lsls	r6, r6, #5
    9194:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    9198:	f896 3100 	ldrb.w	r3, [r6, #256]	; 0x100
    919c:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    91a0:	f886 3100 	strb.w	r3, [r6, #256]	; 0x100
    91a4:	e7e2      	b.n	916c <_usb_d_dev_ep_deinit+0x78>
    91a6:	bf00      	nop
    91a8:	20000a68 	.word	0x20000a68
    91ac:	200009a8 	.word	0x200009a8
    91b0:	0000868d 	.word	0x0000868d
    91b4:	20000a7c 	.word	0x20000a7c

000091b8 <_usb_d_dev_ep_enable>:
{
    91b8:	b4f0      	push	{r4, r5, r6, r7}
    91ba:	b246      	sxtb	r6, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    91bc:	f010 000f 	ands.w	r0, r0, #15
    91c0:	f000 80a7 	beq.w	9312 <_usb_d_dev_ep_enable+0x15a>
    91c4:	2e00      	cmp	r6, #0
    91c6:	bfb4      	ite	lt
    91c8:	1d43      	addlt	r3, r0, #5
    91ca:	4603      	movge	r3, r0
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    91cc:	4605      	mov	r5, r0
    91ce:	0142      	lsls	r2, r0, #5
    91d0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    91d4:	f892 4100 	ldrb.w	r4, [r2, #256]	; 0x100
    91d8:	b2e4      	uxtb	r4, r4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    91da:	2805      	cmp	r0, #5
    91dc:	f240 80a0 	bls.w	9320 <_usb_d_dev_ep_enable+0x168>
		return -USB_ERR_PARAM;
    91e0:	f06f 0011 	mvn.w	r0, #17
    91e4:	e07d      	b.n	92e2 <_usb_d_dev_ep_enable+0x12a>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    91e6:	f014 0f77 	tst.w	r4, #119	; 0x77
    91ea:	f040 8089 	bne.w	9300 <_usb_d_dev_ep_enable+0x148>
    91ee:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    91f2:	2111      	movs	r1, #17
    91f4:	f882 1100 	strb.w	r1, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    91f8:	4c9b      	ldr	r4, [pc, #620]	; (9468 <_usb_d_dev_ep_enable+0x2b0>)
    91fa:	eb04 0187 	add.w	r1, r4, r7, lsl #2
    91fe:	f8b1 10e4 	ldrh.w	r1, [r1, #228]	; 0xe4
    9202:	4c9a      	ldr	r4, [pc, #616]	; (946c <_usb_d_dev_ep_enable+0x2b4>)
    9204:	ea04 3481 	and.w	r4, r4, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9208:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    920c:	f200 80cd 	bhi.w	93aa <_usb_d_dev_ep_enable+0x1f2>
    9210:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    9214:	f200 8112 	bhi.w	943c <_usb_d_dev_ep_enable+0x284>
    9218:	2980      	cmp	r1, #128	; 0x80
    921a:	f200 8101 	bhi.w	9420 <_usb_d_dev_ep_enable+0x268>
    921e:	2940      	cmp	r1, #64	; 0x40
    9220:	f200 8113 	bhi.w	944a <_usb_d_dev_ep_enable+0x292>
    9224:	2920      	cmp	r1, #32
    9226:	f200 8102 	bhi.w	942e <_usb_d_dev_ep_enable+0x276>
    922a:	2910      	cmp	r1, #16
    922c:	f200 8114 	bhi.w	9458 <_usb_d_dev_ep_enable+0x2a0>
    9230:	2908      	cmp	r1, #8
    9232:	bf94      	ite	ls
    9234:	2600      	movls	r6, #0
    9236:	2601      	movhi	r6, #1
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9238:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    923c:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    923e:	f3c1 010d 	ubfx	r1, r1, #0, #14
    9242:	e0b8      	b.n	93b6 <_usb_d_dev_ep_enable+0x1fe>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    9244:	f014 0f70 	tst.w	r4, #112	; 0x70
    9248:	d15d      	bne.n	9306 <_usb_d_dev_ep_enable+0x14e>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    924a:	4e87      	ldr	r6, [pc, #540]	; (9468 <_usb_d_dev_ep_enable+0x2b0>)
    924c:	009f      	lsls	r7, r3, #2
    924e:	18f9      	adds	r1, r7, r3
    9250:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    9254:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    9258:	0109      	lsls	r1, r1, #4
    925a:	f001 0170 	and.w	r1, r1, #112	; 0x70
    925e:	430c      	orrs	r4, r1
    9260:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    9264:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9268:	443b      	add	r3, r7
    926a:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    926e:	f8b6 30e4 	ldrh.w	r3, [r6, #228]	; 0xe4
    9272:	f3c3 010d 	ubfx	r1, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9276:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    927a:	d80f      	bhi.n	929c <_usb_d_dev_ep_enable+0xe4>
    927c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    9280:	d819      	bhi.n	92b6 <_usb_d_dev_ep_enable+0xfe>
    9282:	2b80      	cmp	r3, #128	; 0x80
    9284:	d819      	bhi.n	92ba <_usb_d_dev_ep_enable+0x102>
    9286:	2b40      	cmp	r3, #64	; 0x40
    9288:	d819      	bhi.n	92be <_usb_d_dev_ep_enable+0x106>
    928a:	2b20      	cmp	r3, #32
    928c:	d819      	bhi.n	92c2 <_usb_d_dev_ep_enable+0x10a>
    928e:	2b10      	cmp	r3, #16
    9290:	d819      	bhi.n	92c6 <_usb_d_dev_ep_enable+0x10e>
    9292:	2b08      	cmp	r3, #8
    9294:	bf94      	ite	ls
    9296:	2300      	movls	r3, #0
    9298:	2301      	movhi	r3, #1
    929a:	e000      	b.n	929e <_usb_d_dev_ep_enable+0xe6>
    929c:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    929e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
    92a2:	6143      	str	r3, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    92a4:	2380      	movs	r3, #128	; 0x80
    92a6:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    92aa:	4b6f      	ldr	r3, [pc, #444]	; (9468 <_usb_d_dev_ep_enable+0x2b0>)
    92ac:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    92b0:	2000      	movs	r0, #0
    92b2:	76a8      	strb	r0, [r5, #26]
    92b4:	e015      	b.n	92e2 <_usb_d_dev_ep_enable+0x12a>
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    92b6:	2306      	movs	r3, #6
    92b8:	e7f1      	b.n	929e <_usb_d_dev_ep_enable+0xe6>
    92ba:	2305      	movs	r3, #5
    92bc:	e7ef      	b.n	929e <_usb_d_dev_ep_enable+0xe6>
    92be:	2304      	movs	r3, #4
    92c0:	e7ed      	b.n	929e <_usb_d_dev_ep_enable+0xe6>
    92c2:	2303      	movs	r3, #3
    92c4:	e7eb      	b.n	929e <_usb_d_dev_ep_enable+0xe6>
    92c6:	2302      	movs	r3, #2
    92c8:	e7e9      	b.n	929e <_usb_d_dev_ep_enable+0xe6>
    92ca:	2107      	movs	r1, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    92cc:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    92d0:	6043      	str	r3, [r0, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    92d2:	2340      	movs	r3, #64	; 0x40
    92d4:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
    92d8:	4b63      	ldr	r3, [pc, #396]	; (9468 <_usb_d_dev_ep_enable+0x2b0>)
    92da:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    92de:	2000      	movs	r0, #0
    92e0:	72a8      	strb	r0, [r5, #10]
}
    92e2:	bcf0      	pop	{r4, r5, r6, r7}
    92e4:	4770      	bx	lr
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    92e6:	2106      	movs	r1, #6
    92e8:	e7f0      	b.n	92cc <_usb_d_dev_ep_enable+0x114>
    92ea:	2105      	movs	r1, #5
    92ec:	e7ee      	b.n	92cc <_usb_d_dev_ep_enable+0x114>
    92ee:	2104      	movs	r1, #4
    92f0:	e7ec      	b.n	92cc <_usb_d_dev_ep_enable+0x114>
    92f2:	2103      	movs	r1, #3
    92f4:	e7ea      	b.n	92cc <_usb_d_dev_ep_enable+0x114>
    92f6:	2102      	movs	r1, #2
    92f8:	e7e8      	b.n	92cc <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
    92fa:	f06f 0011 	mvn.w	r0, #17
    92fe:	e7f0      	b.n	92e2 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    9300:	f06f 0013 	mvn.w	r0, #19
    9304:	e7ed      	b.n	92e2 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    9306:	f06f 0013 	mvn.w	r0, #19
    930a:	e7ea      	b.n	92e2 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    930c:	f06f 0013 	mvn.w	r0, #19
    9310:	e7e7      	b.n	92e2 <_usb_d_dev_ep_enable+0x12a>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    9312:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    9316:	f893 4100 	ldrb.w	r4, [r3, #256]	; 0x100
    931a:	b2e4      	uxtb	r4, r4
    931c:	2500      	movs	r5, #0
	return &dev_inst.ep[ep_index];
    931e:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    9320:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    9324:	4950      	ldr	r1, [pc, #320]	; (9468 <_usb_d_dev_ep_enable+0x2b0>)
    9326:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    932a:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    932e:	2aff      	cmp	r2, #255	; 0xff
    9330:	d0e3      	beq.n	92fa <_usb_d_dev_ep_enable+0x142>
    9332:	016a      	lsls	r2, r5, #5
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    9334:	1888      	adds	r0, r1, r2
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    9336:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    933a:	eb01 0187 	add.w	r1, r1, r7, lsl #2
    933e:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    9342:	f001 0107 	and.w	r1, r1, #7
    9346:	2901      	cmp	r1, #1
    9348:	f43f af4d 	beq.w	91e6 <_usb_d_dev_ep_enable+0x2e>
	} else if (dir) {
    934c:	2e00      	cmp	r6, #0
    934e:	f6ff af79 	blt.w	9244 <_usb_d_dev_ep_enable+0x8c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    9352:	f014 0f07 	tst.w	r4, #7
    9356:	d1d9      	bne.n	930c <_usb_d_dev_ep_enable+0x154>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    9358:	4e43      	ldr	r6, [pc, #268]	; (9468 <_usb_d_dev_ep_enable+0x2b0>)
    935a:	009f      	lsls	r7, r3, #2
    935c:	18f9      	adds	r1, r7, r3
    935e:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    9362:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    9366:	f001 0107 	and.w	r1, r1, #7
    936a:	430c      	orrs	r4, r1
    936c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    9370:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    9374:	443b      	add	r3, r7
    9376:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    937a:	f8b6 10e4 	ldrh.w	r1, [r6, #228]	; 0xe4
    937e:	4b3b      	ldr	r3, [pc, #236]	; (946c <_usb_d_dev_ep_enable+0x2b4>)
    9380:	ea03 3381 	and.w	r3, r3, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9384:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    9388:	d89f      	bhi.n	92ca <_usb_d_dev_ep_enable+0x112>
    938a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    938e:	d8aa      	bhi.n	92e6 <_usb_d_dev_ep_enable+0x12e>
    9390:	2980      	cmp	r1, #128	; 0x80
    9392:	d8aa      	bhi.n	92ea <_usb_d_dev_ep_enable+0x132>
    9394:	2940      	cmp	r1, #64	; 0x40
    9396:	d8aa      	bhi.n	92ee <_usb_d_dev_ep_enable+0x136>
    9398:	2920      	cmp	r1, #32
    939a:	d8aa      	bhi.n	92f2 <_usb_d_dev_ep_enable+0x13a>
    939c:	2910      	cmp	r1, #16
    939e:	d8aa      	bhi.n	92f6 <_usb_d_dev_ep_enable+0x13e>
    93a0:	2908      	cmp	r1, #8
    93a2:	bf94      	ite	ls
    93a4:	2100      	movls	r1, #0
    93a6:	2101      	movhi	r1, #1
    93a8:	e790      	b.n	92cc <_usb_d_dev_ep_enable+0x114>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    93aa:	f044 44e0 	orr.w	r4, r4, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    93ae:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    93b0:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    93b4:	2607      	movs	r6, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    93b6:	ea41 7106 	orr.w	r1, r1, r6, lsl #28
    93ba:	6141      	str	r1, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    93bc:	2640      	movs	r6, #64	; 0x40
    93be:	f882 6105 	strb.w	r6, [r2, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    93c2:	2180      	movs	r1, #128	; 0x80
    93c4:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    93c8:	4f27      	ldr	r7, [pc, #156]	; (9468 <_usb_d_dev_ep_enable+0x2b0>)
    93ca:	eb07 1545 	add.w	r5, r7, r5, lsl #5
    93ce:	2000      	movs	r0, #0
    93d0:	72a8      	strb	r0, [r5, #10]
    93d2:	76a8      	strb	r0, [r5, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    93d4:	009c      	lsls	r4, r3, #2
    93d6:	18e1      	adds	r1, r4, r3
    93d8:	eb07 0181 	add.w	r1, r7, r1, lsl #2
    93dc:	f891 20e6 	ldrb.w	r2, [r1, #230]	; 0xe6
    93e0:	f002 020f 	and.w	r2, r2, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    93e4:	f8d1 50e0 	ldr.w	r5, [r1, #224]	; 0xe0
	bank->ADDR.reg          = addr;
    93e8:	0152      	lsls	r2, r2, #5
    93ea:	18b9      	adds	r1, r7, r2
    93ec:	50bd      	str	r5, [r7, r2]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    93ee:	4423      	add	r3, r4
    93f0:	eb07 0383 	add.w	r3, r7, r3, lsl #2
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    93f4:	f8b3 40e4 	ldrh.w	r4, [r3, #228]	; 0xe4
    93f8:	684b      	ldr	r3, [r1, #4]
    93fa:	f364 339b 	bfi	r3, r4, #14, #14
    93fe:	604b      	str	r3, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    9400:	684b      	ldr	r3, [r1, #4]
    9402:	f360 030d 	bfi	r3, r0, #0, #14
    9406:	604b      	str	r3, [r1, #4]
    9408:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    940c:	21b0      	movs	r1, #176	; 0xb0
    940e:	f883 1104 	strb.w	r1, [r3, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    9412:	f883 6105 	strb.w	r6, [r3, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    9416:	461a      	mov	r2, r3
    9418:	2310      	movs	r3, #16
    941a:	f882 3109 	strb.w	r3, [r2, #265]	; 0x109
    941e:	e760      	b.n	92e2 <_usb_d_dev_ep_enable+0x12a>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9420:	f044 44a0 	orr.w	r4, r4, #1342177280	; 0x50000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    9424:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9426:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    942a:	2605      	movs	r6, #5
    942c:	e7c3      	b.n	93b6 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    942e:	f044 5440 	orr.w	r4, r4, #805306368	; 0x30000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    9432:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9434:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9438:	2603      	movs	r6, #3
    943a:	e7bc      	b.n	93b6 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    943c:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    9440:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9442:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9446:	2606      	movs	r6, #6
    9448:	e7b5      	b.n	93b6 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    944a:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    944e:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9450:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9454:	2604      	movs	r6, #4
    9456:	e7ae      	b.n	93b6 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9458:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    945c:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    945e:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9462:	2602      	movs	r6, #2
    9464:	e7a7      	b.n	93b6 <_usb_d_dev_ep_enable+0x1fe>
    9466:	bf00      	nop
    9468:	200009a8 	.word	0x200009a8
    946c:	0fffc000 	.word	0x0fffc000

00009470 <_usb_d_dev_ep_stall>:
{
    9470:	b470      	push	{r4, r5, r6}
    9472:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    9474:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    9476:	f010 000f 	ands.w	r0, r0, #15
    947a:	d008      	beq.n	948e <_usb_d_dev_ep_stall+0x1e>
    947c:	2b00      	cmp	r3, #0
    947e:	bfb4      	ite	lt
    9480:	1d43      	addlt	r3, r0, #5
    9482:	4603      	movge	r3, r0
	if (epn > CONF_USB_D_MAX_EP_N) {
    9484:	2805      	cmp	r0, #5
    9486:	d903      	bls.n	9490 <_usb_d_dev_ep_stall+0x20>
		return -USB_ERR_PARAM;
    9488:	f06f 0011 	mvn.w	r0, #17
    948c:	e018      	b.n	94c0 <_usb_d_dev_ep_stall+0x50>
	return &dev_inst.ep[ep_index];
    948e:	2300      	movs	r3, #0
	if (USB_EP_STALL_SET == ctrl) {
    9490:	2901      	cmp	r1, #1
    9492:	d017      	beq.n	94c4 <_usb_d_dev_ep_stall+0x54>
	} else if (USB_EP_STALL_CLR == ctrl) {
    9494:	2900      	cmp	r1, #0
    9496:	d03a      	beq.n	950e <_usb_d_dev_ep_stall+0x9e>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    9498:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    949c:	4a45      	ldr	r2, [pc, #276]	; (95b4 <_usb_d_dev_ep_stall+0x144>)
    949e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    94a2:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    94a6:	f003 030f 	and.w	r3, r3, #15
    94aa:	015b      	lsls	r3, r3, #5
    94ac:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    94b0:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    94b4:	2310      	movs	r3, #16
    94b6:	40a3      	lsls	r3, r4
    94b8:	421a      	tst	r2, r3
    94ba:	bf14      	ite	ne
    94bc:	2001      	movne	r0, #1
    94be:	2000      	moveq	r0, #0
}
    94c0:	bc70      	pop	{r4, r5, r6}
    94c2:	4770      	bx	lr
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    94c4:	2510      	movs	r5, #16
    94c6:	40a5      	lsls	r5, r4
    94c8:	b2ed      	uxtb	r5, r5
	uint8_t epn = USB_EP_GET_N(ept->ep);
    94ca:	493a      	ldr	r1, [pc, #232]	; (95b4 <_usb_d_dev_ep_stall+0x144>)
    94cc:	009e      	lsls	r6, r3, #2
    94ce:	18f2      	adds	r2, r6, r3
    94d0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    94d4:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    94d8:	f002 020f 	and.w	r2, r2, #15
    94dc:	0150      	lsls	r0, r2, #5
    94de:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    94e2:	f880 5105 	strb.w	r5, [r0, #261]	; 0x105
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    94e6:	2020      	movs	r0, #32
    94e8:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    94ec:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    94ee:	0152      	lsls	r2, r2, #5
    94f0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    94f4:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    94f8:	4433      	add	r3, r6
    94fa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    94fe:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    9502:	f042 0208 	orr.w	r2, r2, #8
    9506:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    950a:	2000      	movs	r0, #0
    950c:	e7d8      	b.n	94c0 <_usb_d_dev_ep_stall+0x50>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    950e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    9512:	4928      	ldr	r1, [pc, #160]	; (95b4 <_usb_d_dev_ep_stall+0x144>)
    9514:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    9518:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    951c:	f002 020f 	and.w	r2, r2, #15
    9520:	0151      	lsls	r1, r2, #5
    9522:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    9526:	f891 5106 	ldrb.w	r5, [r1, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    952a:	2010      	movs	r0, #16
    952c:	40a0      	lsls	r0, r4
	if (!is_stalled) {
    952e:	4205      	tst	r5, r0
    9530:	d03c      	beq.n	95ac <_usb_d_dev_ep_stall+0x13c>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    9532:	b2c0      	uxtb	r0, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    9534:	f881 0104 	strb.w	r0, [r1, #260]	; 0x104
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    9538:	2020      	movs	r0, #32
    953a:	40a0      	lsls	r0, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    953c:	b2c5      	uxtb	r5, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    953e:	f881 5108 	strb.w	r5, [r1, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    9542:	f891 2107 	ldrb.w	r2, [r1, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    9546:	4202      	tst	r2, r0
    9548:	d007      	beq.n	955a <_usb_d_dev_ep_stall+0xea>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    954a:	f881 5107 	strb.w	r5, [r1, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    954e:	2201      	movs	r2, #1
    9550:	fa02 f404 	lsl.w	r4, r2, r4
    9554:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    9556:	f881 4104 	strb.w	r4, [r1, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    955a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    955e:	4815      	ldr	r0, [pc, #84]	; (95b4 <_usb_d_dev_ep_stall+0x144>)
    9560:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    9564:	f892 20e7 	ldrb.w	r2, [r2, #231]	; 0xe7
    9568:	f002 0207 	and.w	r2, r2, #7
    956c:	2a01      	cmp	r2, #1
    956e:	d00c      	beq.n	958a <_usb_d_dev_ep_stall+0x11a>
		ept->flags.bits.is_stalled = 0;
    9570:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    9574:	4a0f      	ldr	r2, [pc, #60]	; (95b4 <_usb_d_dev_ep_stall+0x144>)
    9576:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    957a:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    957e:	f36f 02c3 	bfc	r2, #3, #1
    9582:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    9586:	2000      	movs	r0, #0
    9588:	e79a      	b.n	94c0 <_usb_d_dev_ep_stall+0x50>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    958a:	f891 2106 	ldrb.w	r2, [r1, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    958e:	f012 0f30 	tst.w	r2, #48	; 0x30
    9592:	d10d      	bne.n	95b0 <_usb_d_dev_ep_stall+0x140>
			ept->flags.bits.is_stalled = 0;
    9594:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    9598:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    959c:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    95a0:	f36f 02c3 	bfc	r2, #3, #1
    95a4:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    95a8:	2000      	movs	r0, #0
    95aa:	e789      	b.n	94c0 <_usb_d_dev_ep_stall+0x50>
    95ac:	2000      	movs	r0, #0
    95ae:	e787      	b.n	94c0 <_usb_d_dev_ep_stall+0x50>
    95b0:	2000      	movs	r0, #0
    95b2:	e785      	b.n	94c0 <_usb_d_dev_ep_stall+0x50>
    95b4:	200009a8 	.word	0x200009a8

000095b8 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    95b8:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    95ba:	f000 040f 	and.w	r4, r0, #15
    95be:	0163      	lsls	r3, r4, #5
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    95c0:	4a14      	ldr	r2, [pc, #80]	; (9614 <_usb_d_dev_ep_read_req+0x5c>)
    95c2:	18d0      	adds	r0, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    95c4:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    95c6:	6840      	ldr	r0, [r0, #4]
    95c8:	f3c0 000d 	ubfx	r0, r0, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    95cc:	2c05      	cmp	r4, #5
    95ce:	d817      	bhi.n	9600 <_usb_d_dev_ep_read_req+0x48>
    95d0:	b1c9      	cbz	r1, 9606 <_usb_d_dev_ep_read_req+0x4e>
    95d2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    95d6:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
    95da:	b2d2      	uxtb	r2, r2
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    95dc:	2a11      	cmp	r2, #17
    95de:	d115      	bne.n	960c <_usb_d_dev_ep_read_req+0x54>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    95e0:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    95e4:	f012 0f10 	tst.w	r2, #16
    95e8:	d102      	bne.n	95f0 <_usb_d_dev_ep_read_req+0x38>
		return ERR_NONE;
    95ea:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    95ec:	bc30      	pop	{r4, r5}
    95ee:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    95f0:	682c      	ldr	r4, [r5, #0]
    95f2:	686a      	ldr	r2, [r5, #4]
    95f4:	600c      	str	r4, [r1, #0]
    95f6:	604a      	str	r2, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    95f8:	2210      	movs	r2, #16
    95fa:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	return bytes;
    95fe:	e7f5      	b.n	95ec <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_PARAM;
    9600:	f06f 0011 	mvn.w	r0, #17
    9604:	e7f2      	b.n	95ec <_usb_d_dev_ep_read_req+0x34>
    9606:	f06f 0011 	mvn.w	r0, #17
    960a:	e7ef      	b.n	95ec <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_FUNC;
    960c:	f06f 0012 	mvn.w	r0, #18
    9610:	e7ec      	b.n	95ec <_usb_d_dev_ep_read_req+0x34>
    9612:	bf00      	nop
    9614:	200009a8 	.word	0x200009a8

00009618 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    9618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    961c:	b083      	sub	sp, #12
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    961e:	7a03      	ldrb	r3, [r0, #8]
    9620:	b25e      	sxtb	r6, r3
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    9622:	f013 030f 	ands.w	r3, r3, #15
    9626:	f000 80c2 	beq.w	97ae <_usb_d_dev_ep_trans+0x196>
    962a:	2e00      	cmp	r6, #0
    962c:	bfb4      	ite	lt
    962e:	1d5a      	addlt	r2, r3, #5
    9630:	461a      	movge	r2, r3
	return &dev_inst.ep[ep_index];
    9632:	4614      	mov	r4, r2
    9634:	4969      	ldr	r1, [pc, #420]	; (97dc <_usb_d_dev_ep_trans+0x1c4>)
    9636:	f101 07c0 	add.w	r7, r1, #192	; 0xc0
    963a:	1c55      	adds	r5, r2, #1
    963c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    9640:	eb07 0785 	add.w	r7, r7, r5, lsl #2
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    9644:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    9648:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    964c:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    9650:	f240 31ff 	movw	r1, #1023	; 0x3ff
    9654:	428a      	cmp	r2, r1
    9656:	d025      	beq.n	96a4 <_usb_d_dev_ep_trans+0x8c>
    9658:	1e55      	subs	r5, r2, #1
    965a:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    965c:	6841      	ldr	r1, [r0, #4]
    965e:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    9660:	2b05      	cmp	r3, #5
    9662:	f200 8092 	bhi.w	978a <_usb_d_dev_ep_trans+0x172>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    9666:	6803      	ldr	r3, [r0, #0]
    9668:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    966c:	d31c      	bcc.n	96a8 <_usb_d_dev_ep_trans+0x90>
    966e:	eb03 0c01 	add.w	ip, r3, r1
    9672:	f8df e180 	ldr.w	lr, [pc, #384]	; 97f4 <_usb_d_dev_ep_trans+0x1dc>
    9676:	45f4      	cmp	ip, lr
    9678:	d816      	bhi.n	96a8 <_usb_d_dev_ep_trans+0x90>
    967a:	f013 0f03 	tst.w	r3, #3
    967e:	d113      	bne.n	96a8 <_usb_d_dev_ep_trans+0x90>
	    || (!dir && (trans->size < ept->size))) {
    9680:	2e00      	cmp	r6, #0
    9682:	db2a      	blt.n	96da <_usb_d_dev_ep_trans+0xc2>
    9684:	428a      	cmp	r2, r1
    9686:	f200 809c 	bhi.w	97c2 <_usb_d_dev_ep_trans+0x1aa>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
    968a:	b34d      	cbz	r5, 96e0 <_usb_d_dev_ep_trans+0xc8>
		if (!ept->cache) {
    968c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    9690:	4a52      	ldr	r2, [pc, #328]	; (97dc <_usb_d_dev_ep_trans+0x1c4>)
    9692:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    9696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    969a:	2b00      	cmp	r3, #0
    969c:	d07b      	beq.n	9796 <_usb_d_dev_ep_trans+0x17e>
	bool use_cache = false;
    969e:	f04f 0800 	mov.w	r8, #0
    96a2:	e00c      	b.n	96be <_usb_d_dev_ep_trans+0xa6>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    96a4:	4615      	mov	r5, r2
    96a6:	e7d9      	b.n	965c <_usb_d_dev_ep_trans+0x44>
		if (!ept->cache) {
    96a8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    96ac:	4a4b      	ldr	r2, [pc, #300]	; (97dc <_usb_d_dev_ep_trans+0x1c4>)
    96ae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    96b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    96b6:	2b00      	cmp	r3, #0
    96b8:	d06a      	beq.n	9790 <_usb_d_dev_ep_trans+0x178>
		use_cache = true;
    96ba:	f04f 0801 	mov.w	r8, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    96be:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    96c2:	4a46      	ldr	r2, [pc, #280]	; (97dc <_usb_d_dev_ep_trans+0x1c4>)
    96c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    96c8:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    96cc:	f013 0f08 	tst.w	r3, #8
    96d0:	d009      	beq.n	96e6 <_usb_d_dev_ep_trans+0xce>
		return USB_HALTED;
    96d2:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    96d4:	b003      	add	sp, #12
    96d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	bool use_cache = false;
    96da:	f04f 0800 	mov.w	r8, #0
    96de:	e7ee      	b.n	96be <_usb_d_dev_ep_trans+0xa6>
    96e0:	f04f 0800 	mov.w	r8, #0
    96e4:	e7eb      	b.n	96be <_usb_d_dev_ep_trans+0xa6>
    96e6:	4682      	mov	sl, r0
	atomic_enter_critical(&flags);
    96e8:	a801      	add	r0, sp, #4
    96ea:	4b3d      	ldr	r3, [pc, #244]	; (97e0 <_usb_d_dev_ep_trans+0x1c8>)
    96ec:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    96ee:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    96f2:	4a3a      	ldr	r2, [pc, #232]	; (97dc <_usb_d_dev_ep_trans+0x1c4>)
    96f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    96f8:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    96fc:	f013 0f40 	tst.w	r3, #64	; 0x40
    9700:	d13c      	bne.n	977c <_usb_d_dev_ep_trans+0x164>
	ept->flags.bits.is_busy = 1;
    9702:	eb04 0984 	add.w	r9, r4, r4, lsl #2
    9706:	4b35      	ldr	r3, [pc, #212]	; (97dc <_usb_d_dev_ep_trans+0x1c4>)
    9708:	eb03 0989 	add.w	r9, r3, r9, lsl #2
    970c:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    9710:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9714:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	atomic_leave_critical(&flags);
    9718:	a801      	add	r0, sp, #4
    971a:	4b32      	ldr	r3, [pc, #200]	; (97e4 <_usb_d_dev_ep_trans+0x1cc>)
    971c:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    971e:	f8da 3000 	ldr.w	r3, [sl]
    9722:	f8c9 30d4 	str.w	r3, [r9, #212]	; 0xd4
	ept->trans_size  = trans->size;
    9726:	f8da 3004 	ldr.w	r3, [sl, #4]
    972a:	f8c9 30d8 	str.w	r3, [r9, #216]	; 0xd8
	ept->trans_count = 0;
    972e:	2300      	movs	r3, #0
    9730:	f8c9 30dc 	str.w	r3, [r9, #220]	; 0xdc
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    9734:	0ff2      	lsrs	r2, r6, #31
	ept->flags.bits.dir       = dir;
    9736:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    973a:	f362 13c7 	bfi	r3, r2, #7, #1
	ept->flags.bits.use_cache = use_cache;
    973e:	f368 1345 	bfi	r3, r8, #5, #1
    9742:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    9746:	f89a 3009 	ldrb.w	r3, [sl, #9]
    974a:	b1e3      	cbz	r3, 9786 <_usb_d_dev_ep_trans+0x16e>
    974c:	fab5 f585 	clz	r5, r5
    9750:	096d      	lsrs	r5, r5, #5
    9752:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    9756:	4b21      	ldr	r3, [pc, #132]	; (97dc <_usb_d_dev_ep_trans+0x1c4>)
    9758:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    975c:	f894 30e7 	ldrb.w	r3, [r4, #231]	; 0xe7
    9760:	f365 1304 	bfi	r3, r5, #4, #1
    9764:	f884 30e7 	strb.w	r3, [r4, #231]	; 0xe7
	if (dir) {
    9768:	2e00      	cmp	r6, #0
		_usb_d_dev_in_next(ept, false);
    976a:	f04f 0100 	mov.w	r1, #0
    976e:	4638      	mov	r0, r7
    9770:	bfb4      	ite	lt
    9772:	4b1d      	ldrlt	r3, [pc, #116]	; (97e8 <_usb_d_dev_ep_trans+0x1d0>)
		_usb_d_dev_out_next(ept, false);
    9774:	4b1d      	ldrge	r3, [pc, #116]	; (97ec <_usb_d_dev_ep_trans+0x1d4>)
    9776:	4798      	blx	r3
	return ERR_NONE;
    9778:	2000      	movs	r0, #0
    977a:	e7ab      	b.n	96d4 <_usb_d_dev_ep_trans+0xbc>
		atomic_leave_critical(&flags);
    977c:	a801      	add	r0, sp, #4
    977e:	4b19      	ldr	r3, [pc, #100]	; (97e4 <_usb_d_dev_ep_trans+0x1cc>)
    9780:	4798      	blx	r3
		return USB_BUSY;
    9782:	2001      	movs	r0, #1
    9784:	e7a6      	b.n	96d4 <_usb_d_dev_ep_trans+0xbc>
    9786:	2500      	movs	r5, #0
    9788:	e7e3      	b.n	9752 <_usb_d_dev_ep_trans+0x13a>
		return -USB_ERR_PARAM;
    978a:	f06f 0011 	mvn.w	r0, #17
    978e:	e7a1      	b.n	96d4 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    9790:	f06f 0012 	mvn.w	r0, #18
    9794:	e79e      	b.n	96d4 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_PARAM;
    9796:	f06f 0011 	mvn.w	r0, #17
    979a:	e79b      	b.n	96d4 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    979c:	f06f 0012 	mvn.w	r0, #18
    97a0:	e798      	b.n	96d4 <_usb_d_dev_ep_trans+0xbc>
	bool     size_n_aligned = (trans->size & size_mask);
    97a2:	6841      	ldr	r1, [r0, #4]
    97a4:	f3c1 0509 	ubfx	r5, r1, #0, #10
	return &dev_inst.ep[ep_index];
    97a8:	4f11      	ldr	r7, [pc, #68]	; (97f0 <_usb_d_dev_ep_trans+0x1d8>)
    97aa:	2400      	movs	r4, #0
    97ac:	e75b      	b.n	9666 <_usb_d_dev_ep_trans+0x4e>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    97ae:	4a0b      	ldr	r2, [pc, #44]	; (97dc <_usb_d_dev_ep_trans+0x1c4>)
    97b0:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    97b4:	f240 31ff 	movw	r1, #1023	; 0x3ff
    97b8:	428a      	cmp	r2, r1
    97ba:	d0f2      	beq.n	97a2 <_usb_d_dev_ep_trans+0x18a>
	return &dev_inst.ep[ep_index];
    97bc:	4f0c      	ldr	r7, [pc, #48]	; (97f0 <_usb_d_dev_ep_trans+0x1d8>)
    97be:	2400      	movs	r4, #0
    97c0:	e74a      	b.n	9658 <_usb_d_dev_ep_trans+0x40>
		if (!ept->cache) {
    97c2:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    97c6:	4a05      	ldr	r2, [pc, #20]	; (97dc <_usb_d_dev_ep_trans+0x1c4>)
    97c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    97cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    97d0:	2b00      	cmp	r3, #0
    97d2:	d0e3      	beq.n	979c <_usb_d_dev_ep_trans+0x184>
    97d4:	f04f 0801 	mov.w	r8, #1
    97d8:	e771      	b.n	96be <_usb_d_dev_ep_trans+0xa6>
    97da:	bf00      	nop
    97dc:	200009a8 	.word	0x200009a8
    97e0:	000049f1 	.word	0x000049f1
    97e4:	000049ff 	.word	0x000049ff
    97e8:	0000883d 	.word	0x0000883d
    97ec:	000089c1 	.word	0x000089c1
    97f0:	20000a7c 	.word	0x20000a7c
    97f4:	20041fff 	.word	0x20041fff

000097f8 <_usb_d_dev_register_callback>:
	return USB_OK;
}

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    97f8:	4b07      	ldr	r3, [pc, #28]	; (9818 <_usb_d_dev_register_callback+0x20>)
    97fa:	2900      	cmp	r1, #0
    97fc:	bf08      	it	eq
    97fe:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
    9800:	2801      	cmp	r0, #1
    9802:	d004      	beq.n	980e <_usb_d_dev_register_callback+0x16>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    9804:	b910      	cbnz	r0, 980c <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    9806:	4b05      	ldr	r3, [pc, #20]	; (981c <_usb_d_dev_register_callback+0x24>)
    9808:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
    980c:	4770      	bx	lr
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    980e:	4b03      	ldr	r3, [pc, #12]	; (981c <_usb_d_dev_register_callback+0x24>)
    9810:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
    9814:	4770      	bx	lr
    9816:	bf00      	nop
    9818:	000085ad 	.word	0x000085ad
    981c:	200009a8 	.word	0x200009a8

00009820 <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    9820:	4b0a      	ldr	r3, [pc, #40]	; (984c <_usb_d_dev_register_ep_callback+0x2c>)
    9822:	2900      	cmp	r1, #0
    9824:	bf08      	it	eq
    9826:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
    9828:	4603      	mov	r3, r0
    982a:	b138      	cbz	r0, 983c <_usb_d_dev_register_ep_callback+0x1c>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    982c:	2801      	cmp	r0, #1
    982e:	d009      	beq.n	9844 <_usb_d_dev_register_ep_callback+0x24>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    9830:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    9832:	bf04      	itt	eq
    9834:	4b06      	ldreq	r3, [pc, #24]	; (9850 <_usb_d_dev_register_ep_callback+0x30>)
    9836:	f8c3 10d0 	streq.w	r1, [r3, #208]	; 0xd0
    983a:	4770      	bx	lr
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    983c:	4b04      	ldr	r3, [pc, #16]	; (9850 <_usb_d_dev_register_ep_callback+0x30>)
    983e:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    9842:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    9844:	4b02      	ldr	r3, [pc, #8]	; (9850 <_usb_d_dev_register_ep_callback+0x30>)
    9846:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
    984a:	4770      	bx	lr
    984c:	000085ad 	.word	0x000085ad
    9850:	200009a8 	.word	0x200009a8

00009854 <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    9854:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    9856:	4b01      	ldr	r3, [pc, #4]	; (985c <USB_0_Handler+0x8>)
    9858:	4798      	blx	r3
    985a:	bd08      	pop	{r3, pc}
    985c:	00008bb1 	.word	0x00008bb1

00009860 <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    9860:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    9862:	4b01      	ldr	r3, [pc, #4]	; (9868 <USB_1_Handler+0x8>)
    9864:	4798      	blx	r3
    9866:	bd08      	pop	{r3, pc}
    9868:	00008bb1 	.word	0x00008bb1

0000986c <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    986c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    986e:	4b01      	ldr	r3, [pc, #4]	; (9874 <USB_2_Handler+0x8>)
    9870:	4798      	blx	r3
    9872:	bd08      	pop	{r3, pc}
    9874:	00008bb1 	.word	0x00008bb1

00009878 <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    9878:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    987a:	4b01      	ldr	r3, [pc, #4]	; (9880 <USB_3_Handler+0x8>)
    987c:	4798      	blx	r3
    987e:	bd08      	pop	{r3, pc}
    9880:	00008bb1 	.word	0x00008bb1

00009884 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    9884:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    9886:	4604      	mov	r4, r0
    9888:	b340      	cbz	r0, 98dc <_wdt_init+0x58>
    988a:	6800      	ldr	r0, [r0, #0]
    988c:	3000      	adds	r0, #0
    988e:	bf18      	it	ne
    9890:	2001      	movne	r0, #1
    9892:	2250      	movs	r2, #80	; 0x50
    9894:	4915      	ldr	r1, [pc, #84]	; (98ec <_wdt_init+0x68>)
    9896:	4b16      	ldr	r3, [pc, #88]	; (98f0 <_wdt_init+0x6c>)
    9898:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    989a:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    989c:	689a      	ldr	r2, [r3, #8]
    989e:	f012 0f0e 	tst.w	r2, #14
    98a2:	d1fb      	bne.n	989c <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    98a4:	781a      	ldrb	r2, [r3, #0]
    98a6:	09d2      	lsrs	r2, r2, #7
    98a8:	d11a      	bne.n	98e0 <_wdt_init+0x5c>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    98aa:	689a      	ldr	r2, [r3, #8]
    98ac:	f012 0f0e 	tst.w	r2, #14
    98b0:	d1fb      	bne.n	98aa <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    98b2:	781a      	ldrb	r2, [r3, #0]
    98b4:	f012 0f02 	tst.w	r2, #2
    98b8:	d115      	bne.n	98e6 <_wdt_init+0x62>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    98ba:	781a      	ldrb	r2, [r3, #0]
    98bc:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    98c0:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    98c2:	689a      	ldr	r2, [r3, #8]
    98c4:	f012 0f0e 	tst.w	r2, #14
    98c8:	d1fb      	bne.n	98c2 <_wdt_init+0x3e>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    98ca:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    98cc:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    98ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    98d2:	f043 030b 	orr.w	r3, r3, #11
	((Wdt *)hw)->CONFIG.reg = tmp;
    98d6:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    98d8:	2000      	movs	r0, #0
    98da:	bd10      	pop	{r4, pc}
    98dc:	2000      	movs	r0, #0
    98de:	e7d8      	b.n	9892 <_wdt_init+0xe>
		return ERR_DENIED;
    98e0:	f06f 0010 	mvn.w	r0, #16
    98e4:	bd10      	pop	{r4, pc}
    98e6:	f06f 0010 	mvn.w	r0, #16
}
    98ea:	bd10      	pop	{r4, pc}
    98ec:	0000e0c0 	.word	0x0000e0c0
    98f0:	00005de5 	.word	0x00005de5

000098f4 <RTC_Scheduler_report_cb>:
}

volatile uint8_t scheduler_report_flag = 0;
static void RTC_Scheduler_report_cb(const struct timer_task *const timer_task)
{
	scheduler_report_flag = 1;
    98f4:	2201      	movs	r2, #1
    98f6:	4b01      	ldr	r3, [pc, #4]	; (98fc <RTC_Scheduler_report_cb+0x8>)
    98f8:	701a      	strb	r2, [r3, #0]
    98fa:	4770      	bx	lr
    98fc:	20000d68 	.word	0x20000d68

00009900 <RTC_Scheduler_heartbeat_cb>:
{
    9900:	b508      	push	{r3, lr}
	grid_report_sys_set_changed_flag(&grid_ui_state, GRID_REPORT_INDEX_HEARTBEAT);
    9902:	2100      	movs	r1, #0
    9904:	4801      	ldr	r0, [pc, #4]	; (990c <RTC_Scheduler_heartbeat_cb+0xc>)
    9906:	4b02      	ldr	r3, [pc, #8]	; (9910 <RTC_Scheduler_heartbeat_cb+0x10>)
    9908:	4798      	blx	r3
    990a:	bd08      	pop	{r3, pc}
    990c:	20003300 	.word	0x20003300
    9910:	0000419d 	.word	0x0000419d

00009914 <RTC_Scheduler_ping_cb>:
{
    9914:	b508      	push	{r3, lr}
	pingflag++;
    9916:	4a11      	ldr	r2, [pc, #68]	; (995c <RTC_Scheduler_ping_cb+0x48>)
    9918:	7853      	ldrb	r3, [r2, #1]
    991a:	3301      	adds	r3, #1
    991c:	b2db      	uxtb	r3, r3
    991e:	7053      	strb	r3, [r2, #1]
	switch (pingflag%4)
    9920:	7853      	ldrb	r3, [r2, #1]
    9922:	f003 0303 	and.w	r3, r3, #3
    9926:	2b03      	cmp	r3, #3
    9928:	d816      	bhi.n	9958 <RTC_Scheduler_ping_cb+0x44>
    992a:	e8df f003 	tbb	[pc, r3]
    992e:	0702      	.short	0x0702
    9930:	110c      	.short	0x110c
			grid_report_sys_set_changed_flag(&grid_ui_state, GRID_REPORT_INDEX_PING_NORTH);
    9932:	2101      	movs	r1, #1
    9934:	480a      	ldr	r0, [pc, #40]	; (9960 <RTC_Scheduler_ping_cb+0x4c>)
    9936:	4b0b      	ldr	r3, [pc, #44]	; (9964 <RTC_Scheduler_ping_cb+0x50>)
    9938:	4798      	blx	r3
			break;
    993a:	bd08      	pop	{r3, pc}
			grid_report_sys_set_changed_flag(&grid_ui_state, GRID_REPORT_INDEX_PING_EAST);
    993c:	2102      	movs	r1, #2
    993e:	4808      	ldr	r0, [pc, #32]	; (9960 <RTC_Scheduler_ping_cb+0x4c>)
    9940:	4b08      	ldr	r3, [pc, #32]	; (9964 <RTC_Scheduler_ping_cb+0x50>)
    9942:	4798      	blx	r3
			break;
    9944:	bd08      	pop	{r3, pc}
			grid_report_sys_set_changed_flag(&grid_ui_state, GRID_REPORT_INDEX_PING_SOUTH);
    9946:	2103      	movs	r1, #3
    9948:	4805      	ldr	r0, [pc, #20]	; (9960 <RTC_Scheduler_ping_cb+0x4c>)
    994a:	4b06      	ldr	r3, [pc, #24]	; (9964 <RTC_Scheduler_ping_cb+0x50>)
    994c:	4798      	blx	r3
			break;
    994e:	bd08      	pop	{r3, pc}
			grid_report_sys_set_changed_flag(&grid_ui_state, GRID_REPORT_INDEX_PING_WEST);
    9950:	2104      	movs	r1, #4
    9952:	4803      	ldr	r0, [pc, #12]	; (9960 <RTC_Scheduler_ping_cb+0x4c>)
    9954:	4b03      	ldr	r3, [pc, #12]	; (9964 <RTC_Scheduler_ping_cb+0x50>)
    9956:	4798      	blx	r3
    9958:	bd08      	pop	{r3, pc}
    995a:	bf00      	nop
    995c:	20000d68 	.word	0x20000d68
    9960:	20003300 	.word	0x20003300
    9964:	0000419d 	.word	0x0000419d

00009968 <grid_task_timer_tick>:
void grid_task_timer_tick(struct grid_task_model* mod){
    9968:	7843      	ldrb	r3, [r0, #1]
    996a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	mod->timer[mod->current_task]++;
    996e:	6843      	ldr	r3, [r0, #4]
    9970:	3301      	adds	r3, #1
    9972:	6043      	str	r3, [r0, #4]
    9974:	4770      	bx	lr
	...

00009978 <RTC_Scheduler_realtime_cb>:
{
    9978:	b510      	push	{r4, lr}
    997a:	b082      	sub	sp, #8
	grid_sys_rtc_tick_time(&grid_sys_state);	
    997c:	481b      	ldr	r0, [pc, #108]	; (99ec <RTC_Scheduler_realtime_cb+0x74>)
    997e:	4b1c      	ldr	r3, [pc, #112]	; (99f0 <RTC_Scheduler_realtime_cb+0x78>)
    9980:	4798      	blx	r3
	grid_task_timer_tick(&grid_task_state);
    9982:	481c      	ldr	r0, [pc, #112]	; (99f4 <RTC_Scheduler_realtime_cb+0x7c>)
    9984:	4b1c      	ldr	r3, [pc, #112]	; (99f8 <RTC_Scheduler_realtime_cb+0x80>)
    9986:	4798      	blx	r3
	CRITICAL_SECTION_ENTER();
    9988:	a801      	add	r0, sp, #4
    998a:	4b1c      	ldr	r3, [pc, #112]	; (99fc <RTC_Scheduler_realtime_cb+0x84>)
    998c:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    998e:	4b1c      	ldr	r3, [pc, #112]	; (9a00 <RTC_Scheduler_realtime_cb+0x88>)
    9990:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    9994:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    9998:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    999c:	4054      	eors	r4, r2
    999e:	400c      	ands	r4, r1
    99a0:	4054      	eors	r4, r2
	CRITICAL_SECTION_LEAVE();
    99a2:	a801      	add	r0, sp, #4
    99a4:	4b17      	ldr	r3, [pc, #92]	; (9a04 <RTC_Scheduler_realtime_cb+0x8c>)
    99a6:	4798      	blx	r3
	if (mapmode_value != mod->report_array[GRID_REPORT_INDEX_MAPMODE].helper[0]){
    99a8:	4b17      	ldr	r3, [pc, #92]	; (9a08 <RTC_Scheduler_realtime_cb+0x90>)
    99aa:	685b      	ldr	r3, [r3, #4]
    99ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    99ae:	781a      	ldrb	r2, [r3, #0]
    99b0:	f3c4 24c0 	ubfx	r4, r4, #11, #1
    99b4:	4294      	cmp	r4, r2
    99b6:	d002      	beq.n	99be <RTC_Scheduler_realtime_cb+0x46>
		if (mod->report_array[GRID_REPORT_INDEX_MAPMODE].helper[0] == 0){
    99b8:	b91a      	cbnz	r2, 99c2 <RTC_Scheduler_realtime_cb+0x4a>
			mod->report_array[GRID_REPORT_INDEX_MAPMODE].helper[0] = 1;
    99ba:	2201      	movs	r2, #1
    99bc:	701a      	strb	r2, [r3, #0]
}
    99be:	b002      	add	sp, #8
    99c0:	bd10      	pop	{r4, pc}
			mod->report_array[GRID_REPORT_INDEX_MAPMODE].helper[0] = 0;
    99c2:	2200      	movs	r2, #0
    99c4:	701a      	strb	r2, [r3, #0]
 			grid_sys_write_hex_string_value(&mod->report_array[GRID_REPORT_INDEX_MAPMODE].payload[7], 2, (grid_sys_state.bank_select + 1)%2);
    99c6:	4b09      	ldr	r3, [pc, #36]	; (99ec <RTC_Scheduler_realtime_cb+0x74>)
    99c8:	7a5a      	ldrb	r2, [r3, #9]
    99ca:	3201      	adds	r2, #1
    99cc:	f002 0201 	and.w	r2, r2, #1
    99d0:	4c0d      	ldr	r4, [pc, #52]	; (9a08 <RTC_Scheduler_realtime_cb+0x90>)
    99d2:	6863      	ldr	r3, [r4, #4]
    99d4:	6d58      	ldr	r0, [r3, #84]	; 0x54
    99d6:	bf48      	it	mi
    99d8:	4252      	negmi	r2, r2
    99da:	2102      	movs	r1, #2
    99dc:	3007      	adds	r0, #7
    99de:	4b0b      	ldr	r3, [pc, #44]	; (9a0c <RTC_Scheduler_realtime_cb+0x94>)
    99e0:	4798      	blx	r3
 			grid_report_sys_set_changed_flag(mod, GRID_REPORT_INDEX_MAPMODE);
    99e2:	2105      	movs	r1, #5
    99e4:	4620      	mov	r0, r4
    99e6:	4b0a      	ldr	r3, [pc, #40]	; (9a10 <RTC_Scheduler_realtime_cb+0x98>)
    99e8:	4798      	blx	r3
}
    99ea:	e7e8      	b.n	99be <RTC_Scheduler_realtime_cb+0x46>
    99ec:	20003310 	.word	0x20003310
    99f0:	000039ab 	.word	0x000039ab
    99f4:	20007db8 	.word	0x20007db8
    99f8:	00009969 	.word	0x00009969
    99fc:	000049f1 	.word	0x000049f1
    9a00:	41008000 	.word	0x41008000
    9a04:	000049ff 	.word	0x000049ff
    9a08:	20003300 	.word	0x20003300
    9a0c:	00003a99 	.word	0x00003a99
    9a10:	0000419d 	.word	0x0000419d

00009a14 <grid_task_timer_reset>:
void grid_task_timer_reset(struct grid_task_model* mod){
    9a14:	1d03      	adds	r3, r0, #4
    9a16:	3024      	adds	r0, #36	; 0x24
		mod->timer[i] = 0;
    9a18:	2200      	movs	r2, #0
    9a1a:	f843 2b04 	str.w	r2, [r3], #4
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
    9a1e:	4283      	cmp	r3, r0
    9a20:	d1fb      	bne.n	9a1a <grid_task_timer_reset+0x6>
}
    9a22:	4770      	bx	lr

00009a24 <grid_port_reset_receiver>:
void grid_port_reset_receiver(struct grid_port* por){
    9a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9a26:	4604      	mov	r4, r0
	usart_async_disable(por->usart);
    9a28:	6880      	ldr	r0, [r0, #8]
    9a2a:	4b19      	ldr	r3, [pc, #100]	; (9a90 <grid_port_reset_receiver+0x6c>)
    9a2c:	4798      	blx	r3
	por->rx_double_buffer_seek_start_index = 0;
    9a2e:	2500      	movs	r5, #0
    9a30:	62a5      	str	r5, [r4, #40]	; 0x28
	por->rx_double_buffer_read_start_index = 0;
    9a32:	62e5      	str	r5, [r4, #44]	; 0x2c
	por->partner_status = 0;
    9a34:	f241 0307 	movw	r3, #4103	; 0x1007
    9a38:	54e5      	strb	r5, [r4, r3]
	struct grid_ui_report* stored_report = por->ping_report;
    9a3a:	6866      	ldr	r6, [r4, #4]
	grid_sys_write_hex_string_value(&stored_report->payload[8], 2, 255);
    9a3c:	6870      	ldr	r0, [r6, #4]
    9a3e:	22ff      	movs	r2, #255	; 0xff
    9a40:	2102      	movs	r1, #2
    9a42:	3008      	adds	r0, #8
    9a44:	4f13      	ldr	r7, [pc, #76]	; (9a94 <grid_port_reset_receiver+0x70>)
    9a46:	47b8      	blx	r7
	grid_sys_write_hex_string_value(&stored_report->payload[6], 2, 255);
    9a48:	6870      	ldr	r0, [r6, #4]
    9a4a:	22ff      	movs	r2, #255	; 0xff
    9a4c:	2102      	movs	r1, #2
    9a4e:	3006      	adds	r0, #6
    9a50:	47b8      	blx	r7
	grid_msg_checksum_write(stored_report->payload, stored_report->payload_length, grid_msg_checksum_calculate(stored_report->payload, stored_report->payload_length));
    9a52:	6877      	ldr	r7, [r6, #4]
    9a54:	78b6      	ldrb	r6, [r6, #2]
    9a56:	4631      	mov	r1, r6
    9a58:	4638      	mov	r0, r7
    9a5a:	4b0f      	ldr	r3, [pc, #60]	; (9a98 <grid_port_reset_receiver+0x74>)
    9a5c:	4798      	blx	r3
    9a5e:	4602      	mov	r2, r0
    9a60:	4631      	mov	r1, r6
    9a62:	4638      	mov	r0, r7
    9a64:	4b0d      	ldr	r3, [pc, #52]	; (9a9c <grid_port_reset_receiver+0x78>)
    9a66:	4798      	blx	r3
	por->rx_double_buffer_timeout = 0;
    9a68:	6225      	str	r5, [r4, #32]
	grid_sys_port_reset_dma(por);
    9a6a:	4620      	mov	r0, r4
    9a6c:	4b0c      	ldr	r3, [pc, #48]	; (9aa0 <grid_port_reset_receiver+0x7c>)
    9a6e:	4798      	blx	r3
		por->rx_double_buffer[por->rx_double_buffer_seek_start_index] = 0;
    9a70:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    9a72:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
    9a76:	3b01      	subs	r3, #1
    9a78:	b29b      	uxth	r3, r3
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    9a7a:	2b00      	cmp	r3, #0
    9a7c:	d1fb      	bne.n	9a76 <grid_port_reset_receiver+0x52>
    9a7e:	18a3      	adds	r3, r4, r2
    9a80:	2200      	movs	r2, #0
    9a82:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
	usart_async_enable(por->usart);
    9a86:	68a0      	ldr	r0, [r4, #8]
    9a88:	4b06      	ldr	r3, [pc, #24]	; (9aa4 <grid_port_reset_receiver+0x80>)
    9a8a:	4798      	blx	r3
    9a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9a8e:	bf00      	nop
    9a90:	000055f9 	.word	0x000055f9
    9a94:	00003a99 	.word	0x00003a99
    9a98:	00003d19 	.word	0x00003d19
    9a9c:	00003d55 	.word	0x00003d55
    9aa0:	000036c9 	.word	0x000036c9
    9aa4:	000055cd 	.word	0x000055cd

00009aa8 <grid_port_receive_task>:
	if	(por->rx_double_buffer_status != 0){
    9aa8:	6a43      	ldr	r3, [r0, #36]	; 0x24
    9aaa:	2b00      	cmp	r3, #0
    9aac:	f040 80a8 	bne.w	9c00 <grid_port_receive_task+0x158>
void grid_port_receive_task(struct grid_port* por){
    9ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9ab4:	b082      	sub	sp, #8
    9ab6:	4604      	mov	r4, r0
	if (por->rx_double_buffer_timeout > 1000){
    9ab8:	6a03      	ldr	r3, [r0, #32]
    9aba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    9abe:	d92c      	bls.n	9b1a <grid_port_receive_task+0x72>
		if (por->partner_status == 1){
    9ac0:	f241 0307 	movw	r3, #4103	; 0x1007
    9ac4:	5cc3      	ldrb	r3, [r0, r3]
    9ac6:	2b01      	cmp	r3, #1
    9ac8:	d015      	beq.n	9af6 <grid_port_receive_task+0x4e>
			if (por->rx_double_buffer_read_start_index == 0 && por->rx_double_buffer_seek_start_index == 0){
    9aca:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    9acc:	b90b      	cbnz	r3, 9ad2 <grid_port_receive_task+0x2a>
    9ace:	6a83      	ldr	r3, [r0, #40]	; 0x28
    9ad0:	b32b      	cbz	r3, 9b1e <grid_port_receive_task+0x76>
				GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout & Reset Receiver");
    9ad2:	494c      	ldr	r1, [pc, #304]	; (9c04 <grid_port_receive_task+0x15c>)
    9ad4:	484c      	ldr	r0, [pc, #304]	; (9c08 <grid_port_receive_task+0x160>)
    9ad6:	4b4d      	ldr	r3, [pc, #308]	; (9c0c <grid_port_receive_task+0x164>)
    9ad8:	4798      	blx	r3
				grid_port_reset_receiver(por);
    9ada:	4620      	mov	r0, r4
    9adc:	4b4c      	ldr	r3, [pc, #304]	; (9c10 <grid_port_receive_task+0x168>)
    9ade:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200);
    9ae0:	23c8      	movs	r3, #200	; 0xc8
    9ae2:	9301      	str	r3, [sp, #4]
    9ae4:	2302      	movs	r3, #2
    9ae6:	9300      	str	r3, [sp, #0]
    9ae8:	23ff      	movs	r3, #255	; 0xff
    9aea:	461a      	mov	r2, r3
    9aec:	4619      	mov	r1, r3
    9aee:	4849      	ldr	r0, [pc, #292]	; (9c14 <grid_port_receive_task+0x16c>)
    9af0:	4d49      	ldr	r5, [pc, #292]	; (9c18 <grid_port_receive_task+0x170>)
    9af2:	47a8      	blx	r5
    9af4:	e013      	b.n	9b1e <grid_port_receive_task+0x76>
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout Disconnect & Reset Receiver");
    9af6:	4949      	ldr	r1, [pc, #292]	; (9c1c <grid_port_receive_task+0x174>)
    9af8:	4843      	ldr	r0, [pc, #268]	; (9c08 <grid_port_receive_task+0x160>)
    9afa:	4b44      	ldr	r3, [pc, #272]	; (9c0c <grid_port_receive_task+0x164>)
    9afc:	4798      	blx	r3
			grid_port_reset_receiver(por);	
    9afe:	4620      	mov	r0, r4
    9b00:	4b43      	ldr	r3, [pc, #268]	; (9c10 <grid_port_receive_task+0x168>)
    9b02:	4798      	blx	r3
			grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200);
    9b04:	23c8      	movs	r3, #200	; 0xc8
    9b06:	9301      	str	r3, [sp, #4]
    9b08:	2302      	movs	r3, #2
    9b0a:	9300      	str	r3, [sp, #0]
    9b0c:	23ff      	movs	r3, #255	; 0xff
    9b0e:	461a      	mov	r2, r3
    9b10:	4619      	mov	r1, r3
    9b12:	4840      	ldr	r0, [pc, #256]	; (9c14 <grid_port_receive_task+0x16c>)
    9b14:	4d40      	ldr	r5, [pc, #256]	; (9c18 <grid_port_receive_task+0x170>)
    9b16:	47a8      	blx	r5
    9b18:	e001      	b.n	9b1e <grid_port_receive_task+0x76>
		por->rx_double_buffer_timeout++;
    9b1a:	3301      	adds	r3, #1
    9b1c:	6203      	str	r3, [r0, #32]
		if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    9b1e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    9b20:	18e2      	adds	r2, r4, r3
    9b22:	f892 2800 	ldrb.w	r2, [r2, #2048]	; 0x800
    9b26:	2a0a      	cmp	r2, #10
    9b28:	d00f      	beq.n	9b4a <grid_port_receive_task+0xa2>
		else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    9b2a:	b192      	cbz	r2, 9b52 <grid_port_receive_task+0xaa>
		if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1){
    9b2c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    9b2e:	1e51      	subs	r1, r2, #1
    9b30:	428b      	cmp	r3, r1
    9b32:	d011      	beq.n	9b58 <grid_port_receive_task+0xb0>
    9b34:	f44f 70f5 	mov.w	r0, #490	; 0x1ea
		if (por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0){			
    9b38:	f240 7ecf 	movw	lr, #1999	; 0x7cf
			por->rx_double_buffer_timeout = 0;
    9b3c:	2500      	movs	r5, #0
		if (por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0){	
    9b3e:	4f38      	ldr	r7, [pc, #224]	; (9c20 <grid_port_receive_task+0x178>)
    9b40:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
		if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    9b44:	f240 7cce 	movw	ip, #1998	; 0x7ce
    9b48:	e030      	b.n	9bac <grid_port_receive_task+0x104>
			por->rx_double_buffer_status = 1;
    9b4a:	2301      	movs	r3, #1
    9b4c:	6263      	str	r3, [r4, #36]	; 0x24
			por->rx_double_buffer_timeout = 0;
    9b4e:	2300      	movs	r3, #0
    9b50:	6223      	str	r3, [r4, #32]
}
    9b52:	b002      	add	sp, #8
    9b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    9b58:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    9b5c:	4b31      	ldr	r3, [pc, #196]	; (9c24 <grid_port_receive_task+0x17c>)
    9b5e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
			GRID_DEBUG_TRAP(GRID_DEBUG_CONTEXT_TRAP, "{\"type\":\"TRAP\", \"data\": [\"rx_double_buffer overrun\"]}\r\n");
    9b62:	4e31      	ldr	r6, [pc, #196]	; (9c28 <grid_port_receive_task+0x180>)
    9b64:	4d31      	ldr	r5, [pc, #196]	; (9c2c <grid_port_receive_task+0x184>)
    9b66:	4c32      	ldr	r4, [pc, #200]	; (9c30 <grid_port_receive_task+0x188>)
    9b68:	4630      	mov	r0, r6
    9b6a:	47a8      	blx	r5
    9b6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    9b70:	47a0      	blx	r4
    9b72:	e7f9      	b.n	9b68 <grid_port_receive_task+0xc0>
		if (por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0){			
    9b74:	b36a      	cbz	r2, 9bd2 <grid_port_receive_task+0x12a>
		if (por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0){	
    9b76:	f202 72cf 	addw	r2, r2, #1999	; 0x7cf
    9b7a:	fba7 1302 	umull	r1, r3, r7, r2
    9b7e:	09db      	lsrs	r3, r3, #7
    9b80:	fb06 2213 	mls	r2, r6, r3, r2
    9b84:	18a3      	adds	r3, r4, r2
    9b86:	f893 3800 	ldrb.w	r3, [r3, #2048]	; 0x800
    9b8a:	bb83      	cbnz	r3, 9bee <grid_port_receive_task+0x146>
			por->rx_double_buffer_timeout = 0;
    9b8c:	6225      	str	r5, [r4, #32]
			por->rx_double_buffer_seek_start_index=0;
    9b8e:	62a5      	str	r5, [r4, #40]	; 0x28
	for(uint32_t i = 0; i<490; i++){
    9b90:	3801      	subs	r0, #1
    9b92:	d0de      	beq.n	9b52 <grid_port_receive_task+0xaa>
		if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    9b94:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    9b96:	18e2      	adds	r2, r4, r3
    9b98:	f892 2800 	ldrb.w	r2, [r2, #2048]	; 0x800
    9b9c:	2a0a      	cmp	r2, #10
    9b9e:	d0d4      	beq.n	9b4a <grid_port_receive_task+0xa2>
		else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    9ba0:	2a00      	cmp	r2, #0
    9ba2:	d0d6      	beq.n	9b52 <grid_port_receive_task+0xaa>
		if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1){
    9ba4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    9ba6:	1e51      	subs	r1, r2, #1
    9ba8:	428b      	cmp	r3, r1
    9baa:	d0d5      	beq.n	9b58 <grid_port_receive_task+0xb0>
		if (por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0){			
    9bac:	4573      	cmp	r3, lr
    9bae:	d0e1      	beq.n	9b74 <grid_port_receive_task+0xcc>
		if (por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0){	
    9bb0:	f202 72cf 	addw	r2, r2, #1999	; 0x7cf
    9bb4:	fba7 8102 	umull	r8, r1, r7, r2
    9bb8:	09c9      	lsrs	r1, r1, #7
    9bba:	fb06 2211 	mls	r2, r6, r1, r2
    9bbe:	4422      	add	r2, r4
    9bc0:	f892 2800 	ldrb.w	r2, [r2, #2048]	; 0x800
    9bc4:	b99a      	cbnz	r2, 9bee <grid_port_receive_task+0x146>
		if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    9bc6:	4563      	cmp	r3, ip
    9bc8:	d8e0      	bhi.n	9b8c <grid_port_receive_task+0xe4>
			por->rx_double_buffer_timeout = 0;
    9bca:	6225      	str	r5, [r4, #32]
			por->rx_double_buffer_seek_start_index++;			
    9bcc:	3301      	adds	r3, #1
    9bce:	62a3      	str	r3, [r4, #40]	; 0x28
    9bd0:	e7de      	b.n	9b90 <grid_port_receive_task+0xe8>
    9bd2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    9bd6:	4b13      	ldr	r3, [pc, #76]	; (9c24 <grid_port_receive_task+0x17c>)
    9bd8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
			GRID_DEBUG_TRAP(GRID_DEBUG_CONTEXT_TRAP, "{\"type\":\"TRAP\", \"data\": [\"rx_double_buffer overrun\"]}\r\n");
    9bdc:	4e12      	ldr	r6, [pc, #72]	; (9c28 <grid_port_receive_task+0x180>)
    9bde:	4d13      	ldr	r5, [pc, #76]	; (9c2c <grid_port_receive_task+0x184>)
    9be0:	4c13      	ldr	r4, [pc, #76]	; (9c30 <grid_port_receive_task+0x188>)
    9be2:	4630      	mov	r0, r6
    9be4:	47a8      	blx	r5
    9be6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    9bea:	47a0      	blx	r4
    9bec:	e7f9      	b.n	9be2 <grid_port_receive_task+0x13a>
			GRID_DEBUG_TRAP(GRID_DEBUG_CONTEXT_WARNING, "{\"type\":\"WARNING\", \"data\": [\"rx_double_buffer overrun\"]}\r\n");
    9bee:	4e11      	ldr	r6, [pc, #68]	; (9c34 <grid_port_receive_task+0x18c>)
    9bf0:	4d0e      	ldr	r5, [pc, #56]	; (9c2c <grid_port_receive_task+0x184>)
    9bf2:	4c0f      	ldr	r4, [pc, #60]	; (9c30 <grid_port_receive_task+0x188>)
    9bf4:	4630      	mov	r0, r6
    9bf6:	47a8      	blx	r5
    9bf8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    9bfc:	47a0      	blx	r4
    9bfe:	e7f9      	b.n	9bf4 <grid_port_receive_task+0x14c>
    9c00:	4770      	bx	lr
    9c02:	bf00      	nop
    9c04:	0000e124 	.word	0x0000e124
    9c08:	0000e0fc 	.word	0x0000e0fc
    9c0c:	0000c531 	.word	0x0000c531
    9c10:	00009a25 	.word	0x00009a25
    9c14:	20003310 	.word	0x20003310
    9c18:	00003a05 	.word	0x00003a05
    9c1c:	0000e0d8 	.word	0x0000e0d8
    9c20:	10624dd3 	.word	0x10624dd3
    9c24:	41008000 	.word	0x41008000
    9c28:	0000e140 	.word	0x0000e140
    9c2c:	0000c619 	.word	0x0000c619
    9c30:	00004a71 	.word	0x00004a71
    9c34:	0000e178 	.word	0x0000e178

00009c38 <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint32_t startcommand, uint32_t len){
    9c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9c3c:	b087      	sub	sp, #28
    9c3e:	af02      	add	r7, sp, #8
    9c40:	4606      	mov	r6, r0
    9c42:	4690      	mov	r8, r2
	uint8_t buffer[length];			
    9c44:	1dd3      	adds	r3, r2, #7
    9c46:	f023 0307 	bic.w	r3, r3, #7
    9c4a:	ebad 0d03 	sub.w	sp, sp, r3
    9c4e:	ad02      	add	r5, sp, #8
	for (uint32_t i = 0; i<length; i++){
    9c50:	2a00      	cmp	r2, #0
    9c52:	f000 8239 	beq.w	a0c8 <grid_port_receive_decode+0x490>
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    9c56:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    9c58:	eb05 0908 	add.w	r9, r5, r8
    9c5c:	4629      	mov	r1, r5
    9c5e:	eba2 0c05 	sub.w	ip, r2, r5
    9c62:	f8df e2ec 	ldr.w	lr, [pc, #748]	; 9f50 <grid_port_receive_decode+0x318>
    9c66:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    9c6a:	2000      	movs	r0, #0
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    9c6c:	eb0c 0a01 	add.w	sl, ip, r1
    9c70:	fbae b30a 	umull	fp, r3, lr, sl
    9c74:	09db      	lsrs	r3, r3, #7
    9c76:	fb04 a313 	mls	r3, r4, r3, sl
    9c7a:	4433      	add	r3, r6
    9c7c:	f893 a800 	ldrb.w	sl, [r3, #2048]	; 0x800
    9c80:	f801 ab01 	strb.w	sl, [r1], #1
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    9c84:	f883 0800 	strb.w	r0, [r3, #2048]	; 0x800
	for (uint32_t i = 0; i<length; i++){
    9c88:	4549      	cmp	r1, r9
    9c8a:	d1ef      	bne.n	9c6c <grid_port_receive_decode+0x34>
	message = &buffer[0];
    9c8c:	46aa      	mov	sl, r5
    9c8e:	eb08 0e02 	add.w	lr, r8, r2
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    9c92:	4caf      	ldr	r4, [pc, #700]	; (9f50 <grid_port_receive_decode+0x318>)
    9c94:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    9c98:	2100      	movs	r1, #0
    9c9a:	fba4 c302 	umull	ip, r3, r4, r2
    9c9e:	09db      	lsrs	r3, r3, #7
    9ca0:	fb00 2313 	mls	r3, r0, r3, r2
    9ca4:	4433      	add	r3, r6
    9ca6:	f883 1800 	strb.w	r1, [r3, #2048]	; 0x800
    9caa:	3201      	adds	r2, #1
	for (uint32_t i = 0; i<length; i++){
    9cac:	4572      	cmp	r2, lr
    9cae:	d1f4      	bne.n	9c9a <grid_port_receive_decode+0x62>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    9cb0:	6af2      	ldr	r2, [r6, #44]	; 0x2c
    9cb2:	4442      	add	r2, r8
    9cb4:	4ba6      	ldr	r3, [pc, #664]	; (9f50 <grid_port_receive_decode+0x318>)
    9cb6:	fba3 1302 	umull	r1, r3, r3, r2
    9cba:	09db      	lsrs	r3, r3, #7
    9cbc:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    9cc0:	fb01 2313 	mls	r3, r1, r3, r2
    9cc4:	62f3      	str	r3, [r6, #44]	; 0x2c
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    9cc6:	62b3      	str	r3, [r6, #40]	; 0x28
	por->rx_double_buffer_status = 0;
    9cc8:	2300      	movs	r3, #0
    9cca:	6273      	str	r3, [r6, #36]	; 0x24
 	for (uint32_t i = 1; i<length; i++){
    9ccc:	f1b8 0f01 	cmp.w	r8, #1
    9cd0:	f240 8209 	bls.w	a0e6 <grid_port_receive_decode+0x4ae>
    9cd4:	2401      	movs	r4, #1
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    9cd6:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 9fb8 <grid_port_receive_decode+0x380>
    9cda:	f8df 929c 	ldr.w	r9, [pc, #668]	; 9f78 <grid_port_receive_decode+0x340>
    9cde:	e003      	b.n	9ce8 <grid_port_receive_decode+0xb0>
 	for (uint32_t i = 1; i<length; i++){
    9ce0:	3401      	adds	r4, #1
    9ce2:	45a0      	cmp	r8, r4
    9ce4:	f240 81ff 	bls.w	a0e6 <grid_port_receive_decode+0x4ae>
 		if (buffer[i] == GRID_MSG_START_OF_HEADING){
    9ce8:	f815 3f01 	ldrb.w	r3, [r5, #1]!
    9cec:	2b01      	cmp	r3, #1
    9cee:	d1f7      	bne.n	9ce0 <grid_port_receive_decode+0xa8>
 			length -= i;
    9cf0:	eba8 0804 	sub.w	r8, r8, r4
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    9cf4:	4659      	mov	r1, fp
    9cf6:	4897      	ldr	r0, [pc, #604]	; (9f54 <grid_port_receive_decode+0x31c>)
    9cf8:	47c8      	blx	r9
 			message = &buffer[i];
    9cfa:	46aa      	mov	sl, r5
    9cfc:	e7f0      	b.n	9ce0 <grid_port_receive_decode+0xa8>
	if (message[0] == 1 && message [length-1] == 10){
    9cfe:	eb0a 0308 	add.w	r3, sl, r8
    9d02:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    9d06:	2b0a      	cmp	r3, #10
    9d08:	f040 81f2 	bne.w	a0f0 <grid_port_receive_decode+0x4b8>
		checksum_received = grid_msg_checksum_read(message, length);
    9d0c:	4641      	mov	r1, r8
    9d0e:	4650      	mov	r0, sl
    9d10:	4b91      	ldr	r3, [pc, #580]	; (9f58 <grid_port_receive_decode+0x320>)
    9d12:	4798      	blx	r3
    9d14:	4604      	mov	r4, r0
		checksum_calculated = grid_msg_checksum_calculate(message, length);
    9d16:	4641      	mov	r1, r8
    9d18:	4650      	mov	r0, sl
    9d1a:	4b90      	ldr	r3, [pc, #576]	; (9f5c <grid_port_receive_decode+0x324>)
    9d1c:	4798      	blx	r3
		if (checksum_calculated == checksum_received && error_flag == 0){
    9d1e:	4284      	cmp	r4, r0
    9d20:	f040 81c4 	bne.w	a0ac <grid_port_receive_decode+0x474>
			if (message[1] == GRID_MSG_BROADCAST){ // Broadcast message
    9d24:	f89a 3001 	ldrb.w	r3, [sl, #1]
    9d28:	2b0f      	cmp	r3, #15
    9d2a:	f000 808b 	beq.w	9e44 <grid_port_receive_decode+0x20c>
			else if (message[1] == GRID_MSG_DIRECT){ // Direct Message
    9d2e:	2b0e      	cmp	r3, #14
    9d30:	f040 81ae 	bne.w	a090 <grid_port_receive_decode+0x458>
				if (message[2] == GRID_MSG_ACKNOWLEDGE){				
    9d34:	f89a 3002 	ldrb.w	r3, [sl, #2]
    9d38:	2b07      	cmp	r3, #7
    9d3a:	f040 81e6 	bne.w	a10a <grid_port_receive_decode+0x4d2>
					struct grid_ui_report* stored_report = por->ping_report;
    9d3e:	6874      	ldr	r4, [r6, #4]
					local_stored = grid_sys_read_hex_string_value(&stored_report->payload[6], 2, error_flag);
    9d40:	6860      	ldr	r0, [r4, #4]
    9d42:	2200      	movs	r2, #0
    9d44:	2102      	movs	r1, #2
    9d46:	3006      	adds	r0, #6
    9d48:	f8df 921c 	ldr.w	r9, [pc, #540]	; 9f68 <grid_port_receive_decode+0x330>
    9d4c:	47c8      	blx	r9
    9d4e:	b2c5      	uxtb	r5, r0
					remote_stored = grid_sys_read_hex_string_value(&stored_report->payload[8], 2, error_flag);
    9d50:	6860      	ldr	r0, [r4, #4]
    9d52:	2200      	movs	r2, #0
    9d54:	2102      	movs	r1, #2
    9d56:	3008      	adds	r0, #8
    9d58:	47c8      	blx	r9
    9d5a:	b2c3      	uxtb	r3, r0
    9d5c:	60fb      	str	r3, [r7, #12]
					local_received = grid_sys_read_hex_string_value(&message[8], 2, error_flag);
    9d5e:	2200      	movs	r2, #0
    9d60:	2102      	movs	r1, #2
    9d62:	f10a 0008 	add.w	r0, sl, #8
    9d66:	47c8      	blx	r9
    9d68:	fa5f fb80 	uxtb.w	fp, r0
					remote_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    9d6c:	2200      	movs	r2, #0
    9d6e:	2102      	movs	r1, #2
    9d70:	f10a 0006 	add.w	r0, sl, #6
    9d74:	47c8      	blx	r9
    9d76:	60b8      	str	r0, [r7, #8]
    9d78:	fa5f f980 	uxtb.w	r9, r0
					if (por->partner_status == 0){
    9d7c:	f241 0307 	movw	r3, #4103	; 0x1007
    9d80:	5cf3      	ldrb	r3, [r6, r3]
    9d82:	2b00      	cmp	r3, #0
    9d84:	f040 8135 	bne.w	9ff2 <grid_port_receive_decode+0x3ba>
						if (local_stored == 255){ // I have no clue				
    9d88:	2dff      	cmp	r5, #255	; 0xff
    9d8a:	f000 8119 	beq.w	9fc0 <grid_port_receive_decode+0x388>
						if (remote_received != remote_stored){
    9d8e:	68fb      	ldr	r3, [r7, #12]
    9d90:	454b      	cmp	r3, r9
    9d92:	d011      	beq.n	9db8 <grid_port_receive_decode+0x180>
							grid_sys_write_hex_string_value(&stored_report->payload[8], 2, remote_received);
    9d94:	6860      	ldr	r0, [r4, #4]
    9d96:	7a3a      	ldrb	r2, [r7, #8]
    9d98:	2102      	movs	r1, #2
    9d9a:	3008      	adds	r0, #8
    9d9c:	4b70      	ldr	r3, [pc, #448]	; (9f60 <grid_port_receive_decode+0x328>)
    9d9e:	4798      	blx	r3
							grid_msg_checksum_write(stored_report->payload, stored_report->payload_length, grid_msg_checksum_calculate(stored_report->payload, stored_report->payload_length));
    9da0:	f8d4 9004 	ldr.w	r9, [r4, #4]
    9da4:	78a4      	ldrb	r4, [r4, #2]
    9da6:	4621      	mov	r1, r4
    9da8:	4648      	mov	r0, r9
    9daa:	4b6c      	ldr	r3, [pc, #432]	; (9f5c <grid_port_receive_decode+0x324>)
    9dac:	4798      	blx	r3
    9dae:	4602      	mov	r2, r0
    9db0:	4621      	mov	r1, r4
    9db2:	4648      	mov	r0, r9
    9db4:	4b6b      	ldr	r3, [pc, #428]	; (9f64 <grid_port_receive_decode+0x32c>)
    9db6:	4798      	blx	r3
						if (local_stored != local_received){
    9db8:	455d      	cmp	r5, fp
    9dba:	f040 81a6 	bne.w	a10a <grid_port_receive_decode+0x4d2>
							por->partner_fi = (message[3] - por->direction + 6)%4;
    9dbe:	f89a 3003 	ldrb.w	r3, [sl, #3]
    9dc2:	7b72      	ldrb	r2, [r6, #13]
    9dc4:	1a9b      	subs	r3, r3, r2
    9dc6:	3306      	adds	r3, #6
    9dc8:	425a      	negs	r2, r3
    9dca:	f003 0303 	and.w	r3, r3, #3
    9dce:	f002 0203 	and.w	r2, r2, #3
    9dd2:	bf58      	it	pl
    9dd4:	4253      	negpl	r3, r2
    9dd6:	f241 0204 	movw	r2, #4100	; 0x1004
    9dda:	54b3      	strb	r3, [r6, r2]
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    9ddc:	f1a8 000a 	sub.w	r0, r8, #10
    9de0:	2200      	movs	r2, #0
    9de2:	2102      	movs	r1, #2
    9de4:	4450      	add	r0, sl
    9de6:	4b60      	ldr	r3, [pc, #384]	; (9f68 <grid_port_receive_decode+0x330>)
    9de8:	4798      	blx	r3
    9dea:	f506 5380 	add.w	r3, r6, #4096	; 0x1000
    9dee:	6018      	str	r0, [r3, #0]
							por->partner_status = 1;
    9df0:	2201      	movs	r2, #1
    9df2:	f241 0307 	movw	r3, #4103	; 0x1007
    9df6:	54f2      	strb	r2, [r6, r3]
							grid_sys_state.age = grid_sys_rtc_get_time(&grid_sys_state);
    9df8:	4c5c      	ldr	r4, [pc, #368]	; (9f6c <grid_port_receive_decode+0x334>)
    9dfa:	4620      	mov	r0, r4
    9dfc:	4b5c      	ldr	r3, [pc, #368]	; (9f70 <grid_port_receive_decode+0x338>)
    9dfe:	4798      	blx	r3
    9e00:	b2c0      	uxtb	r0, r0
    9e02:	7020      	strb	r0, [r4, #0]
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    9e04:	495b      	ldr	r1, [pc, #364]	; (9f74 <grid_port_receive_decode+0x33c>)
    9e06:	4853      	ldr	r0, [pc, #332]	; (9f54 <grid_port_receive_decode+0x31c>)
    9e08:	4b5b      	ldr	r3, [pc, #364]	; (9f78 <grid_port_receive_decode+0x340>)
    9e0a:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 2, 200); // GREEN
    9e0c:	23c8      	movs	r3, #200	; 0xc8
    9e0e:	9301      	str	r3, [sp, #4]
    9e10:	2302      	movs	r3, #2
    9e12:	9300      	str	r3, [sp, #0]
    9e14:	2300      	movs	r3, #0
    9e16:	22ff      	movs	r2, #255	; 0xff
    9e18:	4619      	mov	r1, r3
    9e1a:	4620      	mov	r0, r4
    9e1c:	4d57      	ldr	r5, [pc, #348]	; (9f7c <grid_port_receive_decode+0x344>)
    9e1e:	47a8      	blx	r5
							if (grid_sys_state.bank_select!=255){
    9e20:	7a63      	ldrb	r3, [r4, #9]
    9e22:	b2db      	uxtb	r3, r3
    9e24:	2bff      	cmp	r3, #255	; 0xff
    9e26:	f000 8170 	beq.w	a10a <grid_port_receive_decode+0x4d2>
								grid_sys_write_hex_string_value(&mod->report_array[GRID_REPORT_INDEX_MAPMODE].payload[7], 2, grid_sys_state.bank_select);
    9e2a:	7a62      	ldrb	r2, [r4, #9]
    9e2c:	4c54      	ldr	r4, [pc, #336]	; (9f80 <grid_port_receive_decode+0x348>)
    9e2e:	6863      	ldr	r3, [r4, #4]
    9e30:	6d58      	ldr	r0, [r3, #84]	; 0x54
    9e32:	2102      	movs	r1, #2
    9e34:	3007      	adds	r0, #7
    9e36:	4b4a      	ldr	r3, [pc, #296]	; (9f60 <grid_port_receive_decode+0x328>)
    9e38:	4798      	blx	r3
								grid_report_sys_set_changed_flag(mod, GRID_REPORT_INDEX_MAPMODE);
    9e3a:	2105      	movs	r1, #5
    9e3c:	4620      	mov	r0, r4
    9e3e:	4b51      	ldr	r3, [pc, #324]	; (9f84 <grid_port_receive_decode+0x34c>)
    9e40:	4798      	blx	r3
    9e42:	e162      	b.n	a10a <grid_port_receive_decode+0x4d2>
				uint8_t received_id  = grid_msg_get_id(message);;			
    9e44:	4650      	mov	r0, sl
    9e46:	4b50      	ldr	r3, [pc, #320]	; (9f88 <grid_port_receive_decode+0x350>)
    9e48:	4798      	blx	r3
    9e4a:	4683      	mov	fp, r0
				uint8_t received_age = grid_msg_get_age(message);
    9e4c:	4650      	mov	r0, sl
    9e4e:	4b4f      	ldr	r3, [pc, #316]	; (9f8c <grid_port_receive_decode+0x354>)
    9e50:	4798      	blx	r3
    9e52:	4681      	mov	r9, r0
				int8_t received_dx  = grid_msg_get_dx(message) - GRID_SYS_DEFAULT_POSITION;
    9e54:	4650      	mov	r0, sl
    9e56:	4b4e      	ldr	r3, [pc, #312]	; (9f90 <grid_port_receive_decode+0x358>)
    9e58:	4798      	blx	r3
    9e5a:	4605      	mov	r5, r0
    9e5c:	f1a0 047f 	sub.w	r4, r0, #127	; 0x7f
    9e60:	b264      	sxtb	r4, r4
				int8_t received_dy  = grid_msg_get_dy(message) - GRID_SYS_DEFAULT_POSITION;
    9e62:	4650      	mov	r0, sl
    9e64:	4b4b      	ldr	r3, [pc, #300]	; (9f94 <grid_port_receive_decode+0x35c>)
    9e66:	4798      	blx	r3
    9e68:	f1a0 037f 	sub.w	r3, r0, #127	; 0x7f
    9e6c:	b25b      	sxtb	r3, r3
				if (por->partner_fi == 0){ // 0 deg		
    9e6e:	f241 0204 	movw	r2, #4100	; 0x1004
    9e72:	5cb2      	ldrb	r2, [r6, r2]
    9e74:	b12a      	cbz	r2, 9e82 <grid_port_receive_decode+0x24a>
				else if(por->partner_fi == 1){ // 90 deg
    9e76:	2a01      	cmp	r2, #1
    9e78:	d157      	bne.n	9f2a <grid_port_receive_decode+0x2f2>
					rotated_dx  -= received_dy;
    9e7a:	f1c0 007f 	rsb	r0, r0, #127	; 0x7f
					rotated_dy  += received_dx;
    9e7e:	4623      	mov	r3, r4
					rotated_dx  -= received_dy;
    9e80:	b244      	sxtb	r4, r0
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    9e82:	f241 0205 	movw	r2, #4101	; 0x1005
    9e86:	5cb5      	ldrb	r5, [r6, r2]
    9e88:	357f      	adds	r5, #127	; 0x7f
    9e8a:	442c      	add	r4, r5
    9e8c:	b2e5      	uxtb	r5, r4
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    9e8e:	f241 0206 	movw	r2, #4102	; 0x1006
    9e92:	5cb4      	ldrb	r4, [r6, r2]
    9e94:	347f      	adds	r4, #127	; 0x7f
    9e96:	441c      	add	r4, r3
    9e98:	b2e4      	uxtb	r4, r4
				grid_msg_set_id(message, updated_id);
    9e9a:	4659      	mov	r1, fp
    9e9c:	4650      	mov	r0, sl
    9e9e:	4b3e      	ldr	r3, [pc, #248]	; (9f98 <grid_port_receive_decode+0x360>)
    9ea0:	4798      	blx	r3
				grid_msg_set_dx(message, updated_dx);
    9ea2:	4629      	mov	r1, r5
    9ea4:	4650      	mov	r0, sl
    9ea6:	4b3d      	ldr	r3, [pc, #244]	; (9f9c <grid_port_receive_decode+0x364>)
    9ea8:	4798      	blx	r3
				grid_msg_set_dy(message, updated_dy);
    9eaa:	4621      	mov	r1, r4
    9eac:	4650      	mov	r0, sl
    9eae:	4b3c      	ldr	r3, [pc, #240]	; (9fa0 <grid_port_receive_decode+0x368>)
    9eb0:	4798      	blx	r3
				grid_msg_set_age(message, updated_age);
    9eb2:	4649      	mov	r1, r9
    9eb4:	4650      	mov	r0, sl
    9eb6:	4b3b      	ldr	r3, [pc, #236]	; (9fa4 <grid_port_receive_decode+0x36c>)
    9eb8:	4798      	blx	r3
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    9eba:	eb05 250b 	add.w	r5, r5, fp, lsl #8
    9ebe:	eb04 2405 	add.w	r4, r4, r5, lsl #8
    9ec2:	eb09 2404 	add.w	r4, r9, r4, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    9ec6:	4621      	mov	r1, r4
    9ec8:	4828      	ldr	r0, [pc, #160]	; (9f6c <grid_port_receive_decode+0x334>)
    9eca:	4b37      	ldr	r3, [pc, #220]	; (9fa8 <grid_port_receive_decode+0x370>)
    9ecc:	4798      	blx	r3
    9ece:	2800      	cmp	r0, #0
    9ed0:	f040 811b 	bne.w	a10a <grid_port_receive_decode+0x4d2>
					grid_msg_checksum_write(message, length, grid_msg_checksum_calculate(message, length));
    9ed4:	4641      	mov	r1, r8
    9ed6:	4650      	mov	r0, sl
    9ed8:	4b20      	ldr	r3, [pc, #128]	; (9f5c <grid_port_receive_decode+0x324>)
    9eda:	4798      	blx	r3
    9edc:	4602      	mov	r2, r0
    9ede:	4641      	mov	r1, r8
    9ee0:	4650      	mov	r0, sl
    9ee2:	4b20      	ldr	r3, [pc, #128]	; (9f64 <grid_port_receive_decode+0x32c>)
    9ee4:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    9ee6:	f606 76e8 	addw	r6, r6, #4072	; 0xfe8
    9eea:	fa1f f188 	uxth.w	r1, r8
    9eee:	4630      	mov	r0, r6
    9ef0:	4b2e      	ldr	r3, [pc, #184]	; (9fac <grid_port_receive_decode+0x374>)
    9ef2:	4798      	blx	r3
    9ef4:	2800      	cmp	r0, #0
    9ef6:	f000 8108 	beq.w	a10a <grid_port_receive_decode+0x4d2>
						for (uint8_t i=0; i<length; i++){
    9efa:	f1b8 0f00 	cmp.w	r8, #0
    9efe:	d00c      	beq.n	9f1a <grid_port_receive_decode+0x2e2>
    9f00:	2300      	movs	r3, #0
    9f02:	461d      	mov	r5, r3
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    9f04:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 9fbc <grid_port_receive_decode+0x384>
    9f08:	f81a 1003 	ldrb.w	r1, [sl, r3]
    9f0c:	4630      	mov	r0, r6
    9f0e:	47c8      	blx	r9
						for (uint8_t i=0; i<length; i++){
    9f10:	3501      	adds	r5, #1
    9f12:	b2ed      	uxtb	r5, r5
    9f14:	462b      	mov	r3, r5
    9f16:	4545      	cmp	r5, r8
    9f18:	d3f6      	bcc.n	9f08 <grid_port_receive_decode+0x2d0>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    9f1a:	4630      	mov	r0, r6
    9f1c:	4b24      	ldr	r3, [pc, #144]	; (9fb0 <grid_port_receive_decode+0x378>)
    9f1e:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);										
    9f20:	4621      	mov	r1, r4
    9f22:	4812      	ldr	r0, [pc, #72]	; (9f6c <grid_port_receive_decode+0x334>)
    9f24:	4b23      	ldr	r3, [pc, #140]	; (9fb4 <grid_port_receive_decode+0x37c>)
    9f26:	4798      	blx	r3
    9f28:	e0ef      	b.n	a10a <grid_port_receive_decode+0x4d2>
				else if(por->partner_fi == 2){ // 180 deg
    9f2a:	2a02      	cmp	r2, #2
    9f2c:	d106      	bne.n	9f3c <grid_port_receive_decode+0x304>
					rotated_dx  -= received_dx;
    9f2e:	f1c5 047f 	rsb	r4, r5, #127	; 0x7f
    9f32:	b264      	sxtb	r4, r4
					rotated_dy  -= received_dy;
    9f34:	f1c0 007f 	rsb	r0, r0, #127	; 0x7f
    9f38:	b243      	sxtb	r3, r0
    9f3a:	e7a2      	b.n	9e82 <grid_port_receive_decode+0x24a>
				else if(por->partner_fi == 3){ // 270 deg
    9f3c:	2a03      	cmp	r2, #3
    9f3e:	d002      	beq.n	9f46 <grid_port_receive_decode+0x30e>
				int8_t rotated_dy = 0;
    9f40:	2300      	movs	r3, #0
				int8_t rotated_dx = 0;
    9f42:	461c      	mov	r4, r3
    9f44:	e79d      	b.n	9e82 <grid_port_receive_decode+0x24a>
					rotated_dy  -= received_dx;
    9f46:	f1c5 057f 	rsb	r5, r5, #127	; 0x7f
					rotated_dx  += received_dy;
    9f4a:	461c      	mov	r4, r3
					rotated_dy  -= received_dx;
    9f4c:	b26b      	sxtb	r3, r5
    9f4e:	e798      	b.n	9e82 <grid_port_receive_decode+0x24a>
    9f50:	10624dd3 	.word	0x10624dd3
    9f54:	0000e0fc 	.word	0x0000e0fc
    9f58:	00003d35 	.word	0x00003d35
    9f5c:	00003d19 	.word	0x00003d19
    9f60:	00003a99 	.word	0x00003a99
    9f64:	00003d55 	.word	0x00003d55
    9f68:	00003a59 	.word	0x00003a59
    9f6c:	20003310 	.word	0x20003310
    9f70:	000039a1 	.word	0x000039a1
    9f74:	0000e1c8 	.word	0x0000e1c8
    9f78:	0000c531 	.word	0x0000c531
    9f7c:	00003a05 	.word	0x00003a05
    9f80:	20003300 	.word	0x20003300
    9f84:	0000419d 	.word	0x0000419d
    9f88:	00003d69 	.word	0x00003d69
    9f8c:	00003dc9 	.word	0x00003dc9
    9f90:	00003d89 	.word	0x00003d89
    9f94:	00003da9 	.word	0x00003da9
    9f98:	00003de9 	.word	0x00003de9
    9f9c:	00003dfd 	.word	0x00003dfd
    9fa0:	00003e11 	.word	0x00003e11
    9fa4:	00003e25 	.word	0x00003e25
    9fa8:	00003e39 	.word	0x00003e39
    9fac:	00001375 	.word	0x00001375
    9fb0:	000013c1 	.word	0x000013c1
    9fb4:	00003e63 	.word	0x00003e63
    9fb8:	0000e1b4 	.word	0x0000e1b4
    9fbc:	000013a5 	.word	0x000013a5
							uint8_t new_local = grid_sys_rtc_get_time(&grid_sys_state)%128;
    9fc0:	4854      	ldr	r0, [pc, #336]	; (a114 <grid_port_receive_decode+0x4dc>)
    9fc2:	4b55      	ldr	r3, [pc, #340]	; (a118 <grid_port_receive_decode+0x4e0>)
    9fc4:	4798      	blx	r3
    9fc6:	f000 057f 	and.w	r5, r0, #127	; 0x7f
							grid_sys_write_hex_string_value(&stored_report->payload[6], 2, new_local);
    9fca:	6860      	ldr	r0, [r4, #4]
    9fcc:	462a      	mov	r2, r5
    9fce:	2102      	movs	r1, #2
    9fd0:	3006      	adds	r0, #6
    9fd2:	4b52      	ldr	r3, [pc, #328]	; (a11c <grid_port_receive_decode+0x4e4>)
    9fd4:	4798      	blx	r3
							grid_msg_checksum_write(stored_report->payload, stored_report->payload_length, grid_msg_checksum_calculate(stored_report->payload, stored_report->payload_length));
    9fd6:	6863      	ldr	r3, [r4, #4]
    9fd8:	78a2      	ldrb	r2, [r4, #2]
    9fda:	603a      	str	r2, [r7, #0]
    9fdc:	4611      	mov	r1, r2
    9fde:	607b      	str	r3, [r7, #4]
    9fe0:	4618      	mov	r0, r3
    9fe2:	4b4f      	ldr	r3, [pc, #316]	; (a120 <grid_port_receive_decode+0x4e8>)
    9fe4:	4798      	blx	r3
    9fe6:	4602      	mov	r2, r0
    9fe8:	6839      	ldr	r1, [r7, #0]
    9fea:	6878      	ldr	r0, [r7, #4]
    9fec:	4b4d      	ldr	r3, [pc, #308]	; (a124 <grid_port_receive_decode+0x4ec>)
    9fee:	4798      	blx	r3
    9ff0:	e6cd      	b.n	9d8e <grid_port_receive_decode+0x156>
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    9ff2:	f89a 3003 	ldrb.w	r3, [sl, #3]
    9ff6:	7b72      	ldrb	r2, [r6, #13]
    9ff8:	1a9b      	subs	r3, r3, r2
    9ffa:	3306      	adds	r3, #6
    9ffc:	425a      	negs	r2, r3
    9ffe:	f003 0303 	and.w	r3, r3, #3
    a002:	f002 0203 	and.w	r2, r2, #3
    a006:	bf58      	it	pl
    a008:	4253      	negpl	r3, r2
    a00a:	f241 0204 	movw	r2, #4100	; 0x1004
    a00e:	5cb2      	ldrb	r2, [r6, r2]
    a010:	68f9      	ldr	r1, [r7, #12]
    a012:	455d      	cmp	r5, fp
    a014:	bf08      	it	eq
    a016:	4549      	cmpeq	r1, r9
    a018:	bf0c      	ite	eq
    a01a:	2501      	moveq	r5, #1
    a01c:	2500      	movne	r5, #0
    a01e:	4293      	cmp	r3, r2
    a020:	bf14      	ite	ne
    a022:	2500      	movne	r5, #0
    a024:	f005 0501 	andeq.w	r5, r5, #1
						validator &= por->partner_hwcfg == grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    a028:	f506 5380 	add.w	r3, r6, #4096	; 0x1000
    a02c:	f8d3 9000 	ldr.w	r9, [r3]
    a030:	f1a8 000a 	sub.w	r0, r8, #10
    a034:	2200      	movs	r2, #0
    a036:	2102      	movs	r1, #2
    a038:	4450      	add	r0, sl
    a03a:	4b3b      	ldr	r3, [pc, #236]	; (a128 <grid_port_receive_decode+0x4f0>)
    a03c:	4798      	blx	r3
						if (validator == 1){
    a03e:	4548      	cmp	r0, r9
    a040:	d101      	bne.n	a046 <grid_port_receive_decode+0x40e>
    a042:	2d00      	cmp	r5, #0
    a044:	d161      	bne.n	a10a <grid_port_receive_decode+0x4d2>
							por->partner_status = 0;
    a046:	2200      	movs	r2, #0
    a048:	f241 0307 	movw	r3, #4103	; 0x1007
    a04c:	54f2      	strb	r2, [r6, r3]
							grid_sys_write_hex_string_value(&stored_report->payload[8], 2, 255);
    a04e:	6860      	ldr	r0, [r4, #4]
    a050:	22ff      	movs	r2, #255	; 0xff
    a052:	2102      	movs	r1, #2
    a054:	3008      	adds	r0, #8
    a056:	4d31      	ldr	r5, [pc, #196]	; (a11c <grid_port_receive_decode+0x4e4>)
    a058:	47a8      	blx	r5
							grid_sys_write_hex_string_value(&stored_report->payload[6], 2, 255);
    a05a:	6860      	ldr	r0, [r4, #4]
    a05c:	22ff      	movs	r2, #255	; 0xff
    a05e:	2102      	movs	r1, #2
    a060:	3006      	adds	r0, #6
    a062:	47a8      	blx	r5
							grid_msg_checksum_write(stored_report->payload, stored_report->payload_length, grid_msg_checksum_calculate(stored_report->payload, stored_report->payload_length));														
    a064:	6865      	ldr	r5, [r4, #4]
    a066:	78a4      	ldrb	r4, [r4, #2]
    a068:	4621      	mov	r1, r4
    a06a:	4628      	mov	r0, r5
    a06c:	4b2c      	ldr	r3, [pc, #176]	; (a120 <grid_port_receive_decode+0x4e8>)
    a06e:	4798      	blx	r3
    a070:	4602      	mov	r2, r0
    a072:	4621      	mov	r1, r4
    a074:	4628      	mov	r0, r5
    a076:	4b2b      	ldr	r3, [pc, #172]	; (a124 <grid_port_receive_decode+0x4ec>)
    a078:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200); // WHITE
    a07a:	23c8      	movs	r3, #200	; 0xc8
    a07c:	9301      	str	r3, [sp, #4]
    a07e:	2302      	movs	r3, #2
    a080:	9300      	str	r3, [sp, #0]
    a082:	23ff      	movs	r3, #255	; 0xff
    a084:	461a      	mov	r2, r3
    a086:	4619      	mov	r1, r3
    a088:	4822      	ldr	r0, [pc, #136]	; (a114 <grid_port_receive_decode+0x4dc>)
    a08a:	4c28      	ldr	r4, [pc, #160]	; (a12c <grid_port_receive_decode+0x4f4>)
    a08c:	47a0      	blx	r4
    a08e:	e03c      	b.n	a10a <grid_port_receive_decode+0x4d2>
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED SHORT
    a090:	23c8      	movs	r3, #200	; 0xc8
    a092:	9301      	str	r3, [sp, #4]
    a094:	2302      	movs	r3, #2
    a096:	9300      	str	r3, [sp, #0]
    a098:	2300      	movs	r3, #0
    a09a:	461a      	mov	r2, r3
    a09c:	21ff      	movs	r1, #255	; 0xff
    a09e:	481d      	ldr	r0, [pc, #116]	; (a114 <grid_port_receive_decode+0x4dc>)
    a0a0:	4c22      	ldr	r4, [pc, #136]	; (a12c <grid_port_receive_decode+0x4f4>)
    a0a2:	47a0      	blx	r4
				printf("{\"type\": \"WARNING\", \"data\": [\"Unknow Message Type\"]}\r\n");
    a0a4:	4822      	ldr	r0, [pc, #136]	; (a130 <grid_port_receive_decode+0x4f8>)
    a0a6:	4b23      	ldr	r3, [pc, #140]	; (a134 <grid_port_receive_decode+0x4fc>)
    a0a8:	4798      	blx	r3
    a0aa:	e02e      	b.n	a10a <grid_port_receive_decode+0x4d2>
			printf("{\"type\": \"WARNING\", \"data\": [\"Invalid Checksum\"]}\r\n");
    a0ac:	4822      	ldr	r0, [pc, #136]	; (a138 <grid_port_receive_decode+0x500>)
    a0ae:	4b21      	ldr	r3, [pc, #132]	; (a134 <grid_port_receive_decode+0x4fc>)
    a0b0:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 20, 0, 255, 1, 200); // BLUE BLINKY
    a0b2:	23c8      	movs	r3, #200	; 0xc8
    a0b4:	9301      	str	r3, [sp, #4]
    a0b6:	2301      	movs	r3, #1
    a0b8:	9300      	str	r3, [sp, #0]
    a0ba:	23ff      	movs	r3, #255	; 0xff
    a0bc:	2200      	movs	r2, #0
    a0be:	2114      	movs	r1, #20
    a0c0:	4814      	ldr	r0, [pc, #80]	; (a114 <grid_port_receive_decode+0x4dc>)
    a0c2:	4c1a      	ldr	r4, [pc, #104]	; (a12c <grid_port_receive_decode+0x4f4>)
    a0c4:	47a0      	blx	r4
    a0c6:	e020      	b.n	a10a <grid_port_receive_decode+0x4d2>
	message = &buffer[0];
    a0c8:	46aa      	mov	sl, r5
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    a0ca:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    a0cc:	4442      	add	r2, r8
    a0ce:	4b1b      	ldr	r3, [pc, #108]	; (a13c <grid_port_receive_decode+0x504>)
    a0d0:	fba3 1302 	umull	r1, r3, r3, r2
    a0d4:	09db      	lsrs	r3, r3, #7
    a0d6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    a0da:	fb01 2313 	mls	r3, r1, r3, r2
    a0de:	62c3      	str	r3, [r0, #44]	; 0x2c
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    a0e0:	6283      	str	r3, [r0, #40]	; 0x28
	por->rx_double_buffer_status = 0;
    a0e2:	2300      	movs	r3, #0
    a0e4:	6243      	str	r3, [r0, #36]	; 0x24
	if (message[0] == 1 && message [length-1] == 10){
    a0e6:	f89a 3000 	ldrb.w	r3, [sl]
    a0ea:	2b01      	cmp	r3, #1
    a0ec:	f43f ae07 	beq.w	9cfe <grid_port_receive_decode+0xc6>
		grid_sys_alert_set_alert(&grid_sys_state, 0, 0, 20, 2, 200); // BLUE BLINKY	
    a0f0:	23c8      	movs	r3, #200	; 0xc8
    a0f2:	9301      	str	r3, [sp, #4]
    a0f4:	2302      	movs	r3, #2
    a0f6:	9300      	str	r3, [sp, #0]
    a0f8:	2314      	movs	r3, #20
    a0fa:	2200      	movs	r2, #0
    a0fc:	4611      	mov	r1, r2
    a0fe:	4805      	ldr	r0, [pc, #20]	; (a114 <grid_port_receive_decode+0x4dc>)
    a100:	4c0a      	ldr	r4, [pc, #40]	; (a12c <grid_port_receive_decode+0x4f4>)
    a102:	47a0      	blx	r4
		printf("{\"type\": \"ERROR\", \"data\": [\"Frame Error\"]}\r\n");
    a104:	480e      	ldr	r0, [pc, #56]	; (a140 <grid_port_receive_decode+0x508>)
    a106:	4b0b      	ldr	r3, [pc, #44]	; (a134 <grid_port_receive_decode+0x4fc>)
    a108:	4798      	blx	r3
}
    a10a:	3714      	adds	r7, #20
    a10c:	46bd      	mov	sp, r7
    a10e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a112:	bf00      	nop
    a114:	20003310 	.word	0x20003310
    a118:	000039a1 	.word	0x000039a1
    a11c:	00003a99 	.word	0x00003a99
    a120:	00003d19 	.word	0x00003d19
    a124:	00003d55 	.word	0x00003d55
    a128:	00003a59 	.word	0x00003a59
    a12c:	00003a05 	.word	0x00003a05
    a130:	0000e1d0 	.word	0x0000e1d0
    a134:	0000c619 	.word	0x0000c619
    a138:	0000e208 	.word	0x0000e208
    a13c:	10624dd3 	.word	0x10624dd3
    a140:	0000e23c 	.word	0x0000e23c

0000a144 <grid_port_receive_complete_task>:
void grid_port_receive_complete_task(struct grid_port* por){
    a144:	b530      	push	{r4, r5, lr}
    a146:	b083      	sub	sp, #12
    a148:	4604      	mov	r4, r0
	if (por->usart_error_flag == 1){
    a14a:	7f03      	ldrb	r3, [r0, #28]
    a14c:	2b01      	cmp	r3, #1
    a14e:	d013      	beq.n	a178 <grid_port_receive_complete_task+0x34>
	grid_port_receive_task(por);	
    a150:	4620      	mov	r0, r4
    a152:	4b12      	ldr	r3, [pc, #72]	; (a19c <grid_port_receive_complete_task+0x58>)
    a154:	4798      	blx	r3
	if (por->rx_double_buffer_status == 0){
    a156:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a158:	b163      	cbz	r3, a174 <grid_port_receive_complete_task+0x30>
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    a15a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    a15c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    a15e:	4291      	cmp	r1, r2
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    a160:	bf34      	ite	cc
    a162:	3201      	addcc	r2, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    a164:	f202 72d1 	addwcs	r2, r2, #2001	; 0x7d1
    a168:	1a52      	subs	r2, r2, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    a16a:	4620      	mov	r0, r4
    a16c:	4b0c      	ldr	r3, [pc, #48]	; (a1a0 <grid_port_receive_complete_task+0x5c>)
    a16e:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    a170:	2300      	movs	r3, #0
    a172:	6263      	str	r3, [r4, #36]	; 0x24
}
    a174:	b003      	add	sp, #12
    a176:	bd30      	pop	{r4, r5, pc}
		por->usart_error_flag = 0;
    a178:	2300      	movs	r3, #0
    a17a:	7703      	strb	r3, [r0, #28]
		grid_port_reset_receiver(por);			
    a17c:	4b09      	ldr	r3, [pc, #36]	; (a1a4 <grid_port_receive_complete_task+0x60>)
    a17e:	4798      	blx	r3
		grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200);
    a180:	23c8      	movs	r3, #200	; 0xc8
    a182:	9301      	str	r3, [sp, #4]
    a184:	2302      	movs	r3, #2
    a186:	9300      	str	r3, [sp, #0]
    a188:	23ff      	movs	r3, #255	; 0xff
    a18a:	461a      	mov	r2, r3
    a18c:	4619      	mov	r1, r3
    a18e:	4806      	ldr	r0, [pc, #24]	; (a1a8 <grid_port_receive_complete_task+0x64>)
    a190:	4d06      	ldr	r5, [pc, #24]	; (a1ac <grid_port_receive_complete_task+0x68>)
    a192:	47a8      	blx	r5
		printf("{\"type\": \"ERROR\", \"data\": [\"Parity Error\"]}\r\n");
    a194:	4806      	ldr	r0, [pc, #24]	; (a1b0 <grid_port_receive_complete_task+0x6c>)
    a196:	4b07      	ldr	r3, [pc, #28]	; (a1b4 <grid_port_receive_complete_task+0x70>)
    a198:	4798      	blx	r3
    a19a:	e7d9      	b.n	a150 <grid_port_receive_complete_task+0xc>
    a19c:	00009aa9 	.word	0x00009aa9
    a1a0:	00009c39 	.word	0x00009c39
    a1a4:	00009a25 	.word	0x00009a25
    a1a8:	20003310 	.word	0x20003310
    a1ac:	00003a05 	.word	0x00003a05
    a1b0:	0000e268 	.word	0x0000e268
    a1b4:	0000c619 	.word	0x0000c619

0000a1b8 <init_timer>:
#define RTC1SEC 16384

#define RTC1MS (RTC1SEC/1000)

void init_timer(void)
{
    a1b8:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1SEC/20;
    a1ba:	4c18      	ldr	r4, [pc, #96]	; (a21c <init_timer+0x64>)
    a1bc:	f240 3333 	movw	r3, #819	; 0x333
    a1c0:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    a1c2:	4b17      	ldr	r3, [pc, #92]	; (a220 <init_timer+0x68>)
    a1c4:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    a1c6:	2301      	movs	r3, #1
    a1c8:	7523      	strb	r3, [r4, #20]
	
	RTC_Scheduler_heartbeat.interval = RTC1SEC;
    a1ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    a1ce:	6222      	str	r2, [r4, #32]
	RTC_Scheduler_heartbeat.cb       = RTC_Scheduler_heartbeat_cb;
    a1d0:	4a14      	ldr	r2, [pc, #80]	; (a224 <init_timer+0x6c>)
    a1d2:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_heartbeat.mode     = TIMER_TASK_REPEAT;
    a1d4:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	
	RTC_Scheduler_report.interval = RTC1SEC/10;
    a1d8:	f240 6266 	movw	r2, #1638	; 0x666
    a1dc:	6362      	str	r2, [r4, #52]	; 0x34
	RTC_Scheduler_report.cb       = RTC_Scheduler_report_cb;
    a1de:	4a12      	ldr	r2, [pc, #72]	; (a228 <init_timer+0x70>)
    a1e0:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_report.mode     = TIMER_TASK_REPEAT;
    a1e2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	
	RTC_Scheduler_realtime.interval = 1;
    a1e6:	64a3      	str	r3, [r4, #72]	; 0x48
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    a1e8:	4a10      	ldr	r2, [pc, #64]	; (a22c <init_timer+0x74>)
    a1ea:	64e2      	str	r2, [r4, #76]	; 0x4c
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
    a1ec:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    a1f0:	4d0f      	ldr	r5, [pc, #60]	; (a230 <init_timer+0x78>)
    a1f2:	1d21      	adds	r1, r4, #4
    a1f4:	4628      	mov	r0, r5
    a1f6:	4e0f      	ldr	r6, [pc, #60]	; (a234 <init_timer+0x7c>)
    a1f8:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_heartbeat);
    a1fa:	f104 0118 	add.w	r1, r4, #24
    a1fe:	4628      	mov	r0, r5
    a200:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_report);
    a202:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    a206:	4628      	mov	r0, r5
    a208:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
    a20a:	f104 0140 	add.w	r1, r4, #64	; 0x40
    a20e:	4628      	mov	r0, r5
    a210:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
    a212:	4628      	mov	r0, r5
    a214:	4b08      	ldr	r3, [pc, #32]	; (a238 <init_timer+0x80>)
    a216:	4798      	blx	r3
    a218:	bd70      	pop	{r4, r5, r6, pc}
    a21a:	bf00      	nop
    a21c:	20000d68 	.word	0x20000d68
    a220:	00009915 	.word	0x00009915
    a224:	00009901 	.word	0x00009901
    a228:	000098f5 	.word	0x000098f5
    a22c:	00009979 	.word	0x00009979
    a230:	20000f94 	.word	0x20000f94
    a234:	000052dd 	.word	0x000052dd
    a238:	0000529d 	.word	0x0000529d

0000a23c <main>:




int main(void)
{
    a23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a240:	b097      	sub	sp, #92	; 0x5c

	atmel_start_init();	
    a242:	4b73      	ldr	r3, [pc, #460]	; (a410 <main+0x1d4>)
    a244:	4798      	blx	r3
		
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Start Initialized");
    a246:	4d73      	ldr	r5, [pc, #460]	; (a414 <main+0x1d8>)
    a248:	4973      	ldr	r1, [pc, #460]	; (a418 <main+0x1dc>)
    a24a:	4628      	mov	r0, r5
    a24c:	4c73      	ldr	r4, [pc, #460]	; (a41c <main+0x1e0>)
    a24e:	47a0      	blx	r4
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Unknow Reset Source");
    a250:	4973      	ldr	r1, [pc, #460]	; (a420 <main+0x1e4>)
    a252:	4628      	mov	r0, r5
    a254:	47a0      	blx	r4
		{
		}
		
	#else	
	
		GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Unit Test");
    a256:	4e73      	ldr	r6, [pc, #460]	; (a424 <main+0x1e8>)
    a258:	4973      	ldr	r1, [pc, #460]	; (a428 <main+0x1ec>)
    a25a:	4630      	mov	r0, r6
    a25c:	47a0      	blx	r4
		while (1)
		{
		}
	#else
	
		GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Hardware Test");
    a25e:	4973      	ldr	r1, [pc, #460]	; (a42c <main+0x1f0>)
    a260:	4630      	mov	r0, r6
    a262:	47a0      	blx	r4
//	wdt_disable(&WDT_0);
	

	//TIMER_0_example2();
	#include "usb/class/midi/device/audiodf_midi.h"
	audiodf_midi_init();
    a264:	4b72      	ldr	r3, [pc, #456]	; (a430 <main+0x1f4>)
    a266:	4798      	blx	r3


	composite_device_start();
    a268:	4b72      	ldr	r3, [pc, #456]	; (a434 <main+0x1f8>)
    a26a:	4798      	blx	r3

	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Initialized");
    a26c:	4972      	ldr	r1, [pc, #456]	; (a438 <main+0x1fc>)
    a26e:	4628      	mov	r0, r5
    a270:	47a0      	blx	r4
		
	grid_module_common_init();
    a272:	4b72      	ldr	r3, [pc, #456]	; (a43c <main+0x200>)
    a274:	4798      	blx	r3
		
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Grid Module Initialized");
    a276:	4972      	ldr	r1, [pc, #456]	; (a440 <main+0x204>)
    a278:	4628      	mov	r0, r5
    a27a:	47a0      	blx	r4
		

	uint32_t loopstart = 0;

					
	uint32_t hwtype = grid_sys_get_hwcfg();
    a27c:	4b71      	ldr	r3, [pc, #452]	; (a444 <main+0x208>)
    a27e:	4798      	blx	r3
    a280:	4682      	mov	sl, r0
	
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    a282:	2600      	movs	r6, #0
    a284:	f8df 9210 	ldr.w	r9, [pc, #528]	; a498 <main+0x25c>
	{

		if (hwtype == GRID_MODULE_EN16_RevA){	
			grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    a288:	f8df 81f8 	ldr.w	r8, [pc, #504]	; a484 <main+0x248>
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    a28c:	e003      	b.n	a296 <main+0x5a>
		if (hwtype == GRID_MODULE_EN16_RevA){	
    a28e:	f1ba 0fc0 	cmp.w	sl, #192	; 0xc0
    a292:	d01f      	beq.n	a2d4 <main+0x98>
    a294:	3601      	adds	r6, #1
    a296:	b2f5      	uxtb	r5, r6
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    a298:	486b      	ldr	r0, [pc, #428]	; (a448 <main+0x20c>)
    a29a:	47c8      	blx	r9
    a29c:	42a8      	cmp	r0, r5
    a29e:	d8f6      	bhi.n	a28e <main+0x52>
	}
		
		
		

	grid_sys_bank_select(&grid_sys_state, 255);
    a2a0:	21ff      	movs	r1, #255	; 0xff
    a2a2:	486a      	ldr	r0, [pc, #424]	; (a44c <main+0x210>)
    a2a4:	4b6a      	ldr	r3, [pc, #424]	; (a450 <main+0x214>)
    a2a6:	4798      	blx	r3
	
	init_timer();
    a2a8:	4b6a      	ldr	r3, [pc, #424]	; (a454 <main+0x218>)
    a2aa:	4798      	blx	r3
	 
	 
 	//spi_nor_flash_test();
	

	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Entering Main Loop");
    a2ac:	496a      	ldr	r1, [pc, #424]	; (a458 <main+0x21c>)
    a2ae:	4859      	ldr	r0, [pc, #356]	; (a414 <main+0x1d8>)
    a2b0:	4b5a      	ldr	r3, [pc, #360]	; (a41c <main+0x1e0>)
    a2b2:	4798      	blx	r3
	
	uint8_t usb_init_variable = 0;
    a2b4:	2300      	movs	r3, #0
    a2b6:	930c      	str	r3, [sp, #48]	; 0x30
	uint32_t loopwarp = 0;
    a2b8:	9304      	str	r3, [sp, #16]
	uint32_t loopfast = 0;
    a2ba:	9307      	str	r3, [sp, #28]
	uint32_t loopslow = 0;
    a2bc:	9306      	str	r3, [sp, #24]
	uint32_t loopcounter = 0;
    a2be:	9303      	str	r3, [sp, #12]
	mod->current_task = next_task;
    a2c0:	f8df a1d8 	ldr.w	sl, [pc, #472]	; a49c <main+0x260>
    a2c4:	f04f 0301 	mov.w	r3, #1
    a2c8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
			if (usb_d_get_frame_num() == 0){
				
			}
			else{				
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
				grid_sys_bank_select(&grid_sys_state, 0);
    a2cc:	2400      	movs	r4, #0
		
			}
			
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
	
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    a2ce:	f8df b178 	ldr.w	fp, [pc, #376]	; a448 <main+0x20c>
    a2d2:	e0ee      	b.n	a4b2 <main+0x276>
			grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    a2d4:	27ff      	movs	r7, #255	; 0xff
    a2d6:	9701      	str	r7, [sp, #4]
    a2d8:	2400      	movs	r4, #0
    a2da:	9400      	str	r4, [sp, #0]
    a2dc:	4623      	mov	r3, r4
    a2de:	4622      	mov	r2, r4
    a2e0:	4629      	mov	r1, r5
    a2e2:	4859      	ldr	r0, [pc, #356]	; (a448 <main+0x20c>)
    a2e4:	47c0      	blx	r8
			grid_led_set_mid(&grid_led_state, i, 0, 5, 5, 5);
    a2e6:	2305      	movs	r3, #5
    a2e8:	9301      	str	r3, [sp, #4]
    a2ea:	9300      	str	r3, [sp, #0]
    a2ec:	4622      	mov	r2, r4
    a2ee:	4629      	mov	r1, r5
    a2f0:	4855      	ldr	r0, [pc, #340]	; (a448 <main+0x20c>)
    a2f2:	f8df b1a0 	ldr.w	fp, [pc, #416]	; a494 <main+0x258>
    a2f6:	47d8      	blx	fp
			grid_led_set_max(&grid_led_state, i, 0, 255, 0, 0);
    a2f8:	9401      	str	r4, [sp, #4]
    a2fa:	9400      	str	r4, [sp, #0]
    a2fc:	463b      	mov	r3, r7
    a2fe:	4622      	mov	r2, r4
    a300:	4629      	mov	r1, r5
    a302:	4851      	ldr	r0, [pc, #324]	; (a448 <main+0x20c>)
    a304:	4c55      	ldr	r4, [pc, #340]	; (a45c <main+0x220>)
    a306:	47a0      	blx	r4
    a308:	e7c4      	b.n	a294 <main+0x58>
			if (usb_d_get_frame_num() == 0){
    a30a:	4b55      	ldr	r3, [pc, #340]	; (a460 <main+0x224>)
    a30c:	4798      	blx	r3
    a30e:	2800      	cmp	r0, #0
    a310:	f000 80d7 	beq.w	a4c2 <main+0x286>
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
    a314:	4953      	ldr	r1, [pc, #332]	; (a464 <main+0x228>)
    a316:	483f      	ldr	r0, [pc, #252]	; (a414 <main+0x1d8>)
    a318:	4b40      	ldr	r3, [pc, #256]	; (a41c <main+0x1e0>)
    a31a:	4798      	blx	r3
				grid_sys_bank_select(&grid_sys_state, 0);
    a31c:	4621      	mov	r1, r4
    a31e:	484b      	ldr	r0, [pc, #300]	; (a44c <main+0x210>)
    a320:	4b4b      	ldr	r3, [pc, #300]	; (a450 <main+0x214>)
    a322:	4798      	blx	r3
				usb_init_variable = 1;
    a324:	2301      	movs	r3, #1
    a326:	930c      	str	r3, [sp, #48]	; 0x30
    a328:	e0cb      	b.n	a4c2 <main+0x286>
			grid_sys_state.alert_state--;
    a32a:	4b48      	ldr	r3, [pc, #288]	; (a44c <main+0x210>)
    a32c:	889b      	ldrh	r3, [r3, #4]
    a32e:	3b01      	subs	r3, #1
    a330:	b29b      	uxth	r3, r3
    a332:	4a46      	ldr	r2, [pc, #280]	; (a44c <main+0x210>)
    a334:	8093      	strh	r3, [r2, #4]
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
    a336:	4610      	mov	r0, r2
    a338:	4b4b      	ldr	r3, [pc, #300]	; (a468 <main+0x22c>)
    a33a:	4798      	blx	r3
    a33c:	b9b0      	cbnz	r0, a36c <main+0x130>
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    a33e:	4843      	ldr	r0, [pc, #268]	; (a44c <main+0x210>)
    a340:	4b4a      	ldr	r3, [pc, #296]	; (a46c <main+0x230>)
    a342:	4798      	blx	r3
    a344:	4606      	mov	r6, r0
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    a346:	f89b 3001 	ldrb.w	r3, [fp, #1]
    a34a:	2b00      	cmp	r3, #0
    a34c:	f000 8142 	beq.w	a5d4 <main+0x398>
    a350:	4625      	mov	r5, r4
				//grid_led_set_color(i, 0, 255, 0);	
		
				grid_led_set_phase(&grid_led_state, i, 1, intensity);
    a352:	4f47      	ldr	r7, [pc, #284]	; (a470 <main+0x234>)
    a354:	4633      	mov	r3, r6
    a356:	2201      	movs	r2, #1
    a358:	4629      	mov	r1, r5
    a35a:	4658      	mov	r0, fp
    a35c:	47b8      	blx	r7
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    a35e:	3501      	adds	r5, #1
    a360:	b2ed      	uxtb	r5, r5
    a362:	f89b 3001 	ldrb.w	r3, [fp, #1]
    a366:	42ab      	cmp	r3, r5
    a368:	d8f4      	bhi.n	a354 <main+0x118>
    a36a:	e133      	b.n	a5d4 <main+0x398>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
    a36c:	4837      	ldr	r0, [pc, #220]	; (a44c <main+0x210>)
    a36e:	4b41      	ldr	r3, [pc, #260]	; (a474 <main+0x238>)
    a370:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    a372:	4836      	ldr	r0, [pc, #216]	; (a44c <main+0x210>)
    a374:	4b40      	ldr	r3, [pc, #256]	; (a478 <main+0x23c>)
    a376:	4798      	blx	r3
    a378:	9008      	str	r0, [sp, #32]
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    a37a:	4834      	ldr	r0, [pc, #208]	; (a44c <main+0x210>)
    a37c:	4b3f      	ldr	r3, [pc, #252]	; (a47c <main+0x240>)
    a37e:	4798      	blx	r3
    a380:	9009      	str	r0, [sp, #36]	; 0x24
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    a382:	4832      	ldr	r0, [pc, #200]	; (a44c <main+0x210>)
    a384:	4b3e      	ldr	r3, [pc, #248]	; (a480 <main+0x244>)
    a386:	4798      	blx	r3
    a388:	900a      	str	r0, [sp, #40]	; 0x28
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    a38a:	f04f 0900 	mov.w	r9, #0
    a38e:	e033      	b.n	a3f8 <main+0x1bc>
						grid_led_set_min(&grid_led_state, i, 1, color_r*0   , color_g*0   , color_b*0);
    a390:	9401      	str	r4, [sp, #4]
    a392:	9400      	str	r4, [sp, #0]
    a394:	4623      	mov	r3, r4
    a396:	2201      	movs	r2, #1
    a398:	4629      	mov	r1, r5
    a39a:	4658      	mov	r0, fp
    a39c:	4e39      	ldr	r6, [pc, #228]	; (a484 <main+0x248>)
    a39e:	47b0      	blx	r6
						grid_led_set_mid(&grid_led_state, i, 1, color_r*0.5 , color_g*0.5 , color_b*0.5);
    a3a0:	f8df 80fc 	ldr.w	r8, [pc, #252]	; a4a0 <main+0x264>
    a3a4:	9808      	ldr	r0, [sp, #32]
    a3a6:	47c0      	blx	r8
    a3a8:	4f37      	ldr	r7, [pc, #220]	; (a488 <main+0x24c>)
    a3aa:	2200      	movs	r2, #0
    a3ac:	4b37      	ldr	r3, [pc, #220]	; (a48c <main+0x250>)
    a3ae:	47b8      	blx	r7
    a3b0:	4e37      	ldr	r6, [pc, #220]	; (a490 <main+0x254>)
    a3b2:	47b0      	blx	r6
    a3b4:	b2c2      	uxtb	r2, r0
    a3b6:	920b      	str	r2, [sp, #44]	; 0x2c
    a3b8:	980a      	ldr	r0, [sp, #40]	; 0x28
    a3ba:	47c0      	blx	r8
    a3bc:	2200      	movs	r2, #0
    a3be:	4b33      	ldr	r3, [pc, #204]	; (a48c <main+0x250>)
    a3c0:	47b8      	blx	r7
    a3c2:	47b0      	blx	r6
    a3c4:	b2c0      	uxtb	r0, r0
    a3c6:	9001      	str	r0, [sp, #4]
    a3c8:	9809      	ldr	r0, [sp, #36]	; 0x24
    a3ca:	47c0      	blx	r8
    a3cc:	2200      	movs	r2, #0
    a3ce:	4b2f      	ldr	r3, [pc, #188]	; (a48c <main+0x250>)
    a3d0:	47b8      	blx	r7
    a3d2:	47b0      	blx	r6
    a3d4:	b2c0      	uxtb	r0, r0
    a3d6:	9000      	str	r0, [sp, #0]
    a3d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a3da:	2201      	movs	r2, #1
    a3dc:	4629      	mov	r1, r5
    a3de:	4658      	mov	r0, fp
    a3e0:	4e2c      	ldr	r6, [pc, #176]	; (a494 <main+0x258>)
    a3e2:	47b0      	blx	r6
						grid_led_set_max(&grid_led_state, i, 1, color_r*1   , color_g*1   , color_b*1);
    a3e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a3e6:	9201      	str	r2, [sp, #4]
    a3e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a3ea:	9200      	str	r2, [sp, #0]
    a3ec:	9b08      	ldr	r3, [sp, #32]
    a3ee:	2201      	movs	r2, #1
    a3f0:	4629      	mov	r1, r5
    a3f2:	4658      	mov	r0, fp
    a3f4:	4d19      	ldr	r5, [pc, #100]	; (a45c <main+0x220>)
    a3f6:	47a8      	blx	r5
    a3f8:	fa5f f589 	uxtb.w	r5, r9
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    a3fc:	4658      	mov	r0, fp
    a3fe:	4b26      	ldr	r3, [pc, #152]	; (a498 <main+0x25c>)
    a400:	4798      	blx	r3
    a402:	f109 0901 	add.w	r9, r9, #1
    a406:	42a8      	cmp	r0, r5
    a408:	d8c2      	bhi.n	a390 <main+0x154>
    a40a:	e798      	b.n	a33e <main+0x102>
					if ((RTC1MS - elapsed)<loopwarp){				
						loopwarp-=(RTC1MS - elapsed);
						loopstart-=(RTC1MS - elapsed);
					}
					else{
						loopwarp-=loopwarp;
    a40c:	9404      	str	r4, [sp, #16]
    a40e:	e108      	b.n	a622 <main+0x3e6>
    a410:	000002d1 	.word	0x000002d1
    a414:	0000e36c 	.word	0x0000e36c
    a418:	0000e358 	.word	0x0000e358
    a41c:	0000c531 	.word	0x0000c531
    a420:	0000e390 	.word	0x0000e390
    a424:	0000e0fc 	.word	0x0000e0fc
    a428:	0000e3a4 	.word	0x0000e3a4
    a42c:	0000e3b4 	.word	0x0000e3b4
    a430:	0000b1b5 	.word	0x0000b1b5
    a434:	0000bb5d 	.word	0x0000bb5d
    a438:	0000e3c8 	.word	0x0000e3c8
    a43c:	000024dd 	.word	0x000024dd
    a440:	0000e3e8 	.word	0x0000e3e8
    a444:	00003ad1 	.word	0x00003ad1
    a448:	20007864 	.word	0x20007864
    a44c:	20003310 	.word	0x20003310
    a450:	00003bc1 	.word	0x00003bc1
    a454:	0000a1b9 	.word	0x0000a1b9
    a458:	0000e400 	.word	0x0000e400
    a45c:	00002093 	.word	0x00002093
    a460:	00005b19 	.word	0x00005b19
    a464:	0000e414 	.word	0x0000e414
    a468:	000039b3 	.word	0x000039b3
    a46c:	000039bd 	.word	0x000039bd
    a470:	000020dd 	.word	0x000020dd
    a474:	000039b7 	.word	0x000039b7
    a478:	00003a23 	.word	0x00003a23
    a47c:	00003a27 	.word	0x00003a27
    a480:	00003a2b 	.word	0x00003a2b
    a484:	00002001 	.word	0x00002001
    a488:	0000bef5 	.word	0x0000bef5
    a48c:	3fe00000 	.word	0x3fe00000
    a490:	0000c319 	.word	0x0000c319
    a494:	00002049 	.word	0x00002049
    a498:	00001fb9 	.word	0x00001fb9
    a49c:	20007db8 	.word	0x20007db8
    a4a0:	0000be29 	.word	0x0000be29
				}
			}
			
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
					
				delay_us(1);			
    a4a4:	2001      	movs	r0, #1
    a4a6:	47b0      	blx	r6
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
    a4a8:	4639      	mov	r1, r7
    a4aa:	4865      	ldr	r0, [pc, #404]	; (a640 <main+0x404>)
    a4ac:	47a8      	blx	r5
    a4ae:	280f      	cmp	r0, #15
    a4b0:	d9f8      	bls.n	a4a4 <main+0x268>
	mod->current_task = next_task;
    a4b2:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    a4b6:	f88a 3001 	strb.w	r3, [sl, #1]
		if (usb_init_variable == 0){
    a4ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a4bc:	2b00      	cmp	r3, #0
    a4be:	f43f af24 	beq.w	a30a <main+0xce>
		loopcounter++;
    a4c2:	9b03      	ldr	r3, [sp, #12]
    a4c4:	3301      	adds	r3, #1
    a4c6:	9303      	str	r3, [sp, #12]
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    a4c8:	485d      	ldr	r0, [pc, #372]	; (a640 <main+0x404>)
    a4ca:	4b5e      	ldr	r3, [pc, #376]	; (a644 <main+0x408>)
    a4cc:	4798      	blx	r3
    a4ce:	9005      	str	r0, [sp, #20]
		if (scheduler_report_flag){
    a4d0:	4b5d      	ldr	r3, [pc, #372]	; (a648 <main+0x40c>)
    a4d2:	781b      	ldrb	r3, [r3, #0]
    a4d4:	2b00      	cmp	r3, #0
    a4d6:	d037      	beq.n	a548 <main+0x30c>
			scheduler_report_flag=0;
    a4d8:	4b5b      	ldr	r3, [pc, #364]	; (a648 <main+0x40c>)
    a4da:	701c      	strb	r4, [r3, #0]
			uint32_t task_val[GRID_TASK_NUMBER] = {0};
    a4dc:	2220      	movs	r2, #32
    a4de:	4621      	mov	r1, r4
    a4e0:	a80e      	add	r0, sp, #56	; 0x38
    a4e2:	4b5a      	ldr	r3, [pc, #360]	; (a64c <main+0x410>)
    a4e4:	4798      	blx	r3
    a4e6:	4b5a      	ldr	r3, [pc, #360]	; (a650 <main+0x414>)
    a4e8:	aa0d      	add	r2, sp, #52	; 0x34
    a4ea:	f103 0020 	add.w	r0, r3, #32
	return 	mod->timer[task];
    a4ee:	f853 1b04 	ldr.w	r1, [r3], #4
				task_val[i] = grid_task_timer_read(&grid_task_state, i);
    a4f2:	f842 1f04 	str.w	r1, [r2, #4]!
			for(uint8_t i = 0; i<GRID_TASK_NUMBER; i++){
    a4f6:	4298      	cmp	r0, r3
    a4f8:	d1f9      	bne.n	a4ee <main+0x2b2>
			grid_task_timer_reset(&grid_task_state);
    a4fa:	4650      	mov	r0, sl
    a4fc:	4b55      	ldr	r3, [pc, #340]	; (a654 <main+0x418>)
    a4fe:	4798      	blx	r3
			printf("{\"type\":\"TASK\", \"data\": [");
    a500:	4855      	ldr	r0, [pc, #340]	; (a658 <main+0x41c>)
    a502:	4d56      	ldr	r5, [pc, #344]	; (a65c <main+0x420>)
    a504:	47a8      	blx	r5
				printf("\"%d\"", task_val[i]);
    a506:	990e      	ldr	r1, [sp, #56]	; 0x38
    a508:	4855      	ldr	r0, [pc, #340]	; (a660 <main+0x424>)
    a50a:	47a8      	blx	r5
    a50c:	ad0f      	add	r5, sp, #60	; 0x3c
    a50e:	f10d 0958 	add.w	r9, sp, #88	; 0x58
					printf(", ");
    a512:	f8df 8198 	ldr.w	r8, [pc, #408]	; a6ac <main+0x470>
    a516:	4e51      	ldr	r6, [pc, #324]	; (a65c <main+0x420>)
				printf("\"%d\"", task_val[i]);
    a518:	4f51      	ldr	r7, [pc, #324]	; (a660 <main+0x424>)
					printf(", ");
    a51a:	4640      	mov	r0, r8
    a51c:	47b0      	blx	r6
				printf("\"%d\"", task_val[i]);
    a51e:	f855 1b04 	ldr.w	r1, [r5], #4
    a522:	4638      	mov	r0, r7
    a524:	47b0      	blx	r6
				if (i != GRID_TASK_NUMBER-1){
    a526:	454d      	cmp	r5, r9
    a528:	d1f7      	bne.n	a51a <main+0x2de>
			printf("]}\r\n");
    a52a:	484e      	ldr	r0, [pc, #312]	; (a664 <main+0x428>)
    a52c:	4b4e      	ldr	r3, [pc, #312]	; (a668 <main+0x42c>)
    a52e:	4798      	blx	r3
			printf("{\"type\":\"LOOP\", \"data\": [\"%d\", \"%d\", \"%d\", \"%d\"]}\r\n", loopcounter, loopslow, loopfast, loopwarp);
    a530:	9b04      	ldr	r3, [sp, #16]
    a532:	9300      	str	r3, [sp, #0]
    a534:	9b07      	ldr	r3, [sp, #28]
    a536:	9a06      	ldr	r2, [sp, #24]
    a538:	9903      	ldr	r1, [sp, #12]
    a53a:	484c      	ldr	r0, [pc, #304]	; (a66c <main+0x430>)
    a53c:	4d47      	ldr	r5, [pc, #284]	; (a65c <main+0x420>)
    a53e:	47a8      	blx	r5
			loopwarp = 0;
    a540:	9404      	str	r4, [sp, #16]
			loopfast = 0;
    a542:	9407      	str	r4, [sp, #28]
			loopslow = 0;
    a544:	9406      	str	r4, [sp, #24]
			loopcounter = 0;
    a546:	9403      	str	r4, [sp, #12]
	mod->current_task = next_task;
    a548:	2302      	movs	r3, #2
    a54a:	f88a 3001 	strb.w	r3, [sl, #1]
		grid_port_receive_complete_task(&GRID_PORT_N);
    a54e:	4848      	ldr	r0, [pc, #288]	; (a670 <main+0x434>)
    a550:	4d48      	ldr	r5, [pc, #288]	; (a674 <main+0x438>)
    a552:	47a8      	blx	r5
		grid_port_receive_complete_task(&GRID_PORT_E);
    a554:	f8df 9158 	ldr.w	r9, [pc, #344]	; a6b0 <main+0x474>
    a558:	4648      	mov	r0, r9
    a55a:	47a8      	blx	r5
		grid_port_receive_complete_task(&GRID_PORT_S);
    a55c:	f8df 8154 	ldr.w	r8, [pc, #340]	; a6b4 <main+0x478>
    a560:	4640      	mov	r0, r8
    a562:	47a8      	blx	r5
		grid_port_receive_complete_task(&GRID_PORT_W);
    a564:	4f44      	ldr	r7, [pc, #272]	; (a678 <main+0x43c>)
    a566:	4638      	mov	r0, r7
    a568:	47a8      	blx	r5
	mod->current_task = next_task;
    a56a:	2303      	movs	r3, #3
    a56c:	f88a 3001 	strb.w	r3, [sl, #1]
		grid_port_process_ui(&GRID_PORT_U);
    a570:	4e42      	ldr	r6, [pc, #264]	; (a67c <main+0x440>)
    a572:	4630      	mov	r0, r6
    a574:	4b42      	ldr	r3, [pc, #264]	; (a680 <main+0x444>)
    a576:	4798      	blx	r3
	mod->current_task = next_task;
    a578:	2304      	movs	r3, #4
    a57a:	f88a 3001 	strb.w	r3, [sl, #1]
		grid_port_process_inbound(&GRID_PORT_U, 1); // Loopback
    a57e:	2101      	movs	r1, #1
    a580:	4630      	mov	r0, r6
    a582:	4d40      	ldr	r5, [pc, #256]	; (a684 <main+0x448>)
    a584:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_N, 0);		
    a586:	4621      	mov	r1, r4
    a588:	4839      	ldr	r0, [pc, #228]	; (a670 <main+0x434>)
    a58a:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_E, 0);		
    a58c:	4621      	mov	r1, r4
    a58e:	4648      	mov	r0, r9
    a590:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_S, 0);		
    a592:	4621      	mov	r1, r4
    a594:	4640      	mov	r0, r8
    a596:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_W, 0);						
    a598:	4621      	mov	r1, r4
    a59a:	4638      	mov	r0, r7
    a59c:	47a8      	blx	r5
	mod->current_task = next_task;
    a59e:	2305      	movs	r3, #5
    a5a0:	f88a 3001 	strb.w	r3, [sl, #1]
		grid_port_process_outbound_usart(&GRID_PORT_N);
    a5a4:	4832      	ldr	r0, [pc, #200]	; (a670 <main+0x434>)
    a5a6:	4d38      	ldr	r5, [pc, #224]	; (a688 <main+0x44c>)
    a5a8:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_E);
    a5aa:	4648      	mov	r0, r9
    a5ac:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_S);
    a5ae:	4640      	mov	r0, r8
    a5b0:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_W);
    a5b2:	4638      	mov	r0, r7
    a5b4:	47a8      	blx	r5
		grid_port_process_outbound_usb(&GRID_PORT_H);
    a5b6:	4835      	ldr	r0, [pc, #212]	; (a68c <main+0x450>)
    a5b8:	4b35      	ldr	r3, [pc, #212]	; (a690 <main+0x454>)
    a5ba:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
    a5bc:	4630      	mov	r0, r6
    a5be:	4b35      	ldr	r3, [pc, #212]	; (a694 <main+0x458>)
    a5c0:	4798      	blx	r3
	mod->current_task = next_task;
    a5c2:	2307      	movs	r3, #7
    a5c4:	f88a 3001 	strb.w	r3, [sl, #1]
		if (grid_sys_state.alert_state){
    a5c8:	4b1d      	ldr	r3, [pc, #116]	; (a640 <main+0x404>)
    a5ca:	889b      	ldrh	r3, [r3, #4]
    a5cc:	b29b      	uxth	r3, r3
    a5ce:	2b00      	cmp	r3, #0
    a5d0:	f47f aeab 	bne.w	a32a <main+0xee>
	mod->current_task = next_task;
    a5d4:	2306      	movs	r3, #6
    a5d6:	f88a 3001 	strb.w	r3, [sl, #1]
		grid_led_tick(&grid_led_state);
    a5da:	4658      	mov	r0, fp
    a5dc:	4b2e      	ldr	r3, [pc, #184]	; (a698 <main+0x45c>)
    a5de:	4798      	blx	r3
			grid_led_render_all(&grid_led_state);	
    a5e0:	4658      	mov	r0, fp
    a5e2:	4b2e      	ldr	r3, [pc, #184]	; (a69c <main+0x460>)
    a5e4:	4798      	blx	r3
			grid_led_hardware_start_transfer(&grid_led_state);
    a5e6:	4658      	mov	r0, fp
    a5e8:	4b2d      	ldr	r3, [pc, #180]	; (a6a0 <main+0x464>)
    a5ea:	4798      	blx	r3
	mod->current_task = next_task;
    a5ec:	f88a 4001 	strb.w	r4, [sl, #1]
		uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart);
    a5f0:	9d05      	ldr	r5, [sp, #20]
    a5f2:	4629      	mov	r1, r5
    a5f4:	4812      	ldr	r0, [pc, #72]	; (a640 <main+0x404>)
    a5f6:	4b2b      	ldr	r3, [pc, #172]	; (a6a4 <main+0x468>)
    a5f8:	4798      	blx	r3
		if (elapsed < RTC1MS){
    a5fa:	280f      	cmp	r0, #15
    a5fc:	d818      	bhi.n	a630 <main+0x3f4>
			if (loopwarp>5){
    a5fe:	9904      	ldr	r1, [sp, #16]
    a600:	2905      	cmp	r1, #5
    a602:	d911      	bls.n	a628 <main+0x3ec>
				if (RTC1MS - elapsed > 0){
    a604:	2810      	cmp	r0, #16
    a606:	d00f      	beq.n	a628 <main+0x3ec>
					if ((RTC1MS - elapsed)<loopwarp){				
    a608:	f1c0 0310 	rsb	r3, r0, #16
    a60c:	4299      	cmp	r1, r3
    a60e:	f67f aefd 	bls.w	a40c <main+0x1d0>
    a612:	f1a1 0310 	sub.w	r3, r1, #16
						loopwarp-=(RTC1MS - elapsed);
    a616:	4403      	add	r3, r0
    a618:	9304      	str	r3, [sp, #16]
    a61a:	f1a5 0310 	sub.w	r3, r5, #16
						loopstart-=(RTC1MS - elapsed);
    a61e:	18c3      	adds	r3, r0, r3
    a620:	9305      	str	r3, [sp, #20]
					loopfast++;
    a622:	9b07      	ldr	r3, [sp, #28]
    a624:	3301      	adds	r3, #1
    a626:	9307      	str	r3, [sp, #28]
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
    a628:	4d1e      	ldr	r5, [pc, #120]	; (a6a4 <main+0x468>)
				delay_us(1);			
    a62a:	4e1f      	ldr	r6, [pc, #124]	; (a6a8 <main+0x46c>)
    a62c:	9f05      	ldr	r7, [sp, #20]
    a62e:	e73b      	b.n	a4a8 <main+0x26c>
    a630:	9b04      	ldr	r3, [sp, #16]
    a632:	3b10      	subs	r3, #16
			}	
					
		}
		else{
			loopwarp+= elapsed - RTC1MS;
    a634:	18c3      	adds	r3, r0, r3
    a636:	9304      	str	r3, [sp, #16]
			
			loopslow++;
    a638:	9b06      	ldr	r3, [sp, #24]
    a63a:	3301      	adds	r3, #1
    a63c:	9306      	str	r3, [sp, #24]
    a63e:	e738      	b.n	a4b2 <main+0x276>
    a640:	20003310 	.word	0x20003310
    a644:	000039a1 	.word	0x000039a1
    a648:	20000d68 	.word	0x20000d68
    a64c:	0000c3c7 	.word	0x0000c3c7
    a650:	20007dbc 	.word	0x20007dbc
    a654:	00009a15 	.word	0x00009a15
    a658:	0000e430 	.word	0x0000e430
    a65c:	0000c531 	.word	0x0000c531
    a660:	0000e44c 	.word	0x0000e44c
    a664:	0000e264 	.word	0x0000e264
    a668:	0000c619 	.word	0x0000c619
    a66c:	0000e458 	.word	0x0000e458
    a670:	200012ac 	.word	0x200012ac
    a674:	0000a145 	.word	0x0000a145
    a678:	200037c0 	.word	0x200037c0
    a67c:	200022f8 	.word	0x200022f8
    a680:	000041b1 	.word	0x000041b1
    a684:	00001701 	.word	0x00001701
    a688:	00001ed5 	.word	0x00001ed5
    a68c:	200057e8 	.word	0x200057e8
    a690:	000018d1 	.word	0x000018d1
    a694:	00001d75 	.word	0x00001d75
    a698:	00001fbd 	.word	0x00001fbd
    a69c:	000022f5 	.word	0x000022f5
    a6a0:	000024b1 	.word	0x000024b1
    a6a4:	000039a5 	.word	0x000039a5
    a6a8:	00004a51 	.word	0x00004a51
    a6ac:	0000e454 	.word	0x0000e454
    a6b0:	200067f0 	.word	0x200067f0
    a6b4:	200047dc 	.word	0x200047dc

0000a6b8 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
    a6b8:	b940      	cbnz	r0, a6cc <_read+0x14>
{
    a6ba:	b508      	push	{r3, lr}
    a6bc:	460b      	mov	r3, r1
    a6be:	4611      	mov	r1, r2
    a6c0:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    a6c2:	4b04      	ldr	r3, [pc, #16]	; (a6d4 <_read+0x1c>)
    a6c4:	4798      	blx	r3
    a6c6:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    a6ca:	bd08      	pop	{r3, pc}
		return -1;
    a6cc:	f04f 30ff 	mov.w	r0, #4294967295
    a6d0:	4770      	bx	lr
    a6d2:	bf00      	nop
    a6d4:	0000a729 	.word	0x0000a729

0000a6d8 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    a6d8:	3801      	subs	r0, #1
    a6da:	2802      	cmp	r0, #2
    a6dc:	d808      	bhi.n	a6f0 <_write+0x18>
{
    a6de:	b508      	push	{r3, lr}
    a6e0:	460b      	mov	r3, r1
    a6e2:	4611      	mov	r1, r2
    a6e4:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    a6e6:	4b04      	ldr	r3, [pc, #16]	; (a6f8 <_write+0x20>)
    a6e8:	4798      	blx	r3
    a6ea:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    a6ee:	bd08      	pop	{r3, pc}
		return -1;
    a6f0:	f04f 30ff 	mov.w	r0, #4294967295
    a6f4:	4770      	bx	lr
    a6f6:	bf00      	nop
    a6f8:	0000a74d 	.word	0x0000a74d

0000a6fc <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    a6fc:	b570      	push	{r4, r5, r6, lr}
    a6fe:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    a700:	4d06      	ldr	r5, [pc, #24]	; (a71c <stdio_io_init+0x20>)
    a702:	682b      	ldr	r3, [r5, #0]
    a704:	2100      	movs	r1, #0
    a706:	6898      	ldr	r0, [r3, #8]
    a708:	4c05      	ldr	r4, [pc, #20]	; (a720 <stdio_io_init+0x24>)
    a70a:	47a0      	blx	r4
	setbuf(stdin, NULL);
    a70c:	682b      	ldr	r3, [r5, #0]
    a70e:	2100      	movs	r1, #0
    a710:	6858      	ldr	r0, [r3, #4]
    a712:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    a714:	4b03      	ldr	r3, [pc, #12]	; (a724 <stdio_io_init+0x28>)
    a716:	601e      	str	r6, [r3, #0]
    a718:	bd70      	pop	{r4, r5, r6, pc}
    a71a:	bf00      	nop
    a71c:	20000558 	.word	0x20000558
    a720:	0000c649 	.word	0x0000c649
    a724:	20000e50 	.word	0x20000e50

0000a728 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
    a728:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    a72a:	4b06      	ldr	r3, [pc, #24]	; (a744 <stdio_io_read+0x1c>)
    a72c:	681b      	ldr	r3, [r3, #0]
    a72e:	b133      	cbz	r3, a73e <stdio_io_read+0x16>
    a730:	460a      	mov	r2, r1
    a732:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
    a734:	b292      	uxth	r2, r2
    a736:	4618      	mov	r0, r3
    a738:	4b03      	ldr	r3, [pc, #12]	; (a748 <stdio_io_read+0x20>)
    a73a:	4798      	blx	r3
    a73c:	bd08      	pop	{r3, pc}
		return 0;
    a73e:	2000      	movs	r0, #0
}
    a740:	bd08      	pop	{r3, pc}
    a742:	bf00      	nop
    a744:	20000e50 	.word	0x20000e50
    a748:	00004c2d 	.word	0x00004c2d

0000a74c <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
    a74c:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    a74e:	4b06      	ldr	r3, [pc, #24]	; (a768 <stdio_io_write+0x1c>)
    a750:	681b      	ldr	r3, [r3, #0]
    a752:	b133      	cbz	r3, a762 <stdio_io_write+0x16>
    a754:	460a      	mov	r2, r1
    a756:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
    a758:	b292      	uxth	r2, r2
    a75a:	4618      	mov	r0, r3
    a75c:	4b03      	ldr	r3, [pc, #12]	; (a76c <stdio_io_write+0x20>)
    a75e:	4798      	blx	r3
    a760:	bd08      	pop	{r3, pc}
		return 0;
    a762:	2000      	movs	r0, #0
}
    a764:	bd08      	pop	{r3, pc}
    a766:	bf00      	nop
    a768:	20000e50 	.word	0x20000e50
    a76c:	00004bfd 	.word	0x00004bfd

0000a770 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    a770:	b510      	push	{r4, lr}

	usart_sync_enable(&GRID_AUX);
    a772:	4c04      	ldr	r4, [pc, #16]	; (a784 <stdio_redirect_init+0x14>)
    a774:	4620      	mov	r0, r4
    a776:	4b04      	ldr	r3, [pc, #16]	; (a788 <stdio_redirect_init+0x18>)
    a778:	4798      	blx	r3
	stdio_io_init(&GRID_AUX.io);
    a77a:	4620      	mov	r0, r4
    a77c:	4b03      	ldr	r3, [pc, #12]	; (a78c <stdio_redirect_init+0x1c>)
    a77e:	4798      	blx	r3
    a780:	bd10      	pop	{r4, pc}
    a782:	bf00      	nop
    a784:	2000104c 	.word	0x2000104c
    a788:	0000580d 	.word	0x0000580d
    a78c:	0000a6fd 	.word	0x0000a6fd

0000a790 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    a790:	b5f0      	push	{r4, r5, r6, r7, lr}
    a792:	b083      	sub	sp, #12
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    a794:	780b      	ldrb	r3, [r1, #0]
    a796:	f3c3 1441 	ubfx	r4, r3, #5, #2
    a79a:	2c01      	cmp	r4, #1
    a79c:	d15e      	bne.n	a85c <cdcdf_acm_req+0xcc>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    a79e:	888c      	ldrh	r4, [r1, #4]
    a7a0:	4d35      	ldr	r5, [pc, #212]	; (a878 <cdcdf_acm_req+0xe8>)
    a7a2:	782d      	ldrb	r5, [r5, #0]
    a7a4:	42a5      	cmp	r5, r4
    a7a6:	d003      	beq.n	a7b0 <cdcdf_acm_req+0x20>
    a7a8:	4d33      	ldr	r5, [pc, #204]	; (a878 <cdcdf_acm_req+0xe8>)
    a7aa:	786d      	ldrb	r5, [r5, #1]
    a7ac:	42a5      	cmp	r5, r4
    a7ae:	d158      	bne.n	a862 <cdcdf_acm_req+0xd2>
    a7b0:	4616      	mov	r6, r2
    a7b2:	460c      	mov	r4, r1
    a7b4:	4605      	mov	r5, r0
		if (req->bmRequestType & USB_EP_DIR_IN) {
    a7b6:	f013 0f80 	tst.w	r3, #128	; 0x80
    a7ba:	d10c      	bne.n	a7d6 <cdcdf_acm_req+0x46>
	uint16_t                   len      = req->wLength;
    a7bc:	88cf      	ldrh	r7, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    a7be:	4b2f      	ldr	r3, [pc, #188]	; (a87c <cdcdf_acm_req+0xec>)
    a7c0:	4798      	blx	r3
    a7c2:	4601      	mov	r1, r0
	switch (req->bRequest) {
    a7c4:	7863      	ldrb	r3, [r4, #1]
    a7c6:	2b20      	cmp	r3, #32
    a7c8:	d013      	beq.n	a7f2 <cdcdf_acm_req+0x62>
    a7ca:	2b22      	cmp	r3, #34	; 0x22
    a7cc:	d032      	beq.n	a834 <cdcdf_acm_req+0xa4>
		return ERR_INVALID_ARG;
    a7ce:	f06f 000c 	mvn.w	r0, #12
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
    a7d2:	b003      	add	sp, #12
    a7d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (USB_DATA_STAGE == stage) {
    a7d6:	2a01      	cmp	r2, #1
    a7d8:	d046      	beq.n	a868 <cdcdf_acm_req+0xd8>
	switch (req->bRequest) {
    a7da:	784b      	ldrb	r3, [r1, #1]
    a7dc:	2b21      	cmp	r3, #33	; 0x21
    a7de:	d145      	bne.n	a86c <cdcdf_acm_req+0xdc>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    a7e0:	88cb      	ldrh	r3, [r1, #6]
    a7e2:	2b07      	cmp	r3, #7
    a7e4:	d145      	bne.n	a872 <cdcdf_acm_req+0xe2>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    a7e6:	2300      	movs	r3, #0
    a7e8:	2207      	movs	r2, #7
    a7ea:	4925      	ldr	r1, [pc, #148]	; (a880 <cdcdf_acm_req+0xf0>)
    a7ec:	4c25      	ldr	r4, [pc, #148]	; (a884 <cdcdf_acm_req+0xf4>)
    a7ee:	47a0      	blx	r4
    a7f0:	e7ef      	b.n	a7d2 <cdcdf_acm_req+0x42>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    a7f2:	2f07      	cmp	r7, #7
    a7f4:	d12b      	bne.n	a84e <cdcdf_acm_req+0xbe>
		if (USB_SETUP_STAGE == stage) {
    a7f6:	b1be      	cbz	r6, a828 <cdcdf_acm_req+0x98>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    a7f8:	6800      	ldr	r0, [r0, #0]
    a7fa:	9000      	str	r0, [sp, #0]
    a7fc:	888a      	ldrh	r2, [r1, #4]
    a7fe:	798b      	ldrb	r3, [r1, #6]
    a800:	f8ad 2004 	strh.w	r2, [sp, #4]
    a804:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    a808:	4b1b      	ldr	r3, [pc, #108]	; (a878 <cdcdf_acm_req+0xe8>)
    a80a:	691b      	ldr	r3, [r3, #16]
    a80c:	b113      	cbz	r3, a814 <cdcdf_acm_req+0x84>
    a80e:	4668      	mov	r0, sp
    a810:	4798      	blx	r3
    a812:	b1f8      	cbz	r0, a854 <cdcdf_acm_req+0xc4>
				usbd_cdc_line_coding = line_coding_tmp;
    a814:	4b18      	ldr	r3, [pc, #96]	; (a878 <cdcdf_acm_req+0xe8>)
    a816:	aa02      	add	r2, sp, #8
    a818:	e912 0003 	ldmdb	r2, {r0, r1}
    a81c:	6098      	str	r0, [r3, #8]
    a81e:	8199      	strh	r1, [r3, #12]
    a820:	0c09      	lsrs	r1, r1, #16
    a822:	7399      	strb	r1, [r3, #14]
			return ERR_NONE;
    a824:	2000      	movs	r0, #0
    a826:	e7d4      	b.n	a7d2 <cdcdf_acm_req+0x42>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    a828:	2300      	movs	r3, #0
    a82a:	2207      	movs	r2, #7
    a82c:	4628      	mov	r0, r5
    a82e:	4c15      	ldr	r4, [pc, #84]	; (a884 <cdcdf_acm_req+0xf4>)
    a830:	47a0      	blx	r4
    a832:	e7ce      	b.n	a7d2 <cdcdf_acm_req+0x42>
		usbdc_xfer(0, NULL, 0, 0);
    a834:	2300      	movs	r3, #0
    a836:	461a      	mov	r2, r3
    a838:	4619      	mov	r1, r3
    a83a:	4618      	mov	r0, r3
    a83c:	4d11      	ldr	r5, [pc, #68]	; (a884 <cdcdf_acm_req+0xf4>)
    a83e:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    a840:	4b0d      	ldr	r3, [pc, #52]	; (a878 <cdcdf_acm_req+0xe8>)
    a842:	695b      	ldr	r3, [r3, #20]
    a844:	b143      	cbz	r3, a858 <cdcdf_acm_req+0xc8>
			cdcdf_acm_notify_state(req->wValue);
    a846:	8860      	ldrh	r0, [r4, #2]
    a848:	4798      	blx	r3
		return ERR_NONE;
    a84a:	2000      	movs	r0, #0
    a84c:	e7c1      	b.n	a7d2 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    a84e:	f04f 30ff 	mov.w	r0, #4294967295
    a852:	e7be      	b.n	a7d2 <cdcdf_acm_req+0x42>
			return ERR_NONE;
    a854:	2000      	movs	r0, #0
    a856:	e7bc      	b.n	a7d2 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    a858:	2000      	movs	r0, #0
			return cdcdf_acm_set_req(ep, req, stage);
    a85a:	e7ba      	b.n	a7d2 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    a85c:	f06f 0009 	mvn.w	r0, #9
    a860:	e7b7      	b.n	a7d2 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    a862:	f06f 0009 	mvn.w	r0, #9
    a866:	e7b4      	b.n	a7d2 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    a868:	2000      	movs	r0, #0
    a86a:	e7b2      	b.n	a7d2 <cdcdf_acm_req+0x42>
		return ERR_INVALID_ARG;
    a86c:	f06f 000c 	mvn.w	r0, #12
    a870:	e7af      	b.n	a7d2 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    a872:	f04f 30ff 	mov.w	r0, #4294967295
    a876:	e7ac      	b.n	a7d2 <cdcdf_acm_req+0x42>
    a878:	20000e54 	.word	0x20000e54
    a87c:	0000b8d9 	.word	0x0000b8d9
    a880:	20000e5c 	.word	0x20000e5c
    a884:	0000b3b5 	.word	0x0000b3b5

0000a888 <cdcdf_acm_ctrl>:
{
    a888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a88c:	b083      	sub	sp, #12
    a88e:	4616      	mov	r6, r2
	switch (ctrl) {
    a890:	2901      	cmp	r1, #1
    a892:	d066      	beq.n	a962 <cdcdf_acm_ctrl+0xda>
    a894:	b141      	cbz	r1, a8a8 <cdcdf_acm_ctrl+0x20>
		return ERR_INVALID_ARG;
    a896:	2902      	cmp	r1, #2
    a898:	bf0c      	ite	eq
    a89a:	f06f 001a 	mvneq.w	r0, #26
    a89e:	f06f 000c 	mvnne.w	r0, #12
}
    a8a2:	b003      	add	sp, #12
    a8a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    a8a8:	f8d0 a008 	ldr.w	sl, [r0, #8]
	ifc = desc->sod;
    a8ac:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    a8ae:	2800      	cmp	r0, #0
    a8b0:	f000 8085 	beq.w	a9be <cdcdf_acm_ctrl+0x136>
    a8b4:	f10a 3bff 	add.w	fp, sl, #4294967295
    a8b8:	f10a 0301 	add.w	r3, sl, #1
    a8bc:	9300      	str	r3, [sp, #0]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a8be:	4f46      	ldr	r7, [pc, #280]	; (a9d8 <cdcdf_acm_ctrl+0x150>)
				usb_d_ep_enable(func_data->func_ep_out);
    a8c0:	f8df 9124 	ldr.w	r9, [pc, #292]	; a9e8 <cdcdf_acm_ctrl+0x160>
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    a8c4:	f8df 8124 	ldr.w	r8, [pc, #292]	; a9ec <cdcdf_acm_ctrl+0x164>
		ifc_desc.bInterfaceNumber = ifc[2];
    a8c8:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    a8ca:	7943      	ldrb	r3, [r0, #5]
    a8cc:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    a8d0:	2b02      	cmp	r3, #2
    a8d2:	d002      	beq.n	a8da <cdcdf_acm_ctrl+0x52>
			return ERR_NOT_FOUND;
    a8d4:	f06f 0009 	mvn.w	r0, #9
    a8d8:	e7e3      	b.n	a8a2 <cdcdf_acm_ctrl+0x1a>
    a8da:	f10b 0b01 	add.w	fp, fp, #1
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    a8de:	f89b 3000 	ldrb.w	r3, [fp]
    a8e2:	429a      	cmp	r2, r3
    a8e4:	d06e      	beq.n	a9c4 <cdcdf_acm_ctrl+0x13c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    a8e6:	2bff      	cmp	r3, #255	; 0xff
    a8e8:	d16f      	bne.n	a9ca <cdcdf_acm_ctrl+0x142>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    a8ea:	f88b 2000 	strb.w	r2, [fp]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    a8ee:	2205      	movs	r2, #5
    a8f0:	6871      	ldr	r1, [r6, #4]
    a8f2:	4b3a      	ldr	r3, [pc, #232]	; (a9dc <cdcdf_acm_ctrl+0x154>)
    a8f4:	4798      	blx	r3
		while (NULL != ep) {
    a8f6:	4604      	mov	r4, r0
    a8f8:	b1f8      	cbz	r0, a93a <cdcdf_acm_ctrl+0xb2>
    a8fa:	f8cd b004 	str.w	fp, [sp, #4]
			ep_desc.bEndpointAddress = ep[2];
    a8fe:	78a5      	ldrb	r5, [r4, #2]
 *  \param[in] ptr Byte pointer to the address to get data
 *  \return a 16-bit word
 */
static inline uint16_t usb_get_u16(const uint8_t *ptr)
{
	return (ptr[0] + (ptr[1] << 8));
    a900:	7963      	ldrb	r3, [r4, #5]
    a902:	7922      	ldrb	r2, [r4, #4]
    a904:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a908:	b292      	uxth	r2, r2
    a90a:	78e1      	ldrb	r1, [r4, #3]
    a90c:	4628      	mov	r0, r5
    a90e:	47b8      	blx	r7
    a910:	2800      	cmp	r0, #0
    a912:	d15d      	bne.n	a9d0 <cdcdf_acm_ctrl+0x148>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    a914:	f015 0f80 	tst.w	r5, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    a918:	bf14      	ite	ne
    a91a:	f88b 5002 	strbne.w	r5, [fp, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    a91e:	f88a 5004 	strbeq.w	r5, [sl, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    a922:	4628      	mov	r0, r5
    a924:	47c8      	blx	r9
			desc->sod = ep;
    a926:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    a928:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    a92a:	6871      	ldr	r1, [r6, #4]
    a92c:	4420      	add	r0, r4
    a92e:	47c0      	blx	r8
		while (NULL != ep) {
    a930:	4604      	mov	r4, r0
    a932:	2800      	cmp	r0, #0
    a934:	d1e3      	bne.n	a8fe <cdcdf_acm_ctrl+0x76>
    a936:	f8dd b004 	ldr.w	fp, [sp, #4]
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    a93a:	6833      	ldr	r3, [r6, #0]
    a93c:	7818      	ldrb	r0, [r3, #0]
    a93e:	2204      	movs	r2, #4
    a940:	6871      	ldr	r1, [r6, #4]
    a942:	4418      	add	r0, r3
    a944:	4b25      	ldr	r3, [pc, #148]	; (a9dc <cdcdf_acm_ctrl+0x154>)
    a946:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    a948:	9b00      	ldr	r3, [sp, #0]
    a94a:	459b      	cmp	fp, r3
    a94c:	d004      	beq.n	a958 <cdcdf_acm_ctrl+0xd0>
		if (NULL == ifc) {
    a94e:	2800      	cmp	r0, #0
    a950:	d1ba      	bne.n	a8c8 <cdcdf_acm_ctrl+0x40>
			return ERR_NOT_FOUND;
    a952:	f06f 0009 	mvn.w	r0, #9
    a956:	e7a4      	b.n	a8a2 <cdcdf_acm_ctrl+0x1a>
	_cdcdf_acm_funcd.enabled = true;
    a958:	2201      	movs	r2, #1
    a95a:	4b21      	ldr	r3, [pc, #132]	; (a9e0 <cdcdf_acm_ctrl+0x158>)
    a95c:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
    a95e:	2000      	movs	r0, #0
    a960:	e79f      	b.n	a8a2 <cdcdf_acm_ctrl+0x1a>
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    a962:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    a964:	b142      	cbz	r2, a978 <cdcdf_acm_ctrl+0xf0>
		ifc_desc.bInterfaceClass = desc->sod[5];
    a966:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    a968:	795b      	ldrb	r3, [r3, #5]
    a96a:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    a96e:	2b02      	cmp	r3, #2
    a970:	d002      	beq.n	a978 <cdcdf_acm_ctrl+0xf0>
			return ERR_NOT_FOUND;
    a972:	f06f 0009 	mvn.w	r0, #9
    a976:	e794      	b.n	a8a2 <cdcdf_acm_ctrl+0x1a>
		if (func_data->func_iface[i] == 0xFF) {
    a978:	7823      	ldrb	r3, [r4, #0]
    a97a:	2bff      	cmp	r3, #255	; 0xff
    a97c:	d008      	beq.n	a990 <cdcdf_acm_ctrl+0x108>
			func_data->func_iface[i] = 0xFF;
    a97e:	23ff      	movs	r3, #255	; 0xff
    a980:	7023      	strb	r3, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
    a982:	78a0      	ldrb	r0, [r4, #2]
    a984:	4298      	cmp	r0, r3
    a986:	d003      	beq.n	a990 <cdcdf_acm_ctrl+0x108>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    a988:	4b16      	ldr	r3, [pc, #88]	; (a9e4 <cdcdf_acm_ctrl+0x15c>)
    a98a:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    a98c:	23ff      	movs	r3, #255	; 0xff
    a98e:	70a3      	strb	r3, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
    a990:	7863      	ldrb	r3, [r4, #1]
    a992:	2bff      	cmp	r3, #255	; 0xff
    a994:	d008      	beq.n	a9a8 <cdcdf_acm_ctrl+0x120>
			func_data->func_iface[i] = 0xFF;
    a996:	23ff      	movs	r3, #255	; 0xff
    a998:	7063      	strb	r3, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
    a99a:	78e0      	ldrb	r0, [r4, #3]
    a99c:	4298      	cmp	r0, r3
    a99e:	d003      	beq.n	a9a8 <cdcdf_acm_ctrl+0x120>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    a9a0:	4b10      	ldr	r3, [pc, #64]	; (a9e4 <cdcdf_acm_ctrl+0x15c>)
    a9a2:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    a9a4:	23ff      	movs	r3, #255	; 0xff
    a9a6:	70e3      	strb	r3, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
    a9a8:	7920      	ldrb	r0, [r4, #4]
    a9aa:	28ff      	cmp	r0, #255	; 0xff
    a9ac:	d003      	beq.n	a9b6 <cdcdf_acm_ctrl+0x12e>
		usb_d_ep_deinit(func_data->func_ep_out);
    a9ae:	4b0d      	ldr	r3, [pc, #52]	; (a9e4 <cdcdf_acm_ctrl+0x15c>)
    a9b0:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    a9b2:	23ff      	movs	r3, #255	; 0xff
    a9b4:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
    a9b6:	2000      	movs	r0, #0
    a9b8:	4b09      	ldr	r3, [pc, #36]	; (a9e0 <cdcdf_acm_ctrl+0x158>)
    a9ba:	7158      	strb	r0, [r3, #5]
    a9bc:	e771      	b.n	a8a2 <cdcdf_acm_ctrl+0x1a>
			return ERR_NOT_FOUND;
    a9be:	f06f 0009 	mvn.w	r0, #9
    a9c2:	e76e      	b.n	a8a2 <cdcdf_acm_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
    a9c4:	f06f 0011 	mvn.w	r0, #17
    a9c8:	e76b      	b.n	a8a2 <cdcdf_acm_ctrl+0x1a>
				return ERR_NO_RESOURCE;
    a9ca:	f06f 001b 	mvn.w	r0, #27
    a9ce:	e768      	b.n	a8a2 <cdcdf_acm_ctrl+0x1a>
				return ERR_NOT_INITIALIZED;
    a9d0:	f06f 0013 	mvn.w	r0, #19
    a9d4:	e765      	b.n	a8a2 <cdcdf_acm_ctrl+0x1a>
    a9d6:	bf00      	nop
    a9d8:	00005b31 	.word	0x00005b31
    a9dc:	0000b8f9 	.word	0x0000b8f9
    a9e0:	20000e54 	.word	0x20000e54
    a9e4:	00005b99 	.word	0x00005b99
    a9e8:	00005bc5 	.word	0x00005bc5
    a9ec:	0000b933 	.word	0x0000b933

0000a9f0 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    a9f0:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    a9f2:	4b0a      	ldr	r3, [pc, #40]	; (aa1c <cdcdf_acm_init+0x2c>)
    a9f4:	4798      	blx	r3
    a9f6:	2801      	cmp	r0, #1
    a9f8:	d80c      	bhi.n	aa14 <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    a9fa:	4809      	ldr	r0, [pc, #36]	; (aa20 <cdcdf_acm_init+0x30>)
    a9fc:	4b09      	ldr	r3, [pc, #36]	; (aa24 <cdcdf_acm_init+0x34>)
    a9fe:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    aa00:	6200      	str	r0, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    aa02:	3018      	adds	r0, #24
    aa04:	4b08      	ldr	r3, [pc, #32]	; (aa28 <cdcdf_acm_init+0x38>)
    aa06:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    aa08:	4908      	ldr	r1, [pc, #32]	; (aa2c <cdcdf_acm_init+0x3c>)
    aa0a:	2001      	movs	r0, #1
    aa0c:	4b08      	ldr	r3, [pc, #32]	; (aa30 <cdcdf_acm_init+0x40>)
    aa0e:	4798      	blx	r3
	return ERR_NONE;
    aa10:	2000      	movs	r0, #0
    aa12:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    aa14:	f06f 0010 	mvn.w	r0, #16
}
    aa18:	bd08      	pop	{r3, pc}
    aa1a:	bf00      	nop
    aa1c:	0000b8e5 	.word	0x0000b8e5
    aa20:	20000e54 	.word	0x20000e54
    aa24:	0000a889 	.word	0x0000a889
    aa28:	0000b885 	.word	0x0000b885
    aa2c:	20000398 	.word	0x20000398
    aa30:	0000b7f1 	.word	0x0000b7f1

0000aa34 <cdcdf_acm_write>:
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
    aa34:	4b07      	ldr	r3, [pc, #28]	; (aa54 <cdcdf_acm_write+0x20>)
	if (!cdcdf_acm_is_enabled()) {
    aa36:	795b      	ldrb	r3, [r3, #5]
    aa38:	b143      	cbz	r3, aa4c <cdcdf_acm_write+0x18>
{
    aa3a:	b510      	push	{r4, lr}
    aa3c:	460a      	mov	r2, r1
    aa3e:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    aa40:	2301      	movs	r3, #1
    aa42:	4804      	ldr	r0, [pc, #16]	; (aa54 <cdcdf_acm_write+0x20>)
    aa44:	78c0      	ldrb	r0, [r0, #3]
    aa46:	4c04      	ldr	r4, [pc, #16]	; (aa58 <cdcdf_acm_write+0x24>)
    aa48:	47a0      	blx	r4
    aa4a:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    aa4c:	f06f 0010 	mvn.w	r0, #16
    aa50:	4770      	bx	lr
    aa52:	bf00      	nop
    aa54:	20000e54 	.word	0x20000e54
    aa58:	0000b3b5 	.word	0x0000b3b5

0000aa5c <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    aa5c:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    aa5e:	780b      	ldrb	r3, [r1, #0]
    aa60:	2b81      	cmp	r3, #129	; 0x81
    aa62:	d010      	beq.n	aa86 <hid_keyboard_req+0x2a>
		return hid_keyboard_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    aa64:	f3c3 1341 	ubfx	r3, r3, #5, #2
    aa68:	2b01      	cmp	r3, #1
    aa6a:	d13f      	bne.n	aaec <hid_keyboard_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
    aa6c:	888a      	ldrh	r2, [r1, #4]
    aa6e:	4b22      	ldr	r3, [pc, #136]	; (aaf8 <hid_keyboard_req+0x9c>)
    aa70:	7b1b      	ldrb	r3, [r3, #12]
    aa72:	429a      	cmp	r2, r3
    aa74:	d13d      	bne.n	aaf2 <hid_keyboard_req+0x96>
			switch (req->bRequest) {
    aa76:	784b      	ldrb	r3, [r1, #1]
    aa78:	2b03      	cmp	r3, #3
    aa7a:	d028      	beq.n	aace <hid_keyboard_req+0x72>
    aa7c:	2b0b      	cmp	r3, #11
    aa7e:	d02c      	beq.n	aada <hid_keyboard_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_keyboard_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    aa80:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    aa84:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    aa86:	784b      	ldrb	r3, [r1, #1]
    aa88:	2b06      	cmp	r3, #6
    aa8a:	d002      	beq.n	aa92 <hid_keyboard_req+0x36>
			return ERR_NOT_FOUND;
    aa8c:	f06f 0009 	mvn.w	r0, #9
    aa90:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    aa92:	888a      	ldrh	r2, [r1, #4]
    aa94:	4b18      	ldr	r3, [pc, #96]	; (aaf8 <hid_keyboard_req+0x9c>)
    aa96:	7b1b      	ldrb	r3, [r3, #12]
    aa98:	429a      	cmp	r2, r3
    aa9a:	d002      	beq.n	aaa2 <hid_keyboard_req+0x46>
			return ERR_NOT_FOUND;
    aa9c:	f06f 0009 	mvn.w	r0, #9
    aaa0:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    aaa2:	884b      	ldrh	r3, [r1, #2]
    aaa4:	0a1b      	lsrs	r3, r3, #8
    aaa6:	2b21      	cmp	r3, #33	; 0x21
    aaa8:	d004      	beq.n	aab4 <hid_keyboard_req+0x58>
    aaaa:	2b22      	cmp	r3, #34	; 0x22
    aaac:	d009      	beq.n	aac2 <hid_keyboard_req+0x66>
		return ERR_INVALID_ARG;
    aaae:	f06f 000c 	mvn.w	r0, #12
    aab2:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
    aab4:	4b10      	ldr	r3, [pc, #64]	; (aaf8 <hid_keyboard_req+0x9c>)
    aab6:	6819      	ldr	r1, [r3, #0]
    aab8:	2300      	movs	r3, #0
    aaba:	780a      	ldrb	r2, [r1, #0]
    aabc:	4c0f      	ldr	r4, [pc, #60]	; (aafc <hid_keyboard_req+0xa0>)
    aabe:	47a0      	blx	r4
    aac0:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
    aac2:	2300      	movs	r3, #0
    aac4:	223b      	movs	r2, #59	; 0x3b
    aac6:	490e      	ldr	r1, [pc, #56]	; (ab00 <hid_keyboard_req+0xa4>)
    aac8:	4c0c      	ldr	r4, [pc, #48]	; (aafc <hid_keyboard_req+0xa0>)
    aaca:	47a0      	blx	r4
    aacc:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
    aace:	2300      	movs	r3, #0
    aad0:	2201      	movs	r2, #1
    aad2:	490c      	ldr	r1, [pc, #48]	; (ab04 <hid_keyboard_req+0xa8>)
    aad4:	4c09      	ldr	r4, [pc, #36]	; (aafc <hid_keyboard_req+0xa0>)
    aad6:	47a0      	blx	r4
    aad8:	bd10      	pop	{r4, pc}
				_hiddf_keyboard_funcd.protocol = req->wValue;
    aada:	884a      	ldrh	r2, [r1, #2]
    aadc:	4b06      	ldr	r3, [pc, #24]	; (aaf8 <hid_keyboard_req+0x9c>)
    aade:	73da      	strb	r2, [r3, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
    aae0:	2300      	movs	r3, #0
    aae2:	461a      	mov	r2, r3
    aae4:	4619      	mov	r1, r3
    aae6:	4c05      	ldr	r4, [pc, #20]	; (aafc <hid_keyboard_req+0xa0>)
    aae8:	47a0      	blx	r4
    aaea:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    aaec:	f06f 0009 	mvn.w	r0, #9
    aaf0:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    aaf2:	f06f 0009 	mvn.w	r0, #9
    aaf6:	bd10      	pop	{r4, pc}
    aaf8:	20000e78 	.word	0x20000e78
    aafc:	0000b3b5 	.word	0x0000b3b5
    ab00:	0000e48c 	.word	0x0000e48c
    ab04:	20000e87 	.word	0x20000e87

0000ab08 <hid_keyboard_ctrl>:
{
    ab08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ab0c:	4614      	mov	r4, r2
	switch (ctrl) {
    ab0e:	2901      	cmp	r1, #1
    ab10:	d050      	beq.n	abb4 <hid_keyboard_ctrl+0xac>
    ab12:	b141      	cbz	r1, ab26 <hid_keyboard_ctrl+0x1e>
		return ERR_INVALID_ARG;
    ab14:	2902      	cmp	r1, #2
    ab16:	bf0c      	ite	eq
    ab18:	f06f 051a 	mvneq.w	r5, #26
    ab1c:	f06f 050c 	mvnne.w	r5, #12
}
    ab20:	4628      	mov	r0, r5
    ab22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    ab26:	f8d0 8008 	ldr.w	r8, [r0, #8]
	ifc = desc->sod;
    ab2a:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    ab2c:	2b00      	cmp	r3, #0
    ab2e:	d05e      	beq.n	abee <hid_keyboard_ctrl+0xe6>
	ifc_desc.bInterfaceNumber = ifc[2];
    ab30:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    ab32:	795b      	ldrb	r3, [r3, #5]
    ab34:	2b03      	cmp	r3, #3
    ab36:	d15d      	bne.n	abf4 <hid_keyboard_ctrl+0xec>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    ab38:	f898 300c 	ldrb.w	r3, [r8, #12]
    ab3c:	429a      	cmp	r2, r3
    ab3e:	d05c      	beq.n	abfa <hid_keyboard_ctrl+0xf2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    ab40:	2bff      	cmp	r3, #255	; 0xff
    ab42:	d15d      	bne.n	ac00 <hid_keyboard_ctrl+0xf8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    ab44:	f888 200c 	strb.w	r2, [r8, #12]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    ab48:	6823      	ldr	r3, [r4, #0]
    ab4a:	7818      	ldrb	r0, [r3, #0]
    ab4c:	2221      	movs	r2, #33	; 0x21
    ab4e:	6861      	ldr	r1, [r4, #4]
    ab50:	4418      	add	r0, r3
    ab52:	4b31      	ldr	r3, [pc, #196]	; (ac18 <hid_keyboard_ctrl+0x110>)
    ab54:	4798      	blx	r3
    ab56:	4b31      	ldr	r3, [pc, #196]	; (ac1c <hid_keyboard_ctrl+0x114>)
    ab58:	6018      	str	r0, [r3, #0]
    ab5a:	2602      	movs	r6, #2
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    ab5c:	f8df 90c4 	ldr.w	r9, [pc, #196]	; ac24 <hid_keyboard_ctrl+0x11c>
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    ab60:	f8df a0c4 	ldr.w	sl, [pc, #196]	; ac28 <hid_keyboard_ctrl+0x120>
				usb_d_ep_enable(func_data->func_ep_out);
    ab64:	f8df b0c4 	ldr.w	fp, [pc, #196]	; ac2c <hid_keyboard_ctrl+0x124>
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    ab68:	6823      	ldr	r3, [r4, #0]
    ab6a:	7818      	ldrb	r0, [r3, #0]
    ab6c:	6861      	ldr	r1, [r4, #4]
    ab6e:	4418      	add	r0, r3
    ab70:	47c8      	blx	r9
		desc->sod = ep;
    ab72:	6020      	str	r0, [r4, #0]
		if (NULL != ep) {
    ab74:	2800      	cmp	r0, #0
    ab76:	d046      	beq.n	ac06 <hid_keyboard_ctrl+0xfe>
			ep_desc.bEndpointAddress = ep[2];
    ab78:	7887      	ldrb	r7, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    ab7a:	7943      	ldrb	r3, [r0, #5]
    ab7c:	7902      	ldrb	r2, [r0, #4]
    ab7e:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    ab82:	b292      	uxth	r2, r2
    ab84:	78c1      	ldrb	r1, [r0, #3]
    ab86:	4638      	mov	r0, r7
    ab88:	47d0      	blx	sl
    ab8a:	4605      	mov	r5, r0
    ab8c:	2800      	cmp	r0, #0
    ab8e:	d13d      	bne.n	ac0c <hid_keyboard_ctrl+0x104>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    ab90:	f017 0f80 	tst.w	r7, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
    ab94:	bf14      	ite	ne
    ab96:	f888 700d 	strbne.w	r7, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    ab9a:	f888 700e 	strbeq.w	r7, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
    ab9e:	4638      	mov	r0, r7
    aba0:	47d8      	blx	fp
    aba2:	3e01      	subs	r6, #1
	for (i = 0; i < 2; i++) {
    aba4:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
    aba8:	d1de      	bne.n	ab68 <hid_keyboard_ctrl+0x60>
	_hiddf_keyboard_funcd.protocol = 1;
    abaa:	4b1c      	ldr	r3, [pc, #112]	; (ac1c <hid_keyboard_ctrl+0x114>)
    abac:	2201      	movs	r2, #1
    abae:	73da      	strb	r2, [r3, #15]
	_hiddf_keyboard_funcd.enabled  = true;
    abb0:	741a      	strb	r2, [r3, #16]
    abb2:	e7b5      	b.n	ab20 <hid_keyboard_ctrl+0x18>
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    abb4:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    abb6:	b11a      	cbz	r2, abc0 <hid_keyboard_ctrl+0xb8>
		ifc_desc.bInterfaceClass = desc->sod[5];
    abb8:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    abba:	795b      	ldrb	r3, [r3, #5]
    abbc:	2b03      	cmp	r3, #3
    abbe:	d128      	bne.n	ac12 <hid_keyboard_ctrl+0x10a>
	if (func_data->func_iface != 0xFF) {
    abc0:	7b2b      	ldrb	r3, [r5, #12]
    abc2:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    abc4:	bf1c      	itt	ne
    abc6:	23ff      	movne	r3, #255	; 0xff
    abc8:	732b      	strbne	r3, [r5, #12]
	if (func_data->func_ep_in != 0xFF) {
    abca:	7b68      	ldrb	r0, [r5, #13]
    abcc:	28ff      	cmp	r0, #255	; 0xff
    abce:	d003      	beq.n	abd8 <hid_keyboard_ctrl+0xd0>
		usb_d_ep_deinit(func_data->func_ep_in);
    abd0:	4b13      	ldr	r3, [pc, #76]	; (ac20 <hid_keyboard_ctrl+0x118>)
    abd2:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    abd4:	23ff      	movs	r3, #255	; 0xff
    abd6:	736b      	strb	r3, [r5, #13]
	if (func_data->func_ep_out != 0xFF) {
    abd8:	7ba8      	ldrb	r0, [r5, #14]
    abda:	28ff      	cmp	r0, #255	; 0xff
    abdc:	d003      	beq.n	abe6 <hid_keyboard_ctrl+0xde>
		usb_d_ep_deinit(func_data->func_ep_out);
    abde:	4b10      	ldr	r3, [pc, #64]	; (ac20 <hid_keyboard_ctrl+0x118>)
    abe0:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    abe2:	23ff      	movs	r3, #255	; 0xff
    abe4:	73ab      	strb	r3, [r5, #14]
	_hiddf_keyboard_funcd.enabled = false;
    abe6:	2500      	movs	r5, #0
    abe8:	4b0c      	ldr	r3, [pc, #48]	; (ac1c <hid_keyboard_ctrl+0x114>)
    abea:	741d      	strb	r5, [r3, #16]
    abec:	e798      	b.n	ab20 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    abee:	f06f 0509 	mvn.w	r5, #9
    abf2:	e795      	b.n	ab20 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    abf4:	f06f 0509 	mvn.w	r5, #9
    abf8:	e792      	b.n	ab20 <hid_keyboard_ctrl+0x18>
			return ERR_ALREADY_INITIALIZED;
    abfa:	f06f 0511 	mvn.w	r5, #17
    abfe:	e78f      	b.n	ab20 <hid_keyboard_ctrl+0x18>
			return ERR_NO_RESOURCE;
    ac00:	f06f 051b 	mvn.w	r5, #27
    ac04:	e78c      	b.n	ab20 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    ac06:	f06f 0509 	mvn.w	r5, #9
    ac0a:	e789      	b.n	ab20 <hid_keyboard_ctrl+0x18>
				return ERR_NOT_INITIALIZED;
    ac0c:	f06f 0513 	mvn.w	r5, #19
    ac10:	e786      	b.n	ab20 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    ac12:	f06f 0509 	mvn.w	r5, #9
    ac16:	e783      	b.n	ab20 <hid_keyboard_ctrl+0x18>
    ac18:	0000b8f9 	.word	0x0000b8f9
    ac1c:	20000e78 	.word	0x20000e78
    ac20:	00005b99 	.word	0x00005b99
    ac24:	0000b933 	.word	0x0000b933
    ac28:	00005b31 	.word	0x00005b31
    ac2c:	00005bc5 	.word	0x00005bc5

0000ac30 <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
    ac30:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    ac32:	4b0a      	ldr	r3, [pc, #40]	; (ac5c <hiddf_keyboard_init+0x2c>)
    ac34:	4798      	blx	r3
    ac36:	2801      	cmp	r0, #1
    ac38:	d80c      	bhi.n	ac54 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
    ac3a:	4809      	ldr	r0, [pc, #36]	; (ac60 <hiddf_keyboard_init+0x30>)
    ac3c:	4b09      	ldr	r3, [pc, #36]	; (ac64 <hiddf_keyboard_init+0x34>)
    ac3e:	6183      	str	r3, [r0, #24]
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
    ac40:	61c0      	str	r0, [r0, #28]

	usbdc_register_function(&_hiddf_keyboard);
    ac42:	3014      	adds	r0, #20
    ac44:	4b08      	ldr	r3, [pc, #32]	; (ac68 <hiddf_keyboard_init+0x38>)
    ac46:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
    ac48:	4908      	ldr	r1, [pc, #32]	; (ac6c <hiddf_keyboard_init+0x3c>)
    ac4a:	2001      	movs	r0, #1
    ac4c:	4b08      	ldr	r3, [pc, #32]	; (ac70 <hiddf_keyboard_init+0x40>)
    ac4e:	4798      	blx	r3
	return ERR_NONE;
    ac50:	2000      	movs	r0, #0
    ac52:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    ac54:	f06f 0010 	mvn.w	r0, #16
}
    ac58:	bd08      	pop	{r3, pc}
    ac5a:	bf00      	nop
    ac5c:	0000b8e5 	.word	0x0000b8e5
    ac60:	20000e78 	.word	0x20000e78
    ac64:	0000ab09 	.word	0x0000ab09
    ac68:	0000b885 	.word	0x0000b885
    ac6c:	200003a0 	.word	0x200003a0
    ac70:	0000b7f1 	.word	0x0000b7f1

0000ac74 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
    ac74:	b538      	push	{r3, r4, r5, lr}
	return _hiddf_keyboard_funcd.enabled;
    ac76:	4b26      	ldr	r3, [pc, #152]	; (ad10 <hiddf_keyboard_keys_state_change+0x9c>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
    ac78:	7c1b      	ldrb	r3, [r3, #16]
    ac7a:	2b00      	cmp	r3, #0
    ac7c:	d045      	beq.n	ad0a <hiddf_keyboard_keys_state_change+0x96>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
    ac7e:	4a24      	ldr	r2, [pc, #144]	; (ad10 <hiddf_keyboard_keys_state_change+0x9c>)
    ac80:	2300      	movs	r3, #0
    ac82:	6053      	str	r3, [r2, #4]
    ac84:	6093      	str	r3, [r2, #8]
	modifier_keys = 0;

	for (i = 0; i < keys_count; i++) {
    ac86:	b329      	cbz	r1, acd4 <hiddf_keyboard_keys_state_change+0x60>
    ac88:	4603      	mov	r3, r0
    ac8a:	1e4d      	subs	r5, r1, #1
    ac8c:	b2ed      	uxtb	r5, r5
    ac8e:	3501      	adds	r5, #1
    ac90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    ac94:	4405      	add	r5, r0
    ac96:	2200      	movs	r2, #0
    ac98:	e002      	b.n	aca0 <hiddf_keyboard_keys_state_change+0x2c>
    ac9a:	3303      	adds	r3, #3
    ac9c:	42ab      	cmp	r3, r5
    ac9e:	d005      	beq.n	acac <hiddf_keyboard_keys_state_change+0x38>
		if (true == keys_desc[i].b_modifier) {
    aca0:	785c      	ldrb	r4, [r3, #1]
    aca2:	2c00      	cmp	r4, #0
    aca4:	d0f9      	beq.n	ac9a <hiddf_keyboard_keys_state_change+0x26>
			modifier_keys++;
    aca6:	3201      	adds	r2, #1
    aca8:	b2d2      	uxtb	r2, r2
    acaa:	e7f6      	b.n	ac9a <hiddf_keyboard_keys_state_change+0x26>
		}
	}

	regular_keys = keys_count - modifier_keys;
    acac:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
    acae:	b2d2      	uxtb	r2, r2
    acb0:	2a06      	cmp	r2, #6
    acb2:	d809      	bhi.n	acc8 <hiddf_keyboard_keys_state_change+0x54>
    acb4:	4603      	mov	r3, r0
    acb6:	1e4a      	subs	r2, r1, #1
    acb8:	b2d2      	uxtb	r2, r2
    acba:	3201      	adds	r2, #1
    acbc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    acc0:	4410      	add	r0, r2
    acc2:	2402      	movs	r4, #2
		for (j = 0; j < keys_count; j++) {
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
				if (true == keys_desc[j].b_modifier) {
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
				} else {
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    acc4:	4d12      	ldr	r5, [pc, #72]	; (ad10 <hiddf_keyboard_keys_state_change+0x9c>)
    acc6:	e015      	b.n	acf4 <hiddf_keyboard_keys_state_change+0x80>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
    acc8:	4b11      	ldr	r3, [pc, #68]	; (ad10 <hiddf_keyboard_keys_state_change+0x9c>)
    acca:	f04f 32ff 	mov.w	r2, #4294967295
    acce:	f8c3 2006 	str.w	r2, [r3, #6]
    acd2:	815a      	strh	r2, [r3, #10]
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    acd4:	480e      	ldr	r0, [pc, #56]	; (ad10 <hiddf_keyboard_keys_state_change+0x9c>)
    acd6:	2300      	movs	r3, #0
    acd8:	2208      	movs	r2, #8
    acda:	1d01      	adds	r1, r0, #4
    acdc:	7b40      	ldrb	r0, [r0, #13]
    acde:	4c0d      	ldr	r4, [pc, #52]	; (ad14 <hiddf_keyboard_keys_state_change+0xa0>)
    ace0:	47a0      	blx	r4
    ace2:	bd38      	pop	{r3, r4, r5, pc}
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    ace4:	1c62      	adds	r2, r4, #1
    ace6:	7819      	ldrb	r1, [r3, #0]
    ace8:	442c      	add	r4, r5
    acea:	7121      	strb	r1, [r4, #4]
    acec:	b2d4      	uxtb	r4, r2
    acee:	3303      	adds	r3, #3
		for (j = 0; j < keys_count; j++) {
    acf0:	4283      	cmp	r3, r0
    acf2:	d0ef      	beq.n	acd4 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
    acf4:	789a      	ldrb	r2, [r3, #2]
    acf6:	2a01      	cmp	r2, #1
    acf8:	d1f9      	bne.n	acee <hiddf_keyboard_keys_state_change+0x7a>
				if (true == keys_desc[j].b_modifier) {
    acfa:	785a      	ldrb	r2, [r3, #1]
    acfc:	2a00      	cmp	r2, #0
    acfe:	d0f1      	beq.n	ace4 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
    ad00:	792a      	ldrb	r2, [r5, #4]
    ad02:	7819      	ldrb	r1, [r3, #0]
    ad04:	430a      	orrs	r2, r1
    ad06:	712a      	strb	r2, [r5, #4]
    ad08:	e7f1      	b.n	acee <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
    ad0a:	f06f 0010 	mvn.w	r0, #16
}
    ad0e:	bd38      	pop	{r3, r4, r5, pc}
    ad10:	20000e78 	.word	0x20000e78
    ad14:	0000b3b5 	.word	0x0000b3b5

0000ad18 <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    ad18:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    ad1a:	780b      	ldrb	r3, [r1, #0]
    ad1c:	2b81      	cmp	r3, #129	; 0x81
    ad1e:	d010      	beq.n	ad42 <hid_mouse_req+0x2a>
		return hid_mouse_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    ad20:	f3c3 1341 	ubfx	r3, r3, #5, #2
    ad24:	2b01      	cmp	r3, #1
    ad26:	d13f      	bne.n	ada8 <hid_mouse_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
    ad28:	888a      	ldrh	r2, [r1, #4]
    ad2a:	4b22      	ldr	r3, [pc, #136]	; (adb4 <hid_mouse_req+0x9c>)
    ad2c:	7a1b      	ldrb	r3, [r3, #8]
    ad2e:	429a      	cmp	r2, r3
    ad30:	d13d      	bne.n	adae <hid_mouse_req+0x96>
			switch (req->bRequest) {
    ad32:	784b      	ldrb	r3, [r1, #1]
    ad34:	2b03      	cmp	r3, #3
    ad36:	d028      	beq.n	ad8a <hid_mouse_req+0x72>
    ad38:	2b0b      	cmp	r3, #11
    ad3a:	d02c      	beq.n	ad96 <hid_mouse_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_mouse_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    ad3c:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    ad40:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    ad42:	784b      	ldrb	r3, [r1, #1]
    ad44:	2b06      	cmp	r3, #6
    ad46:	d002      	beq.n	ad4e <hid_mouse_req+0x36>
			return ERR_NOT_FOUND;
    ad48:	f06f 0009 	mvn.w	r0, #9
    ad4c:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    ad4e:	888a      	ldrh	r2, [r1, #4]
    ad50:	4b18      	ldr	r3, [pc, #96]	; (adb4 <hid_mouse_req+0x9c>)
    ad52:	7a1b      	ldrb	r3, [r3, #8]
    ad54:	429a      	cmp	r2, r3
    ad56:	d002      	beq.n	ad5e <hid_mouse_req+0x46>
			return ERR_NOT_FOUND;
    ad58:	f06f 0009 	mvn.w	r0, #9
    ad5c:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    ad5e:	884b      	ldrh	r3, [r1, #2]
    ad60:	0a1b      	lsrs	r3, r3, #8
    ad62:	2b21      	cmp	r3, #33	; 0x21
    ad64:	d004      	beq.n	ad70 <hid_mouse_req+0x58>
    ad66:	2b22      	cmp	r3, #34	; 0x22
    ad68:	d009      	beq.n	ad7e <hid_mouse_req+0x66>
		return ERR_INVALID_ARG;
    ad6a:	f06f 000c 	mvn.w	r0, #12
    ad6e:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
    ad70:	4b10      	ldr	r3, [pc, #64]	; (adb4 <hid_mouse_req+0x9c>)
    ad72:	6819      	ldr	r1, [r3, #0]
    ad74:	2300      	movs	r3, #0
    ad76:	780a      	ldrb	r2, [r1, #0]
    ad78:	4c0f      	ldr	r4, [pc, #60]	; (adb8 <hid_mouse_req+0xa0>)
    ad7a:	47a0      	blx	r4
    ad7c:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
    ad7e:	2300      	movs	r3, #0
    ad80:	2234      	movs	r2, #52	; 0x34
    ad82:	490e      	ldr	r1, [pc, #56]	; (adbc <hid_mouse_req+0xa4>)
    ad84:	4c0c      	ldr	r4, [pc, #48]	; (adb8 <hid_mouse_req+0xa0>)
    ad86:	47a0      	blx	r4
    ad88:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
    ad8a:	2300      	movs	r3, #0
    ad8c:	2201      	movs	r2, #1
    ad8e:	490c      	ldr	r1, [pc, #48]	; (adc0 <hid_mouse_req+0xa8>)
    ad90:	4c09      	ldr	r4, [pc, #36]	; (adb8 <hid_mouse_req+0xa0>)
    ad92:	47a0      	blx	r4
    ad94:	bd10      	pop	{r4, pc}
				_hiddf_mouse_funcd.protocol = req->wValue;
    ad96:	884a      	ldrh	r2, [r1, #2]
    ad98:	4b06      	ldr	r3, [pc, #24]	; (adb4 <hid_mouse_req+0x9c>)
    ad9a:	729a      	strb	r2, [r3, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
    ad9c:	2300      	movs	r3, #0
    ad9e:	461a      	mov	r2, r3
    ada0:	4619      	mov	r1, r3
    ada2:	4c05      	ldr	r4, [pc, #20]	; (adb8 <hid_mouse_req+0xa0>)
    ada4:	47a0      	blx	r4
    ada6:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    ada8:	f06f 0009 	mvn.w	r0, #9
    adac:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    adae:	f06f 0009 	mvn.w	r0, #9
    adb2:	bd10      	pop	{r4, pc}
    adb4:	20000e98 	.word	0x20000e98
    adb8:	0000b3b5 	.word	0x0000b3b5
    adbc:	0000e4c8 	.word	0x0000e4c8
    adc0:	20000ea2 	.word	0x20000ea2

0000adc4 <hid_mouse_ctrl>:
{
    adc4:	b570      	push	{r4, r5, r6, lr}
    adc6:	4614      	mov	r4, r2
	switch (ctrl) {
    adc8:	2901      	cmp	r1, #1
    adca:	d040      	beq.n	ae4e <hid_mouse_ctrl+0x8a>
    adcc:	b139      	cbz	r1, adde <hid_mouse_ctrl+0x1a>
		return ERR_INVALID_ARG;
    adce:	2902      	cmp	r1, #2
    add0:	bf0c      	ite	eq
    add2:	f06f 041a 	mvneq.w	r4, #26
    add6:	f06f 040c 	mvnne.w	r4, #12
}
    adda:	4620      	mov	r0, r4
    addc:	bd70      	pop	{r4, r5, r6, pc}
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    adde:	6885      	ldr	r5, [r0, #8]
	ifc = desc->sod;
    ade0:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    ade2:	2b00      	cmp	r3, #0
    ade4:	d049      	beq.n	ae7a <hid_mouse_ctrl+0xb6>
	ifc_desc.bInterfaceNumber = ifc[2];
    ade6:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    ade8:	795b      	ldrb	r3, [r3, #5]
    adea:	2b03      	cmp	r3, #3
    adec:	d148      	bne.n	ae80 <hid_mouse_ctrl+0xbc>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    adee:	7a2b      	ldrb	r3, [r5, #8]
    adf0:	429a      	cmp	r2, r3
    adf2:	d048      	beq.n	ae86 <hid_mouse_ctrl+0xc2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    adf4:	2bff      	cmp	r3, #255	; 0xff
    adf6:	d149      	bne.n	ae8c <hid_mouse_ctrl+0xc8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    adf8:	722a      	strb	r2, [r5, #8]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    adfa:	6823      	ldr	r3, [r4, #0]
	return (desc + usb_desc_len(desc));
    adfc:	7818      	ldrb	r0, [r3, #0]
    adfe:	2221      	movs	r2, #33	; 0x21
    ae00:	6861      	ldr	r1, [r4, #4]
    ae02:	4418      	add	r0, r3
    ae04:	4b29      	ldr	r3, [pc, #164]	; (aeac <hid_mouse_ctrl+0xe8>)
    ae06:	4798      	blx	r3
    ae08:	4b29      	ldr	r3, [pc, #164]	; (aeb0 <hid_mouse_ctrl+0xec>)
    ae0a:	6018      	str	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    ae0c:	6823      	ldr	r3, [r4, #0]
    ae0e:	7818      	ldrb	r0, [r3, #0]
    ae10:	6861      	ldr	r1, [r4, #4]
    ae12:	4418      	add	r0, r3
    ae14:	4b27      	ldr	r3, [pc, #156]	; (aeb4 <hid_mouse_ctrl+0xf0>)
    ae16:	4798      	blx	r3
	desc->sod = ep;
    ae18:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
    ae1a:	2800      	cmp	r0, #0
    ae1c:	d039      	beq.n	ae92 <hid_mouse_ctrl+0xce>
		ep_desc.bEndpointAddress = ep[2];
    ae1e:	7886      	ldrb	r6, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    ae20:	7943      	ldrb	r3, [r0, #5]
    ae22:	7902      	ldrb	r2, [r0, #4]
    ae24:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    ae28:	b292      	uxth	r2, r2
    ae2a:	78c1      	ldrb	r1, [r0, #3]
    ae2c:	4630      	mov	r0, r6
    ae2e:	4b22      	ldr	r3, [pc, #136]	; (aeb8 <hid_mouse_ctrl+0xf4>)
    ae30:	4798      	blx	r3
    ae32:	4604      	mov	r4, r0
    ae34:	bb80      	cbnz	r0, ae98 <hid_mouse_ctrl+0xd4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    ae36:	f016 0f80 	tst.w	r6, #128	; 0x80
    ae3a:	d030      	beq.n	ae9e <hid_mouse_ctrl+0xda>
			func_data->func_ep_in = ep_desc.bEndpointAddress;
    ae3c:	726e      	strb	r6, [r5, #9]
			usb_d_ep_enable(func_data->func_ep_in);
    ae3e:	4630      	mov	r0, r6
    ae40:	4b1e      	ldr	r3, [pc, #120]	; (aebc <hid_mouse_ctrl+0xf8>)
    ae42:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
    ae44:	4b1a      	ldr	r3, [pc, #104]	; (aeb0 <hid_mouse_ctrl+0xec>)
    ae46:	2201      	movs	r2, #1
    ae48:	729a      	strb	r2, [r3, #10]
	_hiddf_mouse_funcd.enabled  = true;
    ae4a:	72da      	strb	r2, [r3, #11]
    ae4c:	e7c5      	b.n	adda <hid_mouse_ctrl+0x16>
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    ae4e:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    ae50:	b11a      	cbz	r2, ae5a <hid_mouse_ctrl+0x96>
		ifc_desc.bInterfaceClass = desc->sod[5];
    ae52:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    ae54:	795b      	ldrb	r3, [r3, #5]
    ae56:	2b03      	cmp	r3, #3
    ae58:	d124      	bne.n	aea4 <hid_mouse_ctrl+0xe0>
	if (func_data->func_iface != 0xFF) {
    ae5a:	7a2b      	ldrb	r3, [r5, #8]
    ae5c:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    ae5e:	bf1c      	itt	ne
    ae60:	23ff      	movne	r3, #255	; 0xff
    ae62:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    ae64:	7a68      	ldrb	r0, [r5, #9]
    ae66:	28ff      	cmp	r0, #255	; 0xff
    ae68:	d003      	beq.n	ae72 <hid_mouse_ctrl+0xae>
		usb_d_ep_deinit(func_data->func_ep_in);
    ae6a:	4b15      	ldr	r3, [pc, #84]	; (aec0 <hid_mouse_ctrl+0xfc>)
    ae6c:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    ae6e:	23ff      	movs	r3, #255	; 0xff
    ae70:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
    ae72:	2400      	movs	r4, #0
    ae74:	4b0e      	ldr	r3, [pc, #56]	; (aeb0 <hid_mouse_ctrl+0xec>)
    ae76:	72dc      	strb	r4, [r3, #11]
    ae78:	e7af      	b.n	adda <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    ae7a:	f06f 0409 	mvn.w	r4, #9
    ae7e:	e7ac      	b.n	adda <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    ae80:	f06f 0409 	mvn.w	r4, #9
    ae84:	e7a9      	b.n	adda <hid_mouse_ctrl+0x16>
			return ERR_ALREADY_INITIALIZED;
    ae86:	f06f 0411 	mvn.w	r4, #17
    ae8a:	e7a6      	b.n	adda <hid_mouse_ctrl+0x16>
			return ERR_NO_RESOURCE;
    ae8c:	f06f 041b 	mvn.w	r4, #27
    ae90:	e7a3      	b.n	adda <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    ae92:	f06f 0409 	mvn.w	r4, #9
    ae96:	e7a0      	b.n	adda <hid_mouse_ctrl+0x16>
			return ERR_NOT_INITIALIZED;
    ae98:	f06f 0413 	mvn.w	r4, #19
    ae9c:	e79d      	b.n	adda <hid_mouse_ctrl+0x16>
			return ERR_INVALID_DATA;
    ae9e:	f04f 34ff 	mov.w	r4, #4294967295
    aea2:	e79a      	b.n	adda <hid_mouse_ctrl+0x16>
			return ERR_NOT_FOUND;
    aea4:	f06f 0409 	mvn.w	r4, #9
    aea8:	e797      	b.n	adda <hid_mouse_ctrl+0x16>
    aeaa:	bf00      	nop
    aeac:	0000b8f9 	.word	0x0000b8f9
    aeb0:	20000e98 	.word	0x20000e98
    aeb4:	0000b933 	.word	0x0000b933
    aeb8:	00005b31 	.word	0x00005b31
    aebc:	00005bc5 	.word	0x00005bc5
    aec0:	00005b99 	.word	0x00005b99

0000aec4 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
    aec4:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    aec6:	4b0a      	ldr	r3, [pc, #40]	; (aef0 <hiddf_mouse_init+0x2c>)
    aec8:	4798      	blx	r3
    aeca:	2801      	cmp	r0, #1
    aecc:	d80c      	bhi.n	aee8 <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
    aece:	4809      	ldr	r0, [pc, #36]	; (aef4 <hiddf_mouse_init+0x30>)
    aed0:	4b09      	ldr	r3, [pc, #36]	; (aef8 <hiddf_mouse_init+0x34>)
    aed2:	6103      	str	r3, [r0, #16]
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
    aed4:	6140      	str	r0, [r0, #20]

	usbdc_register_function(&_hiddf_mouse);
    aed6:	300c      	adds	r0, #12
    aed8:	4b08      	ldr	r3, [pc, #32]	; (aefc <hiddf_mouse_init+0x38>)
    aeda:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
    aedc:	4908      	ldr	r1, [pc, #32]	; (af00 <hiddf_mouse_init+0x3c>)
    aede:	2001      	movs	r0, #1
    aee0:	4b08      	ldr	r3, [pc, #32]	; (af04 <hiddf_mouse_init+0x40>)
    aee2:	4798      	blx	r3
	return ERR_NONE;
    aee4:	2000      	movs	r0, #0
    aee6:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    aee8:	f06f 0010 	mvn.w	r0, #16
}
    aeec:	bd08      	pop	{r3, pc}
    aeee:	bf00      	nop
    aef0:	0000b8e5 	.word	0x0000b8e5
    aef4:	20000e98 	.word	0x20000e98
    aef8:	0000adc5 	.word	0x0000adc5
    aefc:	0000b885 	.word	0x0000b885
    af00:	200003a8 	.word	0x200003a8
    af04:	0000b7f1 	.word	0x0000b7f1

0000af08 <hiddf_mouse_move>:
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    af08:	2200      	movs	r2, #0
    af0a:	4b0d      	ldr	r3, [pc, #52]	; (af40 <hiddf_mouse_move+0x38>)
    af0c:	605a      	str	r2, [r3, #4]

	if (type == HID_MOUSE_X_AXIS_MV) {
    af0e:	2901      	cmp	r1, #1
    af10:	d00e      	beq.n	af30 <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
    af12:	2902      	cmp	r1, #2
    af14:	d00e      	beq.n	af34 <hiddf_mouse_move+0x2c>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
	} else if (type == HID_MOUSE_SCROLL_MV) {
    af16:	2903      	cmp	r1, #3
    af18:	d10f      	bne.n	af3a <hiddf_mouse_move+0x32>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
    af1a:	4b09      	ldr	r3, [pc, #36]	; (af40 <hiddf_mouse_move+0x38>)
    af1c:	71d8      	strb	r0, [r3, #7]
{
    af1e:	b510      	push	{r4, lr}
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    af20:	4807      	ldr	r0, [pc, #28]	; (af40 <hiddf_mouse_move+0x38>)
    af22:	2300      	movs	r3, #0
    af24:	2204      	movs	r2, #4
    af26:	1881      	adds	r1, r0, r2
    af28:	7a40      	ldrb	r0, [r0, #9]
    af2a:	4c06      	ldr	r4, [pc, #24]	; (af44 <hiddf_mouse_move+0x3c>)
    af2c:	47a0      	blx	r4
    af2e:	bd10      	pop	{r4, pc}
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
    af30:	7158      	strb	r0, [r3, #5]
    af32:	e7f4      	b.n	af1e <hiddf_mouse_move+0x16>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
    af34:	4b02      	ldr	r3, [pc, #8]	; (af40 <hiddf_mouse_move+0x38>)
    af36:	7198      	strb	r0, [r3, #6]
    af38:	e7f1      	b.n	af1e <hiddf_mouse_move+0x16>
		return ERR_INVALID_ARG;
    af3a:	f06f 000c 	mvn.w	r0, #12
    af3e:	4770      	bx	lr
    af40:	20000e98 	.word	0x20000e98
    af44:	0000b3b5 	.word	0x0000b3b5

0000af48 <midi_cb_ep_bulk_in>:
// 	while(1){
// 		
// 		
// 	}

}
    af48:	4770      	bx	lr

0000af4a <midi_cb_ep_bulk_out>:
 * \param[in] rc transfer return status
 * \param[in] count the amount of bytes has been transferred
 * \return Operation status.
 */
static bool midi_cb_ep_bulk_out(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    af4a:	e7fe      	b.n	af4a <midi_cb_ep_bulk_out>

0000af4c <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    af4c:	b510      	push	{r4, lr}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    af4e:	780b      	ldrb	r3, [r1, #0]
    af50:	2b81      	cmp	r3, #129	; 0x81
    af52:	d014      	beq.n	af7e <audio_midi_req+0x32>
		
		
	} else {
		
	
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    af54:	f3c3 1341 	ubfx	r3, r3, #5, #2
    af58:	2b01      	cmp	r3, #1
    af5a:	d132      	bne.n	afc2 <audio_midi_req+0x76>
			return ERR_NOT_FOUND; // Never hit breakpoint here
		}
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
    af5c:	888b      	ldrh	r3, [r1, #4]
    af5e:	4a1c      	ldr	r2, [pc, #112]	; (afd0 <audio_midi_req+0x84>)
    af60:	7912      	ldrb	r2, [r2, #4]
    af62:	429a      	cmp	r2, r3
    af64:	d003      	beq.n	af6e <audio_midi_req+0x22>
    af66:	4a1a      	ldr	r2, [pc, #104]	; (afd0 <audio_midi_req+0x84>)
    af68:	7952      	ldrb	r2, [r2, #5]
    af6a:	429a      	cmp	r2, r3
    af6c:	d12c      	bne.n	afc8 <audio_midi_req+0x7c>
			
			// Copied from Hid
			// Never hit breakpoint here							
			switch (req->bRequest) {
    af6e:	784b      	ldrb	r3, [r1, #1]
    af70:	2b03      	cmp	r3, #3
    af72:	d017      	beq.n	afa4 <audio_midi_req+0x58>
    af74:	2b0b      	cmp	r3, #11
    af76:	d01b      	beq.n	afb0 <audio_midi_req+0x64>
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
				default:
				return ERR_INVALID_ARG;
    af78:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    af7c:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    af7e:	888b      	ldrh	r3, [r1, #4]
    af80:	4a13      	ldr	r2, [pc, #76]	; (afd0 <audio_midi_req+0x84>)
    af82:	7912      	ldrb	r2, [r2, #4]
    af84:	429a      	cmp	r2, r3
    af86:	d006      	beq.n	af96 <audio_midi_req+0x4a>
    af88:	4a11      	ldr	r2, [pc, #68]	; (afd0 <audio_midi_req+0x84>)
    af8a:	7952      	ldrb	r2, [r2, #5]
    af8c:	429a      	cmp	r2, r3
    af8e:	d002      	beq.n	af96 <audio_midi_req+0x4a>
			return ERR_NOT_FOUND; // Never hit breakpoint here
    af90:	f06f 0009 	mvn.w	r0, #9
    af94:	bd10      	pop	{r4, pc}
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
    af96:	4b0e      	ldr	r3, [pc, #56]	; (afd0 <audio_midi_req+0x84>)
    af98:	6819      	ldr	r1, [r3, #0]
    af9a:	2300      	movs	r3, #0
    af9c:	780a      	ldrb	r2, [r1, #0]
    af9e:	4c0d      	ldr	r4, [pc, #52]	; (afd4 <audio_midi_req+0x88>)
    afa0:	47a0      	blx	r4
		return audio_midi_get_desc(ep, req); // Never hit breakpoint here
    afa2:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
    afa4:	2300      	movs	r3, #0
    afa6:	2201      	movs	r2, #1
    afa8:	490b      	ldr	r1, [pc, #44]	; (afd8 <audio_midi_req+0x8c>)
    afaa:	4c0a      	ldr	r4, [pc, #40]	; (afd4 <audio_midi_req+0x88>)
    afac:	47a0      	blx	r4
    afae:	bd10      	pop	{r4, pc}
				_audiodf_midi_funcd.protocol = req->wValue;
    afb0:	884a      	ldrh	r2, [r1, #2]
    afb2:	4b07      	ldr	r3, [pc, #28]	; (afd0 <audio_midi_req+0x84>)
    afb4:	721a      	strb	r2, [r3, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
    afb6:	2300      	movs	r3, #0
    afb8:	461a      	mov	r2, r3
    afba:	4619      	mov	r1, r3
    afbc:	4c05      	ldr	r4, [pc, #20]	; (afd4 <audio_midi_req+0x88>)
    afbe:	47a0      	blx	r4
    afc0:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND; // Never hit breakpoint here
    afc2:	f06f 0009 	mvn.w	r0, #9
    afc6:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    afc8:	f06f 0009 	mvn.w	r0, #9
    afcc:	bd10      	pop	{r4, pc}
    afce:	bf00      	nop
    afd0:	20000eb0 	.word	0x20000eb0
    afd4:	0000b3b5 	.word	0x0000b3b5
    afd8:	20000eb8 	.word	0x20000eb8

0000afdc <audio_midi_ctrl>:
{
    afdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    afe0:	b083      	sub	sp, #12
    afe2:	4615      	mov	r5, r2
	switch (ctrl) {
    afe4:	2901      	cmp	r1, #1
    afe6:	f000 8092 	beq.w	b10e <audio_midi_ctrl+0x132>
    afea:	b141      	cbz	r1, affe <audio_midi_ctrl+0x22>
		return ERR_INVALID_ARG;
    afec:	2902      	cmp	r1, #2
    afee:	bf0c      	ite	eq
    aff0:	f06f 001a 	mvneq.w	r0, #26
    aff4:	f06f 000c 	mvnne.w	r0, #12
}
    aff8:	b003      	add	sp, #12
    affa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    affe:	f8d0 9008 	ldr.w	r9, [r0, #8]
	ifc = desc->sod;
    b002:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    b004:	2800      	cmp	r0, #0
    b006:	f000 80a9 	beq.w	b15c <audio_midi_ctrl+0x180>
    b00a:	f109 0604 	add.w	r6, r9, #4
    b00e:	2402      	movs	r4, #2
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    b010:	f04f 0804 	mov.w	r8, #4
    b014:	4f5d      	ldr	r7, [pc, #372]	; (b18c <audio_midi_ctrl+0x1b0>)
    b016:	e019      	b.n	b04c <audio_midi_ctrl+0x70>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    b018:	f816 3b01 	ldrb.w	r3, [r6], #1
    b01c:	429a      	cmp	r2, r3
    b01e:	f000 80a3 	beq.w	b168 <audio_midi_ctrl+0x18c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    b022:	2bff      	cmp	r3, #255	; 0xff
    b024:	f040 80a3 	bne.w	b16e <audio_midi_ctrl+0x192>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    b028:	f806 2c01 	strb.w	r2, [r6, #-1]
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    b02c:	2c01      	cmp	r4, #1
    b02e:	d016      	beq.n	b05e <audio_midi_ctrl+0x82>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    b030:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    b032:	7818      	ldrb	r0, [r3, #0]
    b034:	4642      	mov	r2, r8
    b036:	6869      	ldr	r1, [r5, #4]
    b038:	4418      	add	r0, r3
    b03a:	47b8      	blx	r7
    b03c:	3c01      	subs	r4, #1
	for (i=0; i<2; i++){
    b03e:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    b042:	f000 809e 	beq.w	b182 <audio_midi_ctrl+0x1a6>
		if (NULL == ifc) {
    b046:	2800      	cmp	r0, #0
    b048:	f000 808b 	beq.w	b162 <audio_midi_ctrl+0x186>
		ifc_desc.bInterfaceNumber = ifc[2];
    b04c:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    b04e:	7943      	ldrb	r3, [r0, #5]
    b050:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    b054:	2b01      	cmp	r3, #1
    b056:	d0df      	beq.n	b018 <audio_midi_ctrl+0x3c>
			return ERR_NOT_FOUND;
    b058:	f06f 0009 	mvn.w	r0, #9
    b05c:	e7cc      	b.n	aff8 <audio_midi_ctrl+0x1c>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    b05e:	2205      	movs	r2, #5
    b060:	6869      	ldr	r1, [r5, #4]
    b062:	4b4a      	ldr	r3, [pc, #296]	; (b18c <audio_midi_ctrl+0x1b0>)
    b064:	4798      	blx	r3
    b066:	4604      	mov	r4, r0
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    b068:	4e49      	ldr	r6, [pc, #292]	; (b190 <audio_midi_ctrl+0x1b4>)
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    b06a:	f8df 8144 	ldr.w	r8, [pc, #324]	; b1b0 <audio_midi_ctrl+0x1d4>
					usb_d_ep_enable(func_data->func_ep_out);
    b06e:	4f49      	ldr	r7, [pc, #292]	; (b194 <audio_midi_ctrl+0x1b8>)
    b070:	e01a      	b.n	b0a8 <audio_midi_ctrl+0xcc>
					usb_debug2[6] = - usb_debug2[5];
    b072:	4a47      	ldr	r2, [pc, #284]	; (b190 <audio_midi_ctrl+0x1b4>)
    b074:	7953      	ldrb	r3, [r2, #5]
    b076:	425b      	negs	r3, r3
    b078:	b2db      	uxtb	r3, r3
    b07a:	7193      	strb	r3, [r2, #6]
					return ERR_NOT_INITIALIZED;
    b07c:	f06f 0013 	mvn.w	r0, #19
    b080:	e7ba      	b.n	aff8 <audio_midi_ctrl+0x1c>
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    b082:	f89d 0002 	ldrb.w	r0, [sp, #2]
    b086:	b2c0      	uxtb	r0, r0
    b088:	f889 0006 	strb.w	r0, [r9, #6]
					usb_d_ep_enable(func_data->func_ep_in);
    b08c:	47b8      	blx	r7
					usb_d_ep_register_callback(func_data->func_ep_in, USB_D_EP_CB_XFER, (FUNC_PTR)midi_cb_ep_bulk_in);
    b08e:	4a42      	ldr	r2, [pc, #264]	; (b198 <audio_midi_ctrl+0x1bc>)
    b090:	2102      	movs	r1, #2
    b092:	f899 0006 	ldrb.w	r0, [r9, #6]
    b096:	4b41      	ldr	r3, [pc, #260]	; (b19c <audio_midi_ctrl+0x1c0>)
    b098:	4798      	blx	r3
				desc->sod = ep;
    b09a:	602c      	str	r4, [r5, #0]
    b09c:	7820      	ldrb	r0, [r4, #0]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    b09e:	6869      	ldr	r1, [r5, #4]
    b0a0:	4420      	add	r0, r4
    b0a2:	4b3f      	ldr	r3, [pc, #252]	; (b1a0 <audio_midi_ctrl+0x1c4>)
    b0a4:	4798      	blx	r3
    b0a6:	4604      	mov	r4, r0
			while (NULL != ep) {
    b0a8:	2c00      	cmp	r4, #0
    b0aa:	d063      	beq.n	b174 <audio_midi_ctrl+0x198>
				ep_desc.bEndpointAddress = ep[2];
    b0ac:	78a3      	ldrb	r3, [r4, #2]
    b0ae:	f88d 3002 	strb.w	r3, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
    b0b2:	78e3      	ldrb	r3, [r4, #3]
    b0b4:	f88d 3003 	strb.w	r3, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
    b0b8:	7962      	ldrb	r2, [r4, #5]
    b0ba:	7923      	ldrb	r3, [r4, #4]
    b0bc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    b0c0:	b29b      	uxth	r3, r3
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
    b0c2:	f8ad 3004 	strh.w	r3, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    b0c6:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    b0ca:	b2db      	uxtb	r3, r3
    b0cc:	7133      	strb	r3, [r6, #4]
				usb_debug2[0] = i;
    b0ce:	2301      	movs	r3, #1
    b0d0:	7033      	strb	r3, [r6, #0]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    b0d2:	f89d 0002 	ldrb.w	r0, [sp, #2]
    b0d6:	f89d 1003 	ldrb.w	r1, [sp, #3]
    b0da:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    b0de:	b292      	uxth	r2, r2
    b0e0:	47c0      	blx	r8
    b0e2:	b2c0      	uxtb	r0, r0
    b0e4:	7170      	strb	r0, [r6, #5]
    b0e6:	2800      	cmp	r0, #0
    b0e8:	d1c3      	bne.n	b072 <audio_midi_ctrl+0x96>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    b0ea:	f89d 3002 	ldrb.w	r3, [sp, #2]
    b0ee:	f013 0f80 	tst.w	r3, #128	; 0x80
    b0f2:	d1c6      	bne.n	b082 <audio_midi_ctrl+0xa6>
					func_data->func_ep_out = ep_desc.bEndpointAddress;
    b0f4:	f89d 0002 	ldrb.w	r0, [sp, #2]
    b0f8:	b2c0      	uxtb	r0, r0
    b0fa:	f889 0007 	strb.w	r0, [r9, #7]
					usb_d_ep_enable(func_data->func_ep_out);
    b0fe:	47b8      	blx	r7
					usb_d_ep_register_callback(func_data->func_ep_out, USB_D_EP_CB_XFER, (FUNC_PTR)midi_cb_ep_bulk_out);
    b100:	4a28      	ldr	r2, [pc, #160]	; (b1a4 <audio_midi_ctrl+0x1c8>)
    b102:	2102      	movs	r1, #2
    b104:	f899 0007 	ldrb.w	r0, [r9, #7]
    b108:	4b24      	ldr	r3, [pc, #144]	; (b19c <audio_midi_ctrl+0x1c0>)
    b10a:	4798      	blx	r3
    b10c:	e7c5      	b.n	b09a <audio_midi_ctrl+0xbe>
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    b10e:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    b110:	b142      	cbz	r2, b124 <audio_midi_ctrl+0x148>
		ifc_desc.bInterfaceClass = desc->sod[5];
    b112:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
    b114:	795b      	ldrb	r3, [r3, #5]
    b116:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    b11a:	2b01      	cmp	r3, #1
    b11c:	d002      	beq.n	b124 <audio_midi_ctrl+0x148>
			return ERR_NOT_FOUND;
    b11e:	f06f 0009 	mvn.w	r0, #9
    b122:	e769      	b.n	aff8 <audio_midi_ctrl+0x1c>
	if (func_data->func_iface[0] != 0xFF) {
    b124:	7923      	ldrb	r3, [r4, #4]
    b126:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
    b128:	bf1c      	itt	ne
    b12a:	23ff      	movne	r3, #255	; 0xff
    b12c:	7123      	strbne	r3, [r4, #4]
	if (func_data->func_iface[1] != 0xFF) {
    b12e:	7963      	ldrb	r3, [r4, #5]
    b130:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
    b132:	bf1c      	itt	ne
    b134:	23ff      	movne	r3, #255	; 0xff
    b136:	7163      	strbne	r3, [r4, #5]
	if (func_data->func_ep_in != 0xFF) {
    b138:	79a0      	ldrb	r0, [r4, #6]
    b13a:	28ff      	cmp	r0, #255	; 0xff
    b13c:	d003      	beq.n	b146 <audio_midi_ctrl+0x16a>
		usb_d_ep_deinit(func_data->func_ep_in);
    b13e:	4b1a      	ldr	r3, [pc, #104]	; (b1a8 <audio_midi_ctrl+0x1cc>)
    b140:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    b142:	23ff      	movs	r3, #255	; 0xff
    b144:	71a3      	strb	r3, [r4, #6]
	if (func_data->func_ep_out != 0xFF) {
    b146:	79e0      	ldrb	r0, [r4, #7]
    b148:	28ff      	cmp	r0, #255	; 0xff
    b14a:	d003      	beq.n	b154 <audio_midi_ctrl+0x178>
		usb_d_ep_deinit(func_data->func_ep_out);
    b14c:	4b16      	ldr	r3, [pc, #88]	; (b1a8 <audio_midi_ctrl+0x1cc>)
    b14e:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    b150:	23ff      	movs	r3, #255	; 0xff
    b152:	71e3      	strb	r3, [r4, #7]
	_audiodf_midi_funcd.enabled = false;
    b154:	2000      	movs	r0, #0
    b156:	4b15      	ldr	r3, [pc, #84]	; (b1ac <audio_midi_ctrl+0x1d0>)
    b158:	7358      	strb	r0, [r3, #13]
    b15a:	e74d      	b.n	aff8 <audio_midi_ctrl+0x1c>
			return ERR_NOT_FOUND;
    b15c:	f06f 0009 	mvn.w	r0, #9
    b160:	e74a      	b.n	aff8 <audio_midi_ctrl+0x1c>
    b162:	f06f 0009 	mvn.w	r0, #9
    b166:	e747      	b.n	aff8 <audio_midi_ctrl+0x1c>
				return ERR_ALREADY_INITIALIZED;
    b168:	f06f 0011 	mvn.w	r0, #17
    b16c:	e744      	b.n	aff8 <audio_midi_ctrl+0x1c>
				return ERR_NO_RESOURCE;
    b16e:	f06f 001b 	mvn.w	r0, #27
    b172:	e741      	b.n	aff8 <audio_midi_ctrl+0x1c>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    b174:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    b176:	7818      	ldrb	r0, [r3, #0]
    b178:	2204      	movs	r2, #4
    b17a:	6869      	ldr	r1, [r5, #4]
    b17c:	4418      	add	r0, r3
    b17e:	4b03      	ldr	r3, [pc, #12]	; (b18c <audio_midi_ctrl+0x1b0>)
    b180:	4798      	blx	r3
	_audiodf_midi_funcd.enabled = true;
    b182:	2201      	movs	r2, #1
    b184:	4b09      	ldr	r3, [pc, #36]	; (b1ac <audio_midi_ctrl+0x1d0>)
    b186:	735a      	strb	r2, [r3, #13]
	return ERR_NONE;
    b188:	2000      	movs	r0, #0
    b18a:	e735      	b.n	aff8 <audio_midi_ctrl+0x1c>
    b18c:	0000b8f9 	.word	0x0000b8f9
    b190:	20007ddc 	.word	0x20007ddc
    b194:	00005bc5 	.word	0x00005bc5
    b198:	0000af49 	.word	0x0000af49
    b19c:	00005d99 	.word	0x00005d99
    b1a0:	0000b933 	.word	0x0000b933
    b1a4:	0000af4b 	.word	0x0000af4b
    b1a8:	00005b99 	.word	0x00005b99
    b1ac:	20000eb0 	.word	0x20000eb0
    b1b0:	00005b31 	.word	0x00005b31

0000b1b4 <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
    b1b4:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
    b1b6:	4b0a      	ldr	r3, [pc, #40]	; (b1e0 <audiodf_midi_init+0x2c>)
    b1b8:	4798      	blx	r3
    b1ba:	2801      	cmp	r0, #1
    b1bc:	d80c      	bhi.n	b1d8 <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
    b1be:	4809      	ldr	r0, [pc, #36]	; (b1e4 <audiodf_midi_init+0x30>)
    b1c0:	4b09      	ldr	r3, [pc, #36]	; (b1e8 <audiodf_midi_init+0x34>)
    b1c2:	6143      	str	r3, [r0, #20]
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
    b1c4:	6180      	str	r0, [r0, #24]
	
	usbdc_register_function(&_audiodf_midi);
    b1c6:	3010      	adds	r0, #16
    b1c8:	4b08      	ldr	r3, [pc, #32]	; (b1ec <audiodf_midi_init+0x38>)
    b1ca:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
    b1cc:	4908      	ldr	r1, [pc, #32]	; (b1f0 <audiodf_midi_init+0x3c>)
    b1ce:	2001      	movs	r0, #1
    b1d0:	4b08      	ldr	r3, [pc, #32]	; (b1f4 <audiodf_midi_init+0x40>)
    b1d2:	4798      	blx	r3
	return ERR_NONE;
    b1d4:	2000      	movs	r0, #0
    b1d6:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    b1d8:	f06f 0010 	mvn.w	r0, #16
}
    b1dc:	bd08      	pop	{r3, pc}
    b1de:	bf00      	nop
    b1e0:	0000b8e5 	.word	0x0000b8e5
    b1e4:	20000eb0 	.word	0x20000eb0
    b1e8:	0000afdd 	.word	0x0000afdd
    b1ec:	0000b885 	.word	0x0000b885
    b1f0:	200003b0 	.word	0x200003b0
    b1f4:	0000b7f1 	.word	0x0000b7f1

0000b1f8 <audiodf_midi_xfer_packet>:
}



int32_t audiodf_midi_xfer_packet(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
    b1f8:	b510      	push	{r4, lr}
	
	// if previous xfer is completed
	_audiodf_midi_funcd.midi_report[0] = byte0;
    b1fa:	4c06      	ldr	r4, [pc, #24]	; (b214 <audiodf_midi_xfer_packet+0x1c>)
    b1fc:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
    b1fe:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
    b200:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
    b202:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    b204:	2300      	movs	r3, #0
    b206:	2204      	movs	r2, #4
    b208:	f104 0109 	add.w	r1, r4, #9
    b20c:	79a0      	ldrb	r0, [r4, #6]
    b20e:	4c02      	ldr	r4, [pc, #8]	; (b218 <audiodf_midi_xfer_packet+0x20>)
    b210:	47a0      	blx	r4
	
	
}
    b212:	bd10      	pop	{r4, pc}
    b214:	20000eb0 	.word	0x20000eb0
    b218:	0000b3b5 	.word	0x0000b3b5

0000b21c <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    b21c:	b570      	push	{r4, r5, r6, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    b21e:	4b07      	ldr	r3, [pc, #28]	; (b23c <usbdc_unconfig+0x20>)
    b220:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    b222:	b14c      	cbz	r4, b238 <usbdc_unconfig+0x1c>
		func->ctrl(func, USBDF_DISABLE, NULL);
    b224:	2600      	movs	r6, #0
    b226:	2501      	movs	r5, #1
    b228:	6863      	ldr	r3, [r4, #4]
    b22a:	4632      	mov	r2, r6
    b22c:	4629      	mov	r1, r5
    b22e:	4620      	mov	r0, r4
    b230:	4798      	blx	r3
		func = func->next;
    b232:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    b234:	2c00      	cmp	r4, #0
    b236:	d1f7      	bne.n	b228 <usbdc_unconfig+0xc>
    b238:	bd70      	pop	{r4, r5, r6, pc}
    b23a:	bf00      	nop
    b23c:	20000ecc 	.word	0x20000ecc

0000b240 <usbdc_change_notify>:
	}
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    b240:	b570      	push	{r4, r5, r6, lr}
    b242:	4606      	mov	r6, r0
    b244:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    b246:	4b07      	ldr	r3, [pc, #28]	; (b264 <usbdc_change_notify+0x24>)
    b248:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    b24a:	b91c      	cbnz	r4, b254 <usbdc_change_notify+0x14>
    b24c:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    b24e:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    b250:	2c00      	cmp	r4, #0
    b252:	d0fb      	beq.n	b24c <usbdc_change_notify+0xc>
		if (NULL != cg->cb) {
    b254:	6863      	ldr	r3, [r4, #4]
    b256:	2b00      	cmp	r3, #0
    b258:	d0f9      	beq.n	b24e <usbdc_change_notify+0xe>
			cg->cb(change, value);
    b25a:	4629      	mov	r1, r5
    b25c:	4630      	mov	r0, r6
    b25e:	4798      	blx	r3
    b260:	e7f5      	b.n	b24e <usbdc_change_notify+0xe>
    b262:	bf00      	nop
    b264:	20000ecc 	.word	0x20000ecc

0000b268 <usbdc_request_handler>:
	}
}

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    b268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b26a:	4607      	mov	r7, r0
    b26c:	460e      	mov	r6, r1
    b26e:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    b270:	4b0c      	ldr	r3, [pc, #48]	; (b2a4 <usbdc_request_handler+0x3c>)
    b272:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    b274:	b91c      	cbnz	r4, b27e <usbdc_request_handler+0x16>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
    b276:	2000      	movs	r0, #0
    b278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		h = h->next;
    b27a:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    b27c:	b16c      	cbz	r4, b29a <usbdc_request_handler+0x32>
		if (NULL != h->cb) {
    b27e:	6863      	ldr	r3, [r4, #4]
    b280:	2b00      	cmp	r3, #0
    b282:	d0fa      	beq.n	b27a <usbdc_request_handler+0x12>
			rc = h->cb(ep, req, stage);
    b284:	462a      	mov	r2, r5
    b286:	4631      	mov	r1, r6
    b288:	4638      	mov	r0, r7
    b28a:	4798      	blx	r3
			if (0 == rc) {
    b28c:	b138      	cbz	r0, b29e <usbdc_request_handler+0x36>
			} else if (ERR_NOT_FOUND != rc) {
    b28e:	f110 0f0a 	cmn.w	r0, #10
    b292:	d0f2      	beq.n	b27a <usbdc_request_handler+0x12>
				return -1;
    b294:	f04f 30ff 	mov.w	r0, #4294967295
}
    b298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    b29a:	2000      	movs	r0, #0
    b29c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    b29e:	2001      	movs	r0, #1
    b2a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b2a2:	bf00      	nop
    b2a4:	20000ecc 	.word	0x20000ecc

0000b2a8 <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    b2a8:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    b2aa:	4b06      	ldr	r3, [pc, #24]	; (b2c4 <usbd_sof_cb+0x1c>)
    b2ac:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
    b2ae:	b91c      	cbnz	r4, b2b8 <usbd_sof_cb+0x10>
    b2b0:	bd10      	pop	{r4, pc}
		sof = sof->next;
    b2b2:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    b2b4:	2c00      	cmp	r4, #0
    b2b6:	d0fb      	beq.n	b2b0 <usbd_sof_cb+0x8>
		if (NULL != sof->cb) {
    b2b8:	6863      	ldr	r3, [r4, #4]
    b2ba:	2b00      	cmp	r3, #0
    b2bc:	d0f9      	beq.n	b2b2 <usbd_sof_cb+0xa>
			sof->cb();
    b2be:	4798      	blx	r3
    b2c0:	e7f7      	b.n	b2b2 <usbd_sof_cb+0xa>
    b2c2:	bf00      	nop
    b2c4:	20000ecc 	.word	0x20000ecc

0000b2c8 <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    b2c8:	b510      	push	{r4, lr}
    b2ca:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
    b2cc:	b119      	cbz	r1, b2d6 <usbdc_cb_ctl_done+0xe>
    b2ce:	2901      	cmp	r1, #1
    b2d0:	d026      	beq.n	b320 <usbdc_cb_ctl_done+0x58>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
    b2d2:	2000      	movs	r0, #0
    b2d4:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    b2d6:	7813      	ldrb	r3, [r2, #0]
    b2d8:	2b00      	cmp	r3, #0
    b2da:	d1fa      	bne.n	b2d2 <usbdc_cb_ctl_done+0xa>
	switch (req->bRequest) {
    b2dc:	7853      	ldrb	r3, [r2, #1]
    b2de:	2b05      	cmp	r3, #5
    b2e0:	d00f      	beq.n	b302 <usbdc_cb_ctl_done+0x3a>
    b2e2:	2b09      	cmp	r3, #9
    b2e4:	d1f5      	bne.n	b2d2 <usbdc_cb_ctl_done+0xa>
		usbdc.cfg_value = req->wValue;
    b2e6:	8852      	ldrh	r2, [r2, #2]
    b2e8:	4b10      	ldr	r3, [pc, #64]	; (b32c <usbdc_cb_ctl_done+0x64>)
    b2ea:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    b2ec:	8863      	ldrh	r3, [r4, #2]
    b2ee:	2b00      	cmp	r3, #0
    b2f0:	bf14      	ite	ne
    b2f2:	2104      	movne	r1, #4
    b2f4:	2103      	moveq	r1, #3
    b2f6:	4b0d      	ldr	r3, [pc, #52]	; (b32c <usbdc_cb_ctl_done+0x64>)
    b2f8:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    b2fa:	2001      	movs	r0, #1
    b2fc:	4b0c      	ldr	r3, [pc, #48]	; (b330 <usbdc_cb_ctl_done+0x68>)
    b2fe:	4798      	blx	r3
    b300:	e7e7      	b.n	b2d2 <usbdc_cb_ctl_done+0xa>
		usbdc_set_address(req->wValue);
    b302:	8850      	ldrh	r0, [r2, #2]
	usb_d_set_address(addr);
    b304:	b2c0      	uxtb	r0, r0
    b306:	4b0b      	ldr	r3, [pc, #44]	; (b334 <usbdc_cb_ctl_done+0x6c>)
    b308:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    b30a:	8863      	ldrh	r3, [r4, #2]
    b30c:	2b00      	cmp	r3, #0
    b30e:	bf14      	ite	ne
    b310:	2103      	movne	r1, #3
    b312:	2102      	moveq	r1, #2
    b314:	4b05      	ldr	r3, [pc, #20]	; (b32c <usbdc_cb_ctl_done+0x64>)
    b316:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    b318:	2001      	movs	r0, #1
    b31a:	4b05      	ldr	r3, [pc, #20]	; (b330 <usbdc_cb_ctl_done+0x68>)
    b31c:	4798      	blx	r3
    b31e:	e7d8      	b.n	b2d2 <usbdc_cb_ctl_done+0xa>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    b320:	2201      	movs	r2, #1
    b322:	4621      	mov	r1, r4
    b324:	2000      	movs	r0, #0
    b326:	4b04      	ldr	r3, [pc, #16]	; (b338 <usbdc_cb_ctl_done+0x70>)
    b328:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
    b32a:	e7d2      	b.n	b2d2 <usbdc_cb_ctl_done+0xa>
    b32c:	20000ecc 	.word	0x20000ecc
    b330:	0000b241 	.word	0x0000b241
    b334:	00005b25 	.word	0x00005b25
    b338:	0000b269 	.word	0x0000b269

0000b33c <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    b33c:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    b33e:	4b0d      	ldr	r3, [pc, #52]	; (b374 <usbdc_reset+0x38>)
    b340:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    b342:	4d0d      	ldr	r5, [pc, #52]	; (b378 <usbdc_reset+0x3c>)
    b344:	2602      	movs	r6, #2
    b346:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    b348:	2400      	movs	r4, #0
    b34a:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    b34c:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    b34e:	4620      	mov	r0, r4
    b350:	4b0a      	ldr	r3, [pc, #40]	; (b37c <usbdc_reset+0x40>)
    b352:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    b354:	7f28      	ldrb	r0, [r5, #28]
    b356:	4b0a      	ldr	r3, [pc, #40]	; (b380 <usbdc_reset+0x44>)
    b358:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    b35a:	4a0a      	ldr	r2, [pc, #40]	; (b384 <usbdc_reset+0x48>)
    b35c:	4621      	mov	r1, r4
    b35e:	4620      	mov	r0, r4
    b360:	4d09      	ldr	r5, [pc, #36]	; (b388 <usbdc_reset+0x4c>)
    b362:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    b364:	4a09      	ldr	r2, [pc, #36]	; (b38c <usbdc_reset+0x50>)
    b366:	4631      	mov	r1, r6
    b368:	4620      	mov	r0, r4
    b36a:	47a8      	blx	r5
	usb_d_ep_enable(0);
    b36c:	4620      	mov	r0, r4
    b36e:	4b08      	ldr	r3, [pc, #32]	; (b390 <usbdc_reset+0x54>)
    b370:	4798      	blx	r3
    b372:	bd70      	pop	{r4, r5, r6, pc}
    b374:	0000b21d 	.word	0x0000b21d
    b378:	20000ecc 	.word	0x20000ecc
    b37c:	00005b99 	.word	0x00005b99
    b380:	00005b85 	.word	0x00005b85
    b384:	0000b3d5 	.word	0x0000b3d5
    b388:	00005d99 	.word	0x00005d99
    b38c:	0000b2c9 	.word	0x0000b2c9
    b390:	00005bc5 	.word	0x00005bc5

0000b394 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    b394:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    b396:	b110      	cbz	r0, b39e <usbd_event_cb+0xa>
    b398:	2801      	cmp	r0, #1
    b39a:	d004      	beq.n	b3a6 <usbd_event_cb+0x12>
    b39c:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    b39e:	2000      	movs	r0, #0
    b3a0:	4b02      	ldr	r3, [pc, #8]	; (b3ac <usbd_event_cb+0x18>)
    b3a2:	4798      	blx	r3
		break;
    b3a4:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    b3a6:	4b02      	ldr	r3, [pc, #8]	; (b3b0 <usbd_event_cb+0x1c>)
    b3a8:	4798      	blx	r3
    b3aa:	bd08      	pop	{r3, pc}
    b3ac:	0000b241 	.word	0x0000b241
    b3b0:	0000b33d 	.word	0x0000b33d

0000b3b4 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    b3b4:	b500      	push	{lr}
    b3b6:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    b3b8:	9101      	str	r1, [sp, #4]
    b3ba:	9202      	str	r2, [sp, #8]
    b3bc:	f88d 000c 	strb.w	r0, [sp, #12]
    b3c0:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    b3c4:	a801      	add	r0, sp, #4
    b3c6:	4b02      	ldr	r3, [pc, #8]	; (b3d0 <usbdc_xfer+0x1c>)
    b3c8:	4798      	blx	r3
}
    b3ca:	b005      	add	sp, #20
    b3cc:	f85d fb04 	ldr.w	pc, [sp], #4
    b3d0:	00005c11 	.word	0x00005c11

0000b3d4 <usbdc_cb_ctl_req>:
{
    b3d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b3d8:	b083      	sub	sp, #12
    b3da:	4605      	mov	r5, r0
    b3dc:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    b3de:	2200      	movs	r2, #0
    b3e0:	4b9b      	ldr	r3, [pc, #620]	; (b650 <usbdc_cb_ctl_req+0x27c>)
    b3e2:	4798      	blx	r3
    b3e4:	f1b0 3fff 	cmp.w	r0, #4294967295
    b3e8:	d00b      	beq.n	b402 <usbdc_cb_ctl_req+0x2e>
    b3ea:	2801      	cmp	r0, #1
    b3ec:	f000 81e3 	beq.w	b7b6 <usbdc_cb_ctl_req+0x3e2>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    b3f0:	7823      	ldrb	r3, [r4, #0]
    b3f2:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
    b3f6:	d008      	beq.n	b40a <usbdc_cb_ctl_req+0x36>
    b3f8:	2a80      	cmp	r2, #128	; 0x80
    b3fa:	f000 80f4 	beq.w	b5e6 <usbdc_cb_ctl_req+0x212>
		return false;
    b3fe:	2000      	movs	r0, #0
    b400:	e000      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return false;
    b402:	2000      	movs	r0, #0
}
    b404:	b003      	add	sp, #12
    b406:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	switch (req->bRequest) {
    b40a:	7862      	ldrb	r2, [r4, #1]
    b40c:	3a01      	subs	r2, #1
    b40e:	2a0a      	cmp	r2, #10
    b410:	f200 81d3 	bhi.w	b7ba <usbdc_cb_ctl_req+0x3e6>
    b414:	e8df f012 	tbh	[pc, r2, lsl #1]
    b418:	01d10060 	.word	0x01d10060
    b41c:	01d10076 	.word	0x01d10076
    b420:	01d1000b 	.word	0x01d1000b
    b424:	01d101d1 	.word	0x01d101d1
    b428:	01d10015 	.word	0x01d10015
    b42c:	008c      	.short	0x008c
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    b42e:	2301      	movs	r3, #1
    b430:	2200      	movs	r2, #0
    b432:	4611      	mov	r1, r2
    b434:	4628      	mov	r0, r5
    b436:	4c87      	ldr	r4, [pc, #540]	; (b654 <usbdc_cb_ctl_req+0x280>)
    b438:	47a0      	blx	r4
    b43a:	fab0 f080 	clz	r0, r0
    b43e:	0940      	lsrs	r0, r0, #5
    b440:	e7e0      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		if (!usbdc_set_config(req->wValue)) {
    b442:	8862      	ldrh	r2, [r4, #2]
    b444:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
    b446:	b1ca      	cbz	r2, b47c <usbdc_cb_ctl_req+0xa8>
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    b448:	4b83      	ldr	r3, [pc, #524]	; (b658 <usbdc_cb_ctl_req+0x284>)
    b44a:	681b      	ldr	r3, [r3, #0]
    b44c:	6859      	ldr	r1, [r3, #4]
    b44e:	6818      	ldr	r0, [r3, #0]
    b450:	4b82      	ldr	r3, [pc, #520]	; (b65c <usbdc_cb_ctl_req+0x288>)
    b452:	4798      	blx	r3
	if (NULL == cfg_desc) {
    b454:	2800      	cmp	r0, #0
    b456:	f000 81be 	beq.w	b7d6 <usbdc_cb_ctl_req+0x402>
	return (ptr[0] + (ptr[1] << 8));
    b45a:	78c2      	ldrb	r2, [r0, #3]
    b45c:	7881      	ldrb	r1, [r0, #2]
    b45e:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    b462:	fa10 f181 	uxtah	r1, r0, r1
    b466:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    b468:	2204      	movs	r2, #4
    b46a:	4b7d      	ldr	r3, [pc, #500]	; (b660 <usbdc_cb_ctl_req+0x28c>)
    b46c:	4798      	blx	r3
    b46e:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    b470:	b130      	cbz	r0, b480 <usbdc_cb_ctl_req+0xac>
    b472:	24ff      	movs	r4, #255	; 0xff
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    b474:	f8df 81e0 	ldr.w	r8, [pc, #480]	; b658 <usbdc_cb_ctl_req+0x284>
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    b478:	4f79      	ldr	r7, [pc, #484]	; (b660 <usbdc_cb_ctl_req+0x28c>)
    b47a:	e018      	b.n	b4ae <usbdc_cb_ctl_req+0xda>
		usbdc_unconfig();
    b47c:	4b79      	ldr	r3, [pc, #484]	; (b664 <usbdc_cb_ctl_req+0x290>)
    b47e:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    b480:	2301      	movs	r3, #1
    b482:	2200      	movs	r2, #0
    b484:	4611      	mov	r1, r2
    b486:	4628      	mov	r0, r5
    b488:	4c72      	ldr	r4, [pc, #456]	; (b654 <usbdc_cb_ctl_req+0x280>)
    b48a:	47a0      	blx	r4
    b48c:	fab0 f080 	clz	r0, r0
    b490:	0940      	lsrs	r0, r0, #5
    b492:	e7b7      	b.n	b404 <usbdc_cb_ctl_req+0x30>
			last_iface = desc.sod[2];
    b494:	464c      	mov	r4, r9
    b496:	e000      	b.n	b49a <usbdc_cb_ctl_req+0xc6>
    b498:	464c      	mov	r4, r9
		desc.sod = usb_desc_next(desc.sod);
    b49a:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    b49c:	7803      	ldrb	r3, [r0, #0]
    b49e:	4418      	add	r0, r3
    b4a0:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    b4a2:	2204      	movs	r2, #4
    b4a4:	9901      	ldr	r1, [sp, #4]
    b4a6:	47b8      	blx	r7
    b4a8:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    b4aa:	2800      	cmp	r0, #0
    b4ac:	d0e8      	beq.n	b480 <usbdc_cb_ctl_req+0xac>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    b4ae:	f890 9002 	ldrb.w	r9, [r0, #2]
    b4b2:	45a1      	cmp	r9, r4
    b4b4:	d0f1      	beq.n	b49a <usbdc_cb_ctl_req+0xc6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    b4b6:	f8d8 4010 	ldr.w	r4, [r8, #16]
			while (NULL != func) {
    b4ba:	2c00      	cmp	r4, #0
    b4bc:	d0ea      	beq.n	b494 <usbdc_cb_ctl_req+0xc0>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    b4be:	2600      	movs	r6, #0
    b4c0:	6863      	ldr	r3, [r4, #4]
    b4c2:	466a      	mov	r2, sp
    b4c4:	4631      	mov	r1, r6
    b4c6:	4620      	mov	r0, r4
    b4c8:	4798      	blx	r3
    b4ca:	2800      	cmp	r0, #0
    b4cc:	d0e4      	beq.n	b498 <usbdc_cb_ctl_req+0xc4>
					func = func->next;
    b4ce:	6824      	ldr	r4, [r4, #0]
			while (NULL != func) {
    b4d0:	2c00      	cmp	r4, #0
    b4d2:	d1f5      	bne.n	b4c0 <usbdc_cb_ctl_req+0xec>
			last_iface = desc.sod[2];
    b4d4:	464c      	mov	r4, r9
    b4d6:	e7e0      	b.n	b49a <usbdc_cb_ctl_req+0xc6>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    b4d8:	f003 031f 	and.w	r3, r3, #31
    b4dc:	2b02      	cmp	r3, #2
    b4de:	f040 816e 	bne.w	b7be <usbdc_cb_ctl_req+0x3ea>
		if (req->wLength != 0) {
    b4e2:	88e3      	ldrh	r3, [r4, #6]
    b4e4:	b10b      	cbz	r3, b4ea <usbdc_cb_ctl_req+0x116>
			return false;
    b4e6:	2000      	movs	r0, #0
    b4e8:	e78c      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    b4ea:	88a0      	ldrh	r0, [r4, #4]
    b4ec:	2100      	movs	r1, #0
    b4ee:	b2c0      	uxtb	r0, r0
    b4f0:	4b5d      	ldr	r3, [pc, #372]	; (b668 <usbdc_cb_ctl_req+0x294>)
    b4f2:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    b4f4:	2301      	movs	r3, #1
    b4f6:	2200      	movs	r2, #0
    b4f8:	4611      	mov	r1, r2
    b4fa:	4628      	mov	r0, r5
    b4fc:	4c55      	ldr	r4, [pc, #340]	; (b654 <usbdc_cb_ctl_req+0x280>)
    b4fe:	47a0      	blx	r4
		return true;
    b500:	2001      	movs	r0, #1
    b502:	e77f      	b.n	b404 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    b504:	f003 031f 	and.w	r3, r3, #31
    b508:	2b02      	cmp	r3, #2
    b50a:	f040 815a 	bne.w	b7c2 <usbdc_cb_ctl_req+0x3ee>
		if (req->wLength != 0) {
    b50e:	88e3      	ldrh	r3, [r4, #6]
    b510:	b10b      	cbz	r3, b516 <usbdc_cb_ctl_req+0x142>
			return false;
    b512:	2000      	movs	r0, #0
    b514:	e776      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    b516:	88a0      	ldrh	r0, [r4, #4]
    b518:	2101      	movs	r1, #1
    b51a:	b2c0      	uxtb	r0, r0
    b51c:	4b52      	ldr	r3, [pc, #328]	; (b668 <usbdc_cb_ctl_req+0x294>)
    b51e:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    b520:	2301      	movs	r3, #1
    b522:	2200      	movs	r2, #0
    b524:	4611      	mov	r1, r2
    b526:	4628      	mov	r0, r5
    b528:	4c4a      	ldr	r4, [pc, #296]	; (b654 <usbdc_cb_ctl_req+0x280>)
    b52a:	47a0      	blx	r4
		return true;
    b52c:	2001      	movs	r0, #1
    b52e:	e769      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return usbdc_set_interface(req->wValue, req->wIndex);
    b530:	8866      	ldrh	r6, [r4, #2]
    b532:	88a4      	ldrh	r4, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    b534:	4a48      	ldr	r2, [pc, #288]	; (b658 <usbdc_cb_ctl_req+0x284>)
    b536:	6813      	ldr	r3, [r2, #0]
    b538:	7ed2      	ldrb	r2, [r2, #27]
    b53a:	6859      	ldr	r1, [r3, #4]
    b53c:	6818      	ldr	r0, [r3, #0]
    b53e:	4b47      	ldr	r3, [pc, #284]	; (b65c <usbdc_cb_ctl_req+0x288>)
    b540:	4798      	blx	r3
	if (NULL == ifc) {
    b542:	2800      	cmp	r0, #0
    b544:	d045      	beq.n	b5d2 <usbdc_cb_ctl_req+0x1fe>
	desc.sod = ifc;
    b546:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    b548:	78c2      	ldrb	r2, [r0, #3]
    b54a:	7881      	ldrb	r1, [r0, #2]
    b54c:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    b550:	fa10 f181 	uxtah	r1, r0, r1
    b554:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    b556:	2204      	movs	r2, #4
    b558:	4b41      	ldr	r3, [pc, #260]	; (b660 <usbdc_cb_ctl_req+0x28c>)
    b55a:	4798      	blx	r3
    b55c:	4603      	mov	r3, r0
    b55e:	2800      	cmp	r0, #0
    b560:	d039      	beq.n	b5d6 <usbdc_cb_ctl_req+0x202>
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    b562:	2704      	movs	r7, #4
    b564:	4d3e      	ldr	r5, [pc, #248]	; (b660 <usbdc_cb_ctl_req+0x28c>)
    b566:	e008      	b.n	b57a <usbdc_cb_ctl_req+0x1a6>
		desc.sod = usb_desc_next(desc.sod);
    b568:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    b56a:	7803      	ldrb	r3, [r0, #0]
    b56c:	4418      	add	r0, r3
    b56e:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    b570:	463a      	mov	r2, r7
    b572:	9901      	ldr	r1, [sp, #4]
    b574:	47a8      	blx	r5
		if (NULL == ifc) {
    b576:	4603      	mov	r3, r0
    b578:	b378      	cbz	r0, b5da <usbdc_cb_ctl_req+0x206>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    b57a:	789a      	ldrb	r2, [r3, #2]
    b57c:	42a2      	cmp	r2, r4
    b57e:	d1f3      	bne.n	b568 <usbdc_cb_ctl_req+0x194>
    b580:	78da      	ldrb	r2, [r3, #3]
    b582:	42b2      	cmp	r2, r6
    b584:	d1f0      	bne.n	b568 <usbdc_cb_ctl_req+0x194>
	desc.sod = ifc;
    b586:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    b588:	4b33      	ldr	r3, [pc, #204]	; (b658 <usbdc_cb_ctl_req+0x284>)
    b58a:	691d      	ldr	r5, [r3, #16]
	while (NULL != func) {
    b58c:	b33d      	cbz	r5, b5de <usbdc_cb_ctl_req+0x20a>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    b58e:	2701      	movs	r7, #1
    b590:	686b      	ldr	r3, [r5, #4]
    b592:	466a      	mov	r2, sp
    b594:	4639      	mov	r1, r7
    b596:	4628      	mov	r0, r5
    b598:	4798      	blx	r3
    b59a:	b120      	cbz	r0, b5a6 <usbdc_cb_ctl_req+0x1d2>
			func = func->next;
    b59c:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    b59e:	2d00      	cmp	r5, #0
    b5a0:	d1f6      	bne.n	b590 <usbdc_cb_ctl_req+0x1bc>
	return false;
    b5a2:	2000      	movs	r0, #0
    b5a4:	e72e      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    b5a6:	686b      	ldr	r3, [r5, #4]
    b5a8:	466a      	mov	r2, sp
    b5aa:	2100      	movs	r1, #0
    b5ac:	4628      	mov	r0, r5
    b5ae:	4798      	blx	r3
    b5b0:	b9b8      	cbnz	r0, b5e2 <usbdc_cb_ctl_req+0x20e>
			if (alt_set) {
    b5b2:	b136      	cbz	r6, b5c2 <usbdc_cb_ctl_req+0x1ee>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    b5b4:	4a28      	ldr	r2, [pc, #160]	; (b658 <usbdc_cb_ctl_req+0x284>)
    b5b6:	2301      	movs	r3, #1
    b5b8:	fa03 f404 	lsl.w	r4, r3, r4
    b5bc:	7f53      	ldrb	r3, [r2, #29]
    b5be:	4323      	orrs	r3, r4
    b5c0:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    b5c2:	2300      	movs	r3, #0
    b5c4:	461a      	mov	r2, r3
    b5c6:	4619      	mov	r1, r3
    b5c8:	4618      	mov	r0, r3
    b5ca:	4c22      	ldr	r4, [pc, #136]	; (b654 <usbdc_cb_ctl_req+0x280>)
    b5cc:	47a0      	blx	r4
			return true;
    b5ce:	2001      	movs	r0, #1
    b5d0:	e718      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return false;
    b5d2:	2000      	movs	r0, #0
    b5d4:	e716      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return false;
    b5d6:	2000      	movs	r0, #0
    b5d8:	e714      	b.n	b404 <usbdc_cb_ctl_req+0x30>
			return false;
    b5da:	2000      	movs	r0, #0
    b5dc:	e712      	b.n	b404 <usbdc_cb_ctl_req+0x30>
	return false;
    b5de:	2000      	movs	r0, #0
    b5e0:	e710      	b.n	b404 <usbdc_cb_ctl_req+0x30>
			return false;
    b5e2:	2000      	movs	r0, #0
    b5e4:	e70e      	b.n	b404 <usbdc_cb_ctl_req+0x30>
	switch (req->bRequest) {
    b5e6:	7862      	ldrb	r2, [r4, #1]
    b5e8:	2a0a      	cmp	r2, #10
    b5ea:	f200 80ec 	bhi.w	b7c6 <usbdc_cb_ctl_req+0x3f2>
    b5ee:	e8df f012 	tbh	[pc, r2, lsl #1]
    b5f2:	008e      	.short	0x008e
    b5f4:	00ea00ea 	.word	0x00ea00ea
    b5f8:	00ea00ea 	.word	0x00ea00ea
    b5fc:	000b00ea 	.word	0x000b00ea
    b600:	008200ea 	.word	0x008200ea
    b604:	00b200ea 	.word	0x00b200ea
	uint8_t type = (uint8_t)(req->wValue >> 8);
    b608:	8862      	ldrh	r2, [r4, #2]
	switch (type) {
    b60a:	0a13      	lsrs	r3, r2, #8
    b60c:	2b02      	cmp	r3, #2
    b60e:	d02d      	beq.n	b66c <usbdc_cb_ctl_req+0x298>
    b610:	2b03      	cmp	r3, #3
    b612:	d050      	beq.n	b6b6 <usbdc_cb_ctl_req+0x2e2>
    b614:	2b01      	cmp	r3, #1
    b616:	d001      	beq.n	b61c <usbdc_cb_ctl_req+0x248>
	return false;
    b618:	2000      	movs	r0, #0
    b61a:	e6f3      	b.n	b404 <usbdc_cb_ctl_req+0x30>
	uint16_t length   = req->wLength;
    b61c:	88e2      	ldrh	r2, [r4, #6]
    b61e:	2a12      	cmp	r2, #18
    b620:	bf28      	it	cs
    b622:	2212      	movcs	r2, #18
    b624:	4614      	mov	r4, r2
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    b626:	4b0c      	ldr	r3, [pc, #48]	; (b658 <usbdc_cb_ctl_req+0x284>)
    b628:	681b      	ldr	r3, [r3, #0]
    b62a:	2201      	movs	r2, #1
    b62c:	6859      	ldr	r1, [r3, #4]
    b62e:	6818      	ldr	r0, [r3, #0]
    b630:	4b0b      	ldr	r3, [pc, #44]	; (b660 <usbdc_cb_ctl_req+0x28c>)
    b632:	4798      	blx	r3
	if (!dev_desc) {
    b634:	4601      	mov	r1, r0
    b636:	2800      	cmp	r0, #0
    b638:	f000 80c7 	beq.w	b7ca <usbdc_cb_ctl_req+0x3f6>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    b63c:	2300      	movs	r3, #0
    b63e:	4622      	mov	r2, r4
    b640:	4628      	mov	r0, r5
    b642:	4c04      	ldr	r4, [pc, #16]	; (b654 <usbdc_cb_ctl_req+0x280>)
    b644:	47a0      	blx	r4
    b646:	fab0 f080 	clz	r0, r0
    b64a:	0940      	lsrs	r0, r0, #5
    b64c:	e6da      	b.n	b404 <usbdc_cb_ctl_req+0x30>
    b64e:	bf00      	nop
    b650:	0000b269 	.word	0x0000b269
    b654:	0000b3b5 	.word	0x0000b3b5
    b658:	20000ecc 	.word	0x20000ecc
    b65c:	0000b979 	.word	0x0000b979
    b660:	0000b8f9 	.word	0x0000b8f9
    b664:	0000b21d 	.word	0x0000b21d
    b668:	00005d31 	.word	0x00005d31
	uint16_t length   = req->wLength;
    b66c:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    b66e:	4b5b      	ldr	r3, [pc, #364]	; (b7dc <usbdc_cb_ctl_req+0x408>)
    b670:	7f1e      	ldrb	r6, [r3, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    b672:	681b      	ldr	r3, [r3, #0]
    b674:	3201      	adds	r2, #1
    b676:	b2d2      	uxtb	r2, r2
    b678:	6859      	ldr	r1, [r3, #4]
    b67a:	6818      	ldr	r0, [r3, #0]
    b67c:	4b58      	ldr	r3, [pc, #352]	; (b7e0 <usbdc_cb_ctl_req+0x40c>)
    b67e:	4798      	blx	r3
	if (NULL == cfg_desc) {
    b680:	4601      	mov	r1, r0
    b682:	2800      	cmp	r0, #0
    b684:	f000 80a3 	beq.w	b7ce <usbdc_cb_ctl_req+0x3fa>
	return (ptr[0] + (ptr[1] << 8));
    b688:	78c3      	ldrb	r3, [r0, #3]
    b68a:	7882      	ldrb	r2, [r0, #2]
    b68c:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    b690:	b292      	uxth	r2, r2
	if (length <= total_len) {
    b692:	4294      	cmp	r4, r2
    b694:	d90d      	bls.n	b6b2 <usbdc_cb_ctl_req+0x2de>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    b696:	3e01      	subs	r6, #1
    b698:	4226      	tst	r6, r4
    b69a:	bf0c      	ite	eq
    b69c:	2301      	moveq	r3, #1
    b69e:	2300      	movne	r3, #0
		length = total_len;
    b6a0:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    b6a2:	4622      	mov	r2, r4
    b6a4:	4628      	mov	r0, r5
    b6a6:	4c4f      	ldr	r4, [pc, #316]	; (b7e4 <usbdc_cb_ctl_req+0x410>)
    b6a8:	47a0      	blx	r4
    b6aa:	fab0 f080 	clz	r0, r0
    b6ae:	0940      	lsrs	r0, r0, #5
    b6b0:	e6a8      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    b6b2:	2300      	movs	r3, #0
    b6b4:	e7f5      	b.n	b6a2 <usbdc_cb_ctl_req+0x2ce>
	uint16_t length   = req->wLength;
    b6b6:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    b6b8:	4b48      	ldr	r3, [pc, #288]	; (b7dc <usbdc_cb_ctl_req+0x408>)
    b6ba:	7f1e      	ldrb	r6, [r3, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    b6bc:	681b      	ldr	r3, [r3, #0]
    b6be:	b2d2      	uxtb	r2, r2
    b6c0:	6859      	ldr	r1, [r3, #4]
    b6c2:	6818      	ldr	r0, [r3, #0]
    b6c4:	4b48      	ldr	r3, [pc, #288]	; (b7e8 <usbdc_cb_ctl_req+0x414>)
    b6c6:	4798      	blx	r3
	if (NULL == str_desc) {
    b6c8:	4601      	mov	r1, r0
    b6ca:	2800      	cmp	r0, #0
    b6cc:	f000 8081 	beq.w	b7d2 <usbdc_cb_ctl_req+0x3fe>
	if (length <= str_desc[0]) {
    b6d0:	7802      	ldrb	r2, [r0, #0]
    b6d2:	4294      	cmp	r4, r2
    b6d4:	d90d      	bls.n	b6f2 <usbdc_cb_ctl_req+0x31e>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    b6d6:	3e01      	subs	r6, #1
    b6d8:	4226      	tst	r6, r4
    b6da:	bf0c      	ite	eq
    b6dc:	2301      	moveq	r3, #1
    b6de:	2300      	movne	r3, #0
		length = str_desc[0];
    b6e0:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    b6e2:	4622      	mov	r2, r4
    b6e4:	4628      	mov	r0, r5
    b6e6:	4c3f      	ldr	r4, [pc, #252]	; (b7e4 <usbdc_cb_ctl_req+0x410>)
    b6e8:	47a0      	blx	r4
    b6ea:	fab0 f080 	clz	r0, r0
    b6ee:	0940      	lsrs	r0, r0, #5
    b6f0:	e688      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    b6f2:	2300      	movs	r3, #0
    b6f4:	e7f5      	b.n	b6e2 <usbdc_cb_ctl_req+0x30e>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    b6f6:	4939      	ldr	r1, [pc, #228]	; (b7dc <usbdc_cb_ctl_req+0x408>)
    b6f8:	694b      	ldr	r3, [r1, #20]
    b6fa:	7eca      	ldrb	r2, [r1, #27]
    b6fc:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    b6fe:	2300      	movs	r3, #0
    b700:	2201      	movs	r2, #1
    b702:	6949      	ldr	r1, [r1, #20]
    b704:	4628      	mov	r0, r5
    b706:	4c37      	ldr	r4, [pc, #220]	; (b7e4 <usbdc_cb_ctl_req+0x410>)
    b708:	47a0      	blx	r4
		return true;
    b70a:	2001      	movs	r0, #1
    b70c:	e67a      	b.n	b404 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    b70e:	f003 031f 	and.w	r3, r3, #31
    b712:	2b01      	cmp	r3, #1
    b714:	d903      	bls.n	b71e <usbdc_cb_ctl_req+0x34a>
    b716:	2b02      	cmp	r3, #2
    b718:	d010      	beq.n	b73c <usbdc_cb_ctl_req+0x368>
		return false;
    b71a:	2000      	movs	r0, #0
    b71c:	e672      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		st = 0;
    b71e:	2300      	movs	r3, #0
    b720:	9300      	str	r3, [sp, #0]
	memcpy(usbdc.ctrl_buf, &st, 2);
    b722:	492e      	ldr	r1, [pc, #184]	; (b7dc <usbdc_cb_ctl_req+0x408>)
    b724:	694b      	ldr	r3, [r1, #20]
    b726:	f8bd 2000 	ldrh.w	r2, [sp]
    b72a:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    b72c:	2300      	movs	r3, #0
    b72e:	2202      	movs	r2, #2
    b730:	6949      	ldr	r1, [r1, #20]
    b732:	4628      	mov	r0, r5
    b734:	4c2b      	ldr	r4, [pc, #172]	; (b7e4 <usbdc_cb_ctl_req+0x410>)
    b736:	47a0      	blx	r4
	return true;
    b738:	2001      	movs	r0, #1
    b73a:	e663      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    b73c:	88a0      	ldrh	r0, [r4, #4]
    b73e:	2102      	movs	r1, #2
    b740:	b2c0      	uxtb	r0, r0
    b742:	4b2a      	ldr	r3, [pc, #168]	; (b7ec <usbdc_cb_ctl_req+0x418>)
    b744:	4798      	blx	r3
		if (st < 0) {
    b746:	2800      	cmp	r0, #0
    b748:	db03      	blt.n	b752 <usbdc_cb_ctl_req+0x37e>
		st = st & 0x1;
    b74a:	f000 0001 	and.w	r0, r0, #1
    b74e:	9000      	str	r0, [sp, #0]
    b750:	e7e7      	b.n	b722 <usbdc_cb_ctl_req+0x34e>
			return false;
    b752:	2000      	movs	r0, #0
    b754:	e656      	b.n	b404 <usbdc_cb_ctl_req+0x30>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    b756:	4b21      	ldr	r3, [pc, #132]	; (b7dc <usbdc_cb_ctl_req+0x408>)
    b758:	7f5b      	ldrb	r3, [r3, #29]
    b75a:	88a2      	ldrh	r2, [r4, #4]
    b75c:	4113      	asrs	r3, r2
    b75e:	f013 0f01 	tst.w	r3, #1
    b762:	d012      	beq.n	b78a <usbdc_cb_ctl_req+0x3b6>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    b764:	4b1d      	ldr	r3, [pc, #116]	; (b7dc <usbdc_cb_ctl_req+0x408>)
    b766:	691d      	ldr	r5, [r3, #16]
	return false;
    b768:	2000      	movs	r0, #0
	while (NULL != func) {
    b76a:	2d00      	cmp	r5, #0
    b76c:	f43f ae4a 	beq.w	b404 <usbdc_cb_ctl_req+0x30>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    b770:	2602      	movs	r6, #2
    b772:	686b      	ldr	r3, [r5, #4]
    b774:	4622      	mov	r2, r4
    b776:	4631      	mov	r1, r6
    b778:	4628      	mov	r0, r5
    b77a:	4798      	blx	r3
    b77c:	2800      	cmp	r0, #0
    b77e:	da0f      	bge.n	b7a0 <usbdc_cb_ctl_req+0x3cc>
			func = func->next;
    b780:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    b782:	2d00      	cmp	r5, #0
    b784:	d1f5      	bne.n	b772 <usbdc_cb_ctl_req+0x39e>
	return false;
    b786:	2000      	movs	r0, #0
    b788:	e63c      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		usbdc.ctrl_buf[0] = 0;
    b78a:	4914      	ldr	r1, [pc, #80]	; (b7dc <usbdc_cb_ctl_req+0x408>)
    b78c:	694b      	ldr	r3, [r1, #20]
    b78e:	2000      	movs	r0, #0
    b790:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    b792:	4603      	mov	r3, r0
    b794:	2201      	movs	r2, #1
    b796:	6949      	ldr	r1, [r1, #20]
    b798:	4c12      	ldr	r4, [pc, #72]	; (b7e4 <usbdc_cb_ctl_req+0x410>)
    b79a:	47a0      	blx	r4
		return true;
    b79c:	2001      	movs	r0, #1
    b79e:	e631      	b.n	b404 <usbdc_cb_ctl_req+0x30>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    b7a0:	490e      	ldr	r1, [pc, #56]	; (b7dc <usbdc_cb_ctl_req+0x408>)
    b7a2:	694b      	ldr	r3, [r1, #20]
    b7a4:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    b7a6:	2300      	movs	r3, #0
    b7a8:	2201      	movs	r2, #1
    b7aa:	6949      	ldr	r1, [r1, #20]
    b7ac:	4618      	mov	r0, r3
    b7ae:	4c0d      	ldr	r4, [pc, #52]	; (b7e4 <usbdc_cb_ctl_req+0x410>)
    b7b0:	47a0      	blx	r4
			return true;
    b7b2:	2001      	movs	r0, #1
    b7b4:	e626      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return true;
    b7b6:	2001      	movs	r0, #1
    b7b8:	e624      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return false;
    b7ba:	2000      	movs	r0, #0
    b7bc:	e622      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return false;
    b7be:	2000      	movs	r0, #0
    b7c0:	e620      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return false;
    b7c2:	2000      	movs	r0, #0
    b7c4:	e61e      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return false;
    b7c6:	2000      	movs	r0, #0
    b7c8:	e61c      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return false;
    b7ca:	2000      	movs	r0, #0
    b7cc:	e61a      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return false;
    b7ce:	2000      	movs	r0, #0
    b7d0:	e618      	b.n	b404 <usbdc_cb_ctl_req+0x30>
		return false;
    b7d2:	2000      	movs	r0, #0
    b7d4:	e616      	b.n	b404 <usbdc_cb_ctl_req+0x30>
			return false;
    b7d6:	2000      	movs	r0, #0
    b7d8:	e614      	b.n	b404 <usbdc_cb_ctl_req+0x30>
    b7da:	bf00      	nop
    b7dc:	20000ecc 	.word	0x20000ecc
    b7e0:	0000b979 	.word	0x0000b979
    b7e4:	0000b3b5 	.word	0x0000b3b5
    b7e8:	0000b9e1 	.word	0x0000b9e1
    b7ec:	00005d31 	.word	0x00005d31

0000b7f0 <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    b7f0:	b508      	push	{r3, lr}
	switch (type) {
    b7f2:	2801      	cmp	r0, #1
    b7f4:	d007      	beq.n	b806 <usbdc_register_handler+0x16>
    b7f6:	b110      	cbz	r0, b7fe <usbdc_register_handler+0xe>
    b7f8:	2802      	cmp	r0, #2
    b7fa:	d008      	beq.n	b80e <usbdc_register_handler+0x1e>
    b7fc:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    b7fe:	4806      	ldr	r0, [pc, #24]	; (b818 <usbdc_register_handler+0x28>)
    b800:	4b06      	ldr	r3, [pc, #24]	; (b81c <usbdc_register_handler+0x2c>)
    b802:	4798      	blx	r3
		break;
    b804:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    b806:	4806      	ldr	r0, [pc, #24]	; (b820 <usbdc_register_handler+0x30>)
    b808:	4b04      	ldr	r3, [pc, #16]	; (b81c <usbdc_register_handler+0x2c>)
    b80a:	4798      	blx	r3
		break;
    b80c:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    b80e:	4805      	ldr	r0, [pc, #20]	; (b824 <usbdc_register_handler+0x34>)
    b810:	4b02      	ldr	r3, [pc, #8]	; (b81c <usbdc_register_handler+0x2c>)
    b812:	4798      	blx	r3
    b814:	bd08      	pop	{r3, pc}
    b816:	bf00      	nop
    b818:	20000ed0 	.word	0x20000ed0
    b81c:	00005e41 	.word	0x00005e41
    b820:	20000ed4 	.word	0x20000ed4
    b824:	20000ed8 	.word	0x20000ed8

0000b828 <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    b828:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    b82a:	4605      	mov	r5, r0
    b82c:	f240 3255 	movw	r2, #853	; 0x355
    b830:	490c      	ldr	r1, [pc, #48]	; (b864 <usbdc_init+0x3c>)
    b832:	3000      	adds	r0, #0
    b834:	bf18      	it	ne
    b836:	2001      	movne	r0, #1
    b838:	4b0b      	ldr	r3, [pc, #44]	; (b868 <usbdc_init+0x40>)
    b83a:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    b83c:	4b0b      	ldr	r3, [pc, #44]	; (b86c <usbdc_init+0x44>)
    b83e:	4798      	blx	r3
	if (rc < 0) {
    b840:	2800      	cmp	r0, #0
    b842:	db0e      	blt.n	b862 <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    b844:	4c0a      	ldr	r4, [pc, #40]	; (b870 <usbdc_init+0x48>)
    b846:	2220      	movs	r2, #32
    b848:	2100      	movs	r1, #0
    b84a:	4620      	mov	r0, r4
    b84c:	4b09      	ldr	r3, [pc, #36]	; (b874 <usbdc_init+0x4c>)
    b84e:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    b850:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    b852:	4909      	ldr	r1, [pc, #36]	; (b878 <usbdc_init+0x50>)
    b854:	2000      	movs	r0, #0
    b856:	4c09      	ldr	r4, [pc, #36]	; (b87c <usbdc_init+0x54>)
    b858:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    b85a:	4909      	ldr	r1, [pc, #36]	; (b880 <usbdc_init+0x58>)
    b85c:	2001      	movs	r0, #1
    b85e:	47a0      	blx	r4

	return 0;
    b860:	2000      	movs	r0, #0
}
    b862:	bd38      	pop	{r3, r4, r5, pc}
    b864:	0000e4fc 	.word	0x0000e4fc
    b868:	00005de5 	.word	0x00005de5
    b86c:	00005a8d 	.word	0x00005a8d
    b870:	20000ecc 	.word	0x20000ecc
    b874:	0000c3c7 	.word	0x0000c3c7
    b878:	0000b2a9 	.word	0x0000b2a9
    b87c:	00005af5 	.word	0x00005af5
    b880:	0000b395 	.word	0x0000b395

0000b884 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    b884:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    b886:	4601      	mov	r1, r0
    b888:	4801      	ldr	r0, [pc, #4]	; (b890 <usbdc_register_function+0xc>)
    b88a:	4b02      	ldr	r3, [pc, #8]	; (b894 <usbdc_register_function+0x10>)
    b88c:	4798      	blx	r3
    b88e:	bd08      	pop	{r3, pc}
    b890:	20000edc 	.word	0x20000edc
    b894:	00005e41 	.word	0x00005e41

0000b898 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    b898:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    b89a:	4b0a      	ldr	r3, [pc, #40]	; (b8c4 <usbdc_start+0x2c>)
    b89c:	7e9b      	ldrb	r3, [r3, #26]
    b89e:	b95b      	cbnz	r3, b8b8 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    b8a0:	b168      	cbz	r0, b8be <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    b8a2:	4b08      	ldr	r3, [pc, #32]	; (b8c4 <usbdc_start+0x2c>)
    b8a4:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    b8a6:	6802      	ldr	r2, [r0, #0]
    b8a8:	79d2      	ldrb	r2, [r2, #7]
    b8aa:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    b8ac:	2201      	movs	r2, #1
    b8ae:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    b8b0:	4b05      	ldr	r3, [pc, #20]	; (b8c8 <usbdc_start+0x30>)
    b8b2:	4798      	blx	r3
	return ERR_NONE;
    b8b4:	2000      	movs	r0, #0
    b8b6:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    b8b8:	f06f 0003 	mvn.w	r0, #3
    b8bc:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    b8be:	f06f 0008 	mvn.w	r0, #8
}
    b8c2:	bd08      	pop	{r3, pc}
    b8c4:	20000ecc 	.word	0x20000ecc
    b8c8:	00005b01 	.word	0x00005b01

0000b8cc <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    b8cc:	b508      	push	{r3, lr}
	usb_d_attach();
    b8ce:	4b01      	ldr	r3, [pc, #4]	; (b8d4 <usbdc_attach+0x8>)
    b8d0:	4798      	blx	r3
    b8d2:	bd08      	pop	{r3, pc}
    b8d4:	00005b0d 	.word	0x00005b0d

0000b8d8 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    b8d8:	4b01      	ldr	r3, [pc, #4]	; (b8e0 <usbdc_get_ctrl_buffer+0x8>)
    b8da:	6958      	ldr	r0, [r3, #20]
    b8dc:	4770      	bx	lr
    b8de:	bf00      	nop
    b8e0:	20000ecc 	.word	0x20000ecc

0000b8e4 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    b8e4:	4b03      	ldr	r3, [pc, #12]	; (b8f4 <usbdc_get_state+0x10>)
    b8e6:	7e98      	ldrb	r0, [r3, #26]
    b8e8:	f000 0310 	and.w	r3, r0, #16
		return USBD_S_SUSPEND;
    b8ec:	2b00      	cmp	r3, #0
	}
	return usbdc.state;
}
    b8ee:	bf18      	it	ne
    b8f0:	2010      	movne	r0, #16
    b8f2:	4770      	bx	lr
    b8f4:	20000ecc 	.word	0x20000ecc

0000b8f8 <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    b8f8:	4288      	cmp	r0, r1
    b8fa:	d214      	bcs.n	b926 <usb_find_desc+0x2e>
	return desc[0];
    b8fc:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    b8fe:	2b01      	cmp	r3, #1
    b900:	d913      	bls.n	b92a <usb_find_desc+0x32>
{
    b902:	b410      	push	{r4}
		if (type == usb_desc_type(desc)) {
    b904:	7844      	ldrb	r4, [r0, #1]
    b906:	4294      	cmp	r4, r2
    b908:	d00a      	beq.n	b920 <usb_find_desc+0x28>
	return (desc + usb_desc_len(desc));
    b90a:	4418      	add	r0, r3
	while (desc < eof) {
    b90c:	4281      	cmp	r1, r0
    b90e:	d906      	bls.n	b91e <usb_find_desc+0x26>
	return desc[0];
    b910:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    b912:	2b01      	cmp	r3, #1
    b914:	d90b      	bls.n	b92e <usb_find_desc+0x36>
	return desc[1];
    b916:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    b918:	4294      	cmp	r4, r2
    b91a:	d1f6      	bne.n	b90a <usb_find_desc+0x12>
    b91c:	e000      	b.n	b920 <usb_find_desc+0x28>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    b91e:	2000      	movs	r0, #0
}
    b920:	f85d 4b04 	ldr.w	r4, [sp], #4
    b924:	4770      	bx	lr
	return NULL;
    b926:	2000      	movs	r0, #0
    b928:	4770      	bx	lr
		_desc_len_check();
    b92a:	2000      	movs	r0, #0
    b92c:	4770      	bx	lr
    b92e:	2000      	movs	r0, #0
    b930:	e7f6      	b.n	b920 <usb_find_desc+0x28>

0000b932 <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    b932:	4288      	cmp	r0, r1
    b934:	d216      	bcs.n	b964 <usb_find_ep_desc+0x32>
	return desc[0];
    b936:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    b938:	2b01      	cmp	r3, #1
    b93a:	d915      	bls.n	b968 <usb_find_ep_desc+0x36>
	return desc[1];
    b93c:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    b93e:	2a04      	cmp	r2, #4
    b940:	d014      	beq.n	b96c <usb_find_ep_desc+0x3a>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    b942:	2a05      	cmp	r2, #5
    b944:	d00b      	beq.n	b95e <usb_find_ep_desc+0x2c>
	return (desc + usb_desc_len(desc));
    b946:	4418      	add	r0, r3
	while (desc < eof) {
    b948:	4281      	cmp	r1, r0
    b94a:	d909      	bls.n	b960 <usb_find_ep_desc+0x2e>
	return desc[0];
    b94c:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    b94e:	2b01      	cmp	r3, #1
    b950:	d90e      	bls.n	b970 <usb_find_ep_desc+0x3e>
	return desc[1];
    b952:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    b954:	2a04      	cmp	r2, #4
    b956:	d00d      	beq.n	b974 <usb_find_ep_desc+0x42>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    b958:	2a05      	cmp	r2, #5
    b95a:	d1f4      	bne.n	b946 <usb_find_ep_desc+0x14>
    b95c:	e00b      	b.n	b976 <usb_find_ep_desc+0x44>
    b95e:	4770      	bx	lr
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    b960:	2000      	movs	r0, #0
    b962:	4770      	bx	lr
    b964:	2000      	movs	r0, #0
    b966:	4770      	bx	lr
		_desc_len_check();
    b968:	2000      	movs	r0, #0
    b96a:	4770      	bx	lr
	return NULL;
    b96c:	2000      	movs	r0, #0
    b96e:	4770      	bx	lr
		_desc_len_check();
    b970:	2000      	movs	r0, #0
    b972:	4770      	bx	lr
	return NULL;
    b974:	2000      	movs	r0, #0
}
    b976:	4770      	bx	lr

0000b978 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    b978:	b538      	push	{r3, r4, r5, lr}
    b97a:	460c      	mov	r4, r1
    b97c:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    b97e:	2202      	movs	r2, #2
    b980:	4b16      	ldr	r3, [pc, #88]	; (b9dc <usb_find_cfg_desc+0x64>)
    b982:	4798      	blx	r3
	if (!desc) {
    b984:	4603      	mov	r3, r0
    b986:	b1e8      	cbz	r0, b9c4 <usb_find_cfg_desc+0x4c>
		return NULL;
	}
	while (desc < eof) {
    b988:	4284      	cmp	r4, r0
    b98a:	d91d      	bls.n	b9c8 <usb_find_cfg_desc+0x50>
		_desc_len_check();
    b98c:	7802      	ldrb	r2, [r0, #0]
    b98e:	2a01      	cmp	r2, #1
    b990:	d91c      	bls.n	b9cc <usb_find_cfg_desc+0x54>
		if (desc[1] != USB_DT_CONFIG) {
    b992:	7842      	ldrb	r2, [r0, #1]
    b994:	2a02      	cmp	r2, #2
    b996:	d11b      	bne.n	b9d0 <usb_find_cfg_desc+0x58>
			break;
		}
		if (desc[5] == cfg_value) {
    b998:	7942      	ldrb	r2, [r0, #5]
    b99a:	42aa      	cmp	r2, r5
    b99c:	d012      	beq.n	b9c4 <usb_find_cfg_desc+0x4c>
	return (ptr[0] + (ptr[1] << 8));
    b99e:	78d9      	ldrb	r1, [r3, #3]
    b9a0:	789a      	ldrb	r2, [r3, #2]
    b9a2:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    b9a6:	fa13 f382 	uxtah	r3, r3, r2
	while (desc < eof) {
    b9aa:	429c      	cmp	r4, r3
    b9ac:	d909      	bls.n	b9c2 <usb_find_cfg_desc+0x4a>
		_desc_len_check();
    b9ae:	781a      	ldrb	r2, [r3, #0]
    b9b0:	2a01      	cmp	r2, #1
    b9b2:	d90f      	bls.n	b9d4 <usb_find_cfg_desc+0x5c>
		if (desc[1] != USB_DT_CONFIG) {
    b9b4:	785a      	ldrb	r2, [r3, #1]
    b9b6:	2a02      	cmp	r2, #2
    b9b8:	d10e      	bne.n	b9d8 <usb_find_cfg_desc+0x60>
		if (desc[5] == cfg_value) {
    b9ba:	795a      	ldrb	r2, [r3, #5]
    b9bc:	42aa      	cmp	r2, r5
    b9be:	d1ee      	bne.n	b99e <usb_find_cfg_desc+0x26>
    b9c0:	e000      	b.n	b9c4 <usb_find_cfg_desc+0x4c>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    b9c2:	2300      	movs	r3, #0
}
    b9c4:	4618      	mov	r0, r3
    b9c6:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
    b9c8:	2300      	movs	r3, #0
    b9ca:	e7fb      	b.n	b9c4 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    b9cc:	2300      	movs	r3, #0
    b9ce:	e7f9      	b.n	b9c4 <usb_find_cfg_desc+0x4c>
	return NULL;
    b9d0:	2300      	movs	r3, #0
    b9d2:	e7f7      	b.n	b9c4 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    b9d4:	2300      	movs	r3, #0
    b9d6:	e7f5      	b.n	b9c4 <usb_find_cfg_desc+0x4c>
	return NULL;
    b9d8:	2300      	movs	r3, #0
    b9da:	e7f3      	b.n	b9c4 <usb_find_cfg_desc+0x4c>
    b9dc:	0000b8f9 	.word	0x0000b8f9

0000b9e0 <usb_find_str_desc>:
{
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    b9e0:	4288      	cmp	r0, r1
    b9e2:	d217      	bcs.n	ba14 <usb_find_str_desc+0x34>
{
    b9e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b9e8:	460d      	mov	r5, r1
    b9ea:	4616      	mov	r6, r2
	for (i = 0; desc < eof;) {
    b9ec:	2400      	movs	r4, #0
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    b9ee:	f04f 0803 	mov.w	r8, #3
    b9f2:	4f0c      	ldr	r7, [pc, #48]	; (ba24 <usb_find_str_desc+0x44>)
    b9f4:	4642      	mov	r2, r8
    b9f6:	4629      	mov	r1, r5
    b9f8:	47b8      	blx	r7
		if (desc) {
    b9fa:	4603      	mov	r3, r0
    b9fc:	b170      	cbz	r0, ba1c <usb_find_str_desc+0x3c>
	return desc[0];
    b9fe:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    ba00:	2801      	cmp	r0, #1
    ba02:	d90a      	bls.n	ba1a <usb_find_str_desc+0x3a>
			if (i == str_index) {
    ba04:	42a6      	cmp	r6, r4
    ba06:	d009      	beq.n	ba1c <usb_find_str_desc+0x3c>
	return (desc + usb_desc_len(desc));
    ba08:	4418      	add	r0, r3
    ba0a:	3401      	adds	r4, #1
	for (i = 0; desc < eof;) {
    ba0c:	4285      	cmp	r5, r0
    ba0e:	d8f1      	bhi.n	b9f4 <usb_find_str_desc+0x14>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    ba10:	2300      	movs	r3, #0
    ba12:	e003      	b.n	ba1c <usb_find_str_desc+0x3c>
    ba14:	2300      	movs	r3, #0
}
    ba16:	4618      	mov	r0, r3
    ba18:	4770      	bx	lr
			_desc_len_check();
    ba1a:	2300      	movs	r3, #0
}
    ba1c:	4618      	mov	r0, r3
    ba1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ba22:	bf00      	nop
    ba24:	0000b8f9 	.word	0x0000b8f9

0000ba28 <hiddf_demo_sof_event>:
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
    ba28:	4b3a      	ldr	r3, [pc, #232]	; (bb14 <hiddf_demo_sof_event+0xec>)
    ba2a:	791b      	ldrb	r3, [r3, #4]
    ba2c:	2b0a      	cmp	r3, #10
    ba2e:	d803      	bhi.n	ba38 <hiddf_demo_sof_event+0x10>
    ba30:	3301      	adds	r3, #1
    ba32:	4a38      	ldr	r2, [pc, #224]	; (bb14 <hiddf_demo_sof_event+0xec>)
    ba34:	7113      	strb	r3, [r2, #4]
    ba36:	4770      	bx	lr
{
    ba38:	b570      	push	{r4, r5, r6, lr}
    ba3a:	b084      	sub	sp, #16
		interval = 0;
    ba3c:	4b35      	ldr	r3, [pc, #212]	; (bb14 <hiddf_demo_sof_event+0xec>)
    ba3e:	2200      	movs	r2, #0
    ba40:	711a      	strb	r2, [r3, #4]

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO
		if (!gpio_get_pin_level(pin_btn1)) {
    ba42:	7a1d      	ldrb	r5, [r3, #8]
	CRITICAL_SECTION_ENTER();
    ba44:	a801      	add	r0, sp, #4
    ba46:	4b34      	ldr	r3, [pc, #208]	; (bb18 <hiddf_demo_sof_event+0xf0>)
    ba48:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    ba4a:	096b      	lsrs	r3, r5, #5
    ba4c:	4933      	ldr	r1, [pc, #204]	; (bb1c <hiddf_demo_sof_event+0xf4>)
    ba4e:	01db      	lsls	r3, r3, #7
    ba50:	18ca      	adds	r2, r1, r3
    ba52:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    ba54:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    ba56:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    ba58:	405c      	eors	r4, r3
    ba5a:	400c      	ands	r4, r1
    ba5c:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    ba5e:	a801      	add	r0, sp, #4
    ba60:	4b2f      	ldr	r3, [pc, #188]	; (bb20 <hiddf_demo_sof_event+0xf8>)
    ba62:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    ba64:	f005 051f 	and.w	r5, r5, #31
    ba68:	2301      	movs	r3, #1
    ba6a:	fa03 f505 	lsl.w	r5, r3, r5
    ba6e:	4225      	tst	r5, r4
    ba70:	d040      	beq.n	baf4 <hiddf_demo_sof_event+0xcc>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
		}
		if (!gpio_get_pin_level(pin_btn3)) {
    ba72:	4b28      	ldr	r3, [pc, #160]	; (bb14 <hiddf_demo_sof_event+0xec>)
    ba74:	7b1d      	ldrb	r5, [r3, #12]
	CRITICAL_SECTION_ENTER();
    ba76:	a802      	add	r0, sp, #8
    ba78:	4b27      	ldr	r3, [pc, #156]	; (bb18 <hiddf_demo_sof_event+0xf0>)
    ba7a:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    ba7c:	096b      	lsrs	r3, r5, #5
    ba7e:	4927      	ldr	r1, [pc, #156]	; (bb1c <hiddf_demo_sof_event+0xf4>)
    ba80:	01db      	lsls	r3, r3, #7
    ba82:	18ca      	adds	r2, r1, r3
    ba84:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    ba86:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    ba88:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    ba8a:	405c      	eors	r4, r3
    ba8c:	400c      	ands	r4, r1
    ba8e:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    ba90:	a802      	add	r0, sp, #8
    ba92:	4b23      	ldr	r3, [pc, #140]	; (bb20 <hiddf_demo_sof_event+0xf8>)
    ba94:	4798      	blx	r3
    ba96:	f005 051f 	and.w	r5, r5, #31
    ba9a:	2301      	movs	r3, #1
    ba9c:	fa03 f505 	lsl.w	r5, r3, r5
    baa0:	4225      	tst	r5, r4
    baa2:	d02d      	beq.n	bb00 <hiddf_demo_sof_event+0xd8>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
		}
#endif

#if CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
    baa4:	4d1b      	ldr	r5, [pc, #108]	; (bb14 <hiddf_demo_sof_event+0xec>)
    baa6:	7c2e      	ldrb	r6, [r5, #16]
	CRITICAL_SECTION_ENTER();
    baa8:	a803      	add	r0, sp, #12
    baaa:	4b1b      	ldr	r3, [pc, #108]	; (bb18 <hiddf_demo_sof_event+0xf0>)
    baac:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    baae:	0973      	lsrs	r3, r6, #5
    bab0:	491a      	ldr	r1, [pc, #104]	; (bb1c <hiddf_demo_sof_event+0xf4>)
    bab2:	01db      	lsls	r3, r3, #7
    bab4:	18ca      	adds	r2, r1, r3
    bab6:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    bab8:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    baba:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    babc:	405c      	eors	r4, r3
    babe:	400c      	ands	r4, r1
    bac0:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    bac2:	a803      	add	r0, sp, #12
    bac4:	4b16      	ldr	r3, [pc, #88]	; (bb20 <hiddf_demo_sof_event+0xf8>)
    bac6:	4798      	blx	r3
    bac8:	f006 061f 	and.w	r6, r6, #31
    bacc:	2301      	movs	r3, #1
    bace:	40b3      	lsls	r3, r6
    bad0:	401c      	ands	r4, r3
    bad2:	bf0c      	ite	eq
    bad4:	2301      	moveq	r3, #1
    bad6:	2300      	movne	r3, #0
    bad8:	7d2a      	ldrb	r2, [r5, #20]
    bada:	429a      	cmp	r2, r3
    badc:	d008      	beq.n	baf0 <hiddf_demo_sof_event+0xc8>
			b_btn_last_state = b_btn_state;
    bade:	752b      	strb	r3, [r5, #20]
			if (1 == b_btn_last_state) {
    bae0:	b19c      	cbz	r4, bb0a <hiddf_demo_sof_event+0xe2>
				key_array->state = HID_KB_KEY_DOWN;
			} else {
				key_array->state = HID_KB_KEY_UP;
    bae2:	2200      	movs	r2, #0
    bae4:	4b0f      	ldr	r3, [pc, #60]	; (bb24 <hiddf_demo_sof_event+0xfc>)
    bae6:	709a      	strb	r2, [r3, #2]
			}
			hiddf_keyboard_keys_state_change(key_array, 1);
    bae8:	2101      	movs	r1, #1
    baea:	480e      	ldr	r0, [pc, #56]	; (bb24 <hiddf_demo_sof_event+0xfc>)
    baec:	4b0e      	ldr	r3, [pc, #56]	; (bb28 <hiddf_demo_sof_event+0x100>)
    baee:	4798      	blx	r3
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
    baf0:	b004      	add	sp, #16
    baf2:	bd70      	pop	{r4, r5, r6, pc}
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
    baf4:	4619      	mov	r1, r3
    baf6:	f06f 0004 	mvn.w	r0, #4
    bafa:	4b0c      	ldr	r3, [pc, #48]	; (bb2c <hiddf_demo_sof_event+0x104>)
    bafc:	4798      	blx	r3
    bafe:	e7b8      	b.n	ba72 <hiddf_demo_sof_event+0x4a>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
    bb00:	4619      	mov	r1, r3
    bb02:	2005      	movs	r0, #5
    bb04:	4b09      	ldr	r3, [pc, #36]	; (bb2c <hiddf_demo_sof_event+0x104>)
    bb06:	4798      	blx	r3
    bb08:	e7cc      	b.n	baa4 <hiddf_demo_sof_event+0x7c>
				key_array->state = HID_KB_KEY_DOWN;
    bb0a:	2201      	movs	r2, #1
    bb0c:	4b05      	ldr	r3, [pc, #20]	; (bb24 <hiddf_demo_sof_event+0xfc>)
    bb0e:	709a      	strb	r2, [r3, #2]
    bb10:	e7ea      	b.n	bae8 <hiddf_demo_sof_event+0xc0>
    bb12:	bf00      	nop
    bb14:	20000eec 	.word	0x20000eec
    bb18:	000049f1 	.word	0x000049f1
    bb1c:	41008000 	.word	0x41008000
    bb20:	000049ff 	.word	0x000049ff
    bb24:	200003b8 	.word	0x200003b8
    bb28:	0000ac75 	.word	0x0000ac75
    bb2c:	0000af09 	.word	0x0000af09

0000bb30 <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
    bb30:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    bb32:	4805      	ldr	r0, [pc, #20]	; (bb48 <composite_device_init+0x18>)
    bb34:	4b05      	ldr	r3, [pc, #20]	; (bb4c <composite_device_init+0x1c>)
    bb36:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
    bb38:	4b05      	ldr	r3, [pc, #20]	; (bb50 <composite_device_init+0x20>)
    bb3a:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
    bb3c:	4b05      	ldr	r3, [pc, #20]	; (bb54 <composite_device_init+0x24>)
    bb3e:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_KEYBOARD_EN
	hiddf_keyboard_init();
    bb40:	4b05      	ldr	r3, [pc, #20]	; (bb58 <composite_device_init+0x28>)
    bb42:	4798      	blx	r3
    bb44:	bd08      	pop	{r3, pc}
    bb46:	bf00      	nop
    bb48:	20000f04 	.word	0x20000f04
    bb4c:	0000b829 	.word	0x0000b829
    bb50:	0000a9f1 	.word	0x0000a9f1
    bb54:	0000aec5 	.word	0x0000aec5
    bb58:	0000ac31 	.word	0x0000ac31

0000bb5c <composite_device_start>:
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}

void composite_device_start(void)
{
    bb5c:	b508      	push	{r3, lr}
	usbdc_start(multi_desc);
    bb5e:	4803      	ldr	r0, [pc, #12]	; (bb6c <composite_device_start+0x10>)
    bb60:	4b03      	ldr	r3, [pc, #12]	; (bb70 <composite_device_start+0x14>)
    bb62:	4798      	blx	r3
	usbdc_attach();
    bb64:	4b03      	ldr	r3, [pc, #12]	; (bb74 <composite_device_start+0x18>)
    bb66:	4798      	blx	r3
    bb68:	bd08      	pop	{r3, pc}
    bb6a:	bf00      	nop
    bb6c:	200003c4 	.word	0x200003c4
    bb70:	0000b899 	.word	0x0000b899
    bb74:	0000b8cd 	.word	0x0000b8cd

0000bb78 <usb_init>:
		}
	}
}

void usb_init(void)
{
    bb78:	b508      	push	{r3, lr}

	composite_device_init();
    bb7a:	4b01      	ldr	r3, [pc, #4]	; (bb80 <usb_init+0x8>)
    bb7c:	4798      	blx	r3
    bb7e:	bd08      	pop	{r3, pc}
    bb80:	0000bb31 	.word	0x0000bb31

0000bb84 <__aeabi_drsub>:
    bb84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    bb88:	e002      	b.n	bb90 <__adddf3>
    bb8a:	bf00      	nop

0000bb8c <__aeabi_dsub>:
    bb8c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000bb90 <__adddf3>:
    bb90:	b530      	push	{r4, r5, lr}
    bb92:	ea4f 0441 	mov.w	r4, r1, lsl #1
    bb96:	ea4f 0543 	mov.w	r5, r3, lsl #1
    bb9a:	ea94 0f05 	teq	r4, r5
    bb9e:	bf08      	it	eq
    bba0:	ea90 0f02 	teqeq	r0, r2
    bba4:	bf1f      	itttt	ne
    bba6:	ea54 0c00 	orrsne.w	ip, r4, r0
    bbaa:	ea55 0c02 	orrsne.w	ip, r5, r2
    bbae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    bbb2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    bbb6:	f000 80e2 	beq.w	bd7e <__adddf3+0x1ee>
    bbba:	ea4f 5454 	mov.w	r4, r4, lsr #21
    bbbe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    bbc2:	bfb8      	it	lt
    bbc4:	426d      	neglt	r5, r5
    bbc6:	dd0c      	ble.n	bbe2 <__adddf3+0x52>
    bbc8:	442c      	add	r4, r5
    bbca:	ea80 0202 	eor.w	r2, r0, r2
    bbce:	ea81 0303 	eor.w	r3, r1, r3
    bbd2:	ea82 0000 	eor.w	r0, r2, r0
    bbd6:	ea83 0101 	eor.w	r1, r3, r1
    bbda:	ea80 0202 	eor.w	r2, r0, r2
    bbde:	ea81 0303 	eor.w	r3, r1, r3
    bbe2:	2d36      	cmp	r5, #54	; 0x36
    bbe4:	bf88      	it	hi
    bbe6:	bd30      	pophi	{r4, r5, pc}
    bbe8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    bbec:	ea4f 3101 	mov.w	r1, r1, lsl #12
    bbf0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    bbf4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    bbf8:	d002      	beq.n	bc00 <__adddf3+0x70>
    bbfa:	4240      	negs	r0, r0
    bbfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    bc00:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    bc04:	ea4f 3303 	mov.w	r3, r3, lsl #12
    bc08:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    bc0c:	d002      	beq.n	bc14 <__adddf3+0x84>
    bc0e:	4252      	negs	r2, r2
    bc10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    bc14:	ea94 0f05 	teq	r4, r5
    bc18:	f000 80a7 	beq.w	bd6a <__adddf3+0x1da>
    bc1c:	f1a4 0401 	sub.w	r4, r4, #1
    bc20:	f1d5 0e20 	rsbs	lr, r5, #32
    bc24:	db0d      	blt.n	bc42 <__adddf3+0xb2>
    bc26:	fa02 fc0e 	lsl.w	ip, r2, lr
    bc2a:	fa22 f205 	lsr.w	r2, r2, r5
    bc2e:	1880      	adds	r0, r0, r2
    bc30:	f141 0100 	adc.w	r1, r1, #0
    bc34:	fa03 f20e 	lsl.w	r2, r3, lr
    bc38:	1880      	adds	r0, r0, r2
    bc3a:	fa43 f305 	asr.w	r3, r3, r5
    bc3e:	4159      	adcs	r1, r3
    bc40:	e00e      	b.n	bc60 <__adddf3+0xd0>
    bc42:	f1a5 0520 	sub.w	r5, r5, #32
    bc46:	f10e 0e20 	add.w	lr, lr, #32
    bc4a:	2a01      	cmp	r2, #1
    bc4c:	fa03 fc0e 	lsl.w	ip, r3, lr
    bc50:	bf28      	it	cs
    bc52:	f04c 0c02 	orrcs.w	ip, ip, #2
    bc56:	fa43 f305 	asr.w	r3, r3, r5
    bc5a:	18c0      	adds	r0, r0, r3
    bc5c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    bc60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    bc64:	d507      	bpl.n	bc76 <__adddf3+0xe6>
    bc66:	f04f 0e00 	mov.w	lr, #0
    bc6a:	f1dc 0c00 	rsbs	ip, ip, #0
    bc6e:	eb7e 0000 	sbcs.w	r0, lr, r0
    bc72:	eb6e 0101 	sbc.w	r1, lr, r1
    bc76:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    bc7a:	d31b      	bcc.n	bcb4 <__adddf3+0x124>
    bc7c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    bc80:	d30c      	bcc.n	bc9c <__adddf3+0x10c>
    bc82:	0849      	lsrs	r1, r1, #1
    bc84:	ea5f 0030 	movs.w	r0, r0, rrx
    bc88:	ea4f 0c3c 	mov.w	ip, ip, rrx
    bc8c:	f104 0401 	add.w	r4, r4, #1
    bc90:	ea4f 5244 	mov.w	r2, r4, lsl #21
    bc94:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    bc98:	f080 809a 	bcs.w	bdd0 <__adddf3+0x240>
    bc9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    bca0:	bf08      	it	eq
    bca2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    bca6:	f150 0000 	adcs.w	r0, r0, #0
    bcaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    bcae:	ea41 0105 	orr.w	r1, r1, r5
    bcb2:	bd30      	pop	{r4, r5, pc}
    bcb4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    bcb8:	4140      	adcs	r0, r0
    bcba:	eb41 0101 	adc.w	r1, r1, r1
    bcbe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    bcc2:	f1a4 0401 	sub.w	r4, r4, #1
    bcc6:	d1e9      	bne.n	bc9c <__adddf3+0x10c>
    bcc8:	f091 0f00 	teq	r1, #0
    bccc:	bf04      	itt	eq
    bcce:	4601      	moveq	r1, r0
    bcd0:	2000      	moveq	r0, #0
    bcd2:	fab1 f381 	clz	r3, r1
    bcd6:	bf08      	it	eq
    bcd8:	3320      	addeq	r3, #32
    bcda:	f1a3 030b 	sub.w	r3, r3, #11
    bcde:	f1b3 0220 	subs.w	r2, r3, #32
    bce2:	da0c      	bge.n	bcfe <__adddf3+0x16e>
    bce4:	320c      	adds	r2, #12
    bce6:	dd08      	ble.n	bcfa <__adddf3+0x16a>
    bce8:	f102 0c14 	add.w	ip, r2, #20
    bcec:	f1c2 020c 	rsb	r2, r2, #12
    bcf0:	fa01 f00c 	lsl.w	r0, r1, ip
    bcf4:	fa21 f102 	lsr.w	r1, r1, r2
    bcf8:	e00c      	b.n	bd14 <__adddf3+0x184>
    bcfa:	f102 0214 	add.w	r2, r2, #20
    bcfe:	bfd8      	it	le
    bd00:	f1c2 0c20 	rsble	ip, r2, #32
    bd04:	fa01 f102 	lsl.w	r1, r1, r2
    bd08:	fa20 fc0c 	lsr.w	ip, r0, ip
    bd0c:	bfdc      	itt	le
    bd0e:	ea41 010c 	orrle.w	r1, r1, ip
    bd12:	4090      	lslle	r0, r2
    bd14:	1ae4      	subs	r4, r4, r3
    bd16:	bfa2      	ittt	ge
    bd18:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    bd1c:	4329      	orrge	r1, r5
    bd1e:	bd30      	popge	{r4, r5, pc}
    bd20:	ea6f 0404 	mvn.w	r4, r4
    bd24:	3c1f      	subs	r4, #31
    bd26:	da1c      	bge.n	bd62 <__adddf3+0x1d2>
    bd28:	340c      	adds	r4, #12
    bd2a:	dc0e      	bgt.n	bd4a <__adddf3+0x1ba>
    bd2c:	f104 0414 	add.w	r4, r4, #20
    bd30:	f1c4 0220 	rsb	r2, r4, #32
    bd34:	fa20 f004 	lsr.w	r0, r0, r4
    bd38:	fa01 f302 	lsl.w	r3, r1, r2
    bd3c:	ea40 0003 	orr.w	r0, r0, r3
    bd40:	fa21 f304 	lsr.w	r3, r1, r4
    bd44:	ea45 0103 	orr.w	r1, r5, r3
    bd48:	bd30      	pop	{r4, r5, pc}
    bd4a:	f1c4 040c 	rsb	r4, r4, #12
    bd4e:	f1c4 0220 	rsb	r2, r4, #32
    bd52:	fa20 f002 	lsr.w	r0, r0, r2
    bd56:	fa01 f304 	lsl.w	r3, r1, r4
    bd5a:	ea40 0003 	orr.w	r0, r0, r3
    bd5e:	4629      	mov	r1, r5
    bd60:	bd30      	pop	{r4, r5, pc}
    bd62:	fa21 f004 	lsr.w	r0, r1, r4
    bd66:	4629      	mov	r1, r5
    bd68:	bd30      	pop	{r4, r5, pc}
    bd6a:	f094 0f00 	teq	r4, #0
    bd6e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    bd72:	bf06      	itte	eq
    bd74:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    bd78:	3401      	addeq	r4, #1
    bd7a:	3d01      	subne	r5, #1
    bd7c:	e74e      	b.n	bc1c <__adddf3+0x8c>
    bd7e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    bd82:	bf18      	it	ne
    bd84:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    bd88:	d029      	beq.n	bdde <__adddf3+0x24e>
    bd8a:	ea94 0f05 	teq	r4, r5
    bd8e:	bf08      	it	eq
    bd90:	ea90 0f02 	teqeq	r0, r2
    bd94:	d005      	beq.n	bda2 <__adddf3+0x212>
    bd96:	ea54 0c00 	orrs.w	ip, r4, r0
    bd9a:	bf04      	itt	eq
    bd9c:	4619      	moveq	r1, r3
    bd9e:	4610      	moveq	r0, r2
    bda0:	bd30      	pop	{r4, r5, pc}
    bda2:	ea91 0f03 	teq	r1, r3
    bda6:	bf1e      	ittt	ne
    bda8:	2100      	movne	r1, #0
    bdaa:	2000      	movne	r0, #0
    bdac:	bd30      	popne	{r4, r5, pc}
    bdae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    bdb2:	d105      	bne.n	bdc0 <__adddf3+0x230>
    bdb4:	0040      	lsls	r0, r0, #1
    bdb6:	4149      	adcs	r1, r1
    bdb8:	bf28      	it	cs
    bdba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    bdbe:	bd30      	pop	{r4, r5, pc}
    bdc0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    bdc4:	bf3c      	itt	cc
    bdc6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    bdca:	bd30      	popcc	{r4, r5, pc}
    bdcc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    bdd0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    bdd4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    bdd8:	f04f 0000 	mov.w	r0, #0
    bddc:	bd30      	pop	{r4, r5, pc}
    bdde:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    bde2:	bf1a      	itte	ne
    bde4:	4619      	movne	r1, r3
    bde6:	4610      	movne	r0, r2
    bde8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    bdec:	bf1c      	itt	ne
    bdee:	460b      	movne	r3, r1
    bdf0:	4602      	movne	r2, r0
    bdf2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    bdf6:	bf06      	itte	eq
    bdf8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    bdfc:	ea91 0f03 	teqeq	r1, r3
    be00:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    be04:	bd30      	pop	{r4, r5, pc}
    be06:	bf00      	nop

0000be08 <__aeabi_ui2d>:
    be08:	f090 0f00 	teq	r0, #0
    be0c:	bf04      	itt	eq
    be0e:	2100      	moveq	r1, #0
    be10:	4770      	bxeq	lr
    be12:	b530      	push	{r4, r5, lr}
    be14:	f44f 6480 	mov.w	r4, #1024	; 0x400
    be18:	f104 0432 	add.w	r4, r4, #50	; 0x32
    be1c:	f04f 0500 	mov.w	r5, #0
    be20:	f04f 0100 	mov.w	r1, #0
    be24:	e750      	b.n	bcc8 <__adddf3+0x138>
    be26:	bf00      	nop

0000be28 <__aeabi_i2d>:
    be28:	f090 0f00 	teq	r0, #0
    be2c:	bf04      	itt	eq
    be2e:	2100      	moveq	r1, #0
    be30:	4770      	bxeq	lr
    be32:	b530      	push	{r4, r5, lr}
    be34:	f44f 6480 	mov.w	r4, #1024	; 0x400
    be38:	f104 0432 	add.w	r4, r4, #50	; 0x32
    be3c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    be40:	bf48      	it	mi
    be42:	4240      	negmi	r0, r0
    be44:	f04f 0100 	mov.w	r1, #0
    be48:	e73e      	b.n	bcc8 <__adddf3+0x138>
    be4a:	bf00      	nop

0000be4c <__aeabi_f2d>:
    be4c:	0042      	lsls	r2, r0, #1
    be4e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    be52:	ea4f 0131 	mov.w	r1, r1, rrx
    be56:	ea4f 7002 	mov.w	r0, r2, lsl #28
    be5a:	bf1f      	itttt	ne
    be5c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    be60:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    be64:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    be68:	4770      	bxne	lr
    be6a:	f092 0f00 	teq	r2, #0
    be6e:	bf14      	ite	ne
    be70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    be74:	4770      	bxeq	lr
    be76:	b530      	push	{r4, r5, lr}
    be78:	f44f 7460 	mov.w	r4, #896	; 0x380
    be7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    be80:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    be84:	e720      	b.n	bcc8 <__adddf3+0x138>
    be86:	bf00      	nop

0000be88 <__aeabi_ul2d>:
    be88:	ea50 0201 	orrs.w	r2, r0, r1
    be8c:	bf08      	it	eq
    be8e:	4770      	bxeq	lr
    be90:	b530      	push	{r4, r5, lr}
    be92:	f04f 0500 	mov.w	r5, #0
    be96:	e00a      	b.n	beae <__aeabi_l2d+0x16>

0000be98 <__aeabi_l2d>:
    be98:	ea50 0201 	orrs.w	r2, r0, r1
    be9c:	bf08      	it	eq
    be9e:	4770      	bxeq	lr
    bea0:	b530      	push	{r4, r5, lr}
    bea2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    bea6:	d502      	bpl.n	beae <__aeabi_l2d+0x16>
    bea8:	4240      	negs	r0, r0
    beaa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    beae:	f44f 6480 	mov.w	r4, #1024	; 0x400
    beb2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    beb6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    beba:	f43f aedc 	beq.w	bc76 <__adddf3+0xe6>
    bebe:	f04f 0203 	mov.w	r2, #3
    bec2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    bec6:	bf18      	it	ne
    bec8:	3203      	addne	r2, #3
    beca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    bece:	bf18      	it	ne
    bed0:	3203      	addne	r2, #3
    bed2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    bed6:	f1c2 0320 	rsb	r3, r2, #32
    beda:	fa00 fc03 	lsl.w	ip, r0, r3
    bede:	fa20 f002 	lsr.w	r0, r0, r2
    bee2:	fa01 fe03 	lsl.w	lr, r1, r3
    bee6:	ea40 000e 	orr.w	r0, r0, lr
    beea:	fa21 f102 	lsr.w	r1, r1, r2
    beee:	4414      	add	r4, r2
    bef0:	e6c1      	b.n	bc76 <__adddf3+0xe6>
    bef2:	bf00      	nop

0000bef4 <__aeabi_dmul>:
    bef4:	b570      	push	{r4, r5, r6, lr}
    bef6:	f04f 0cff 	mov.w	ip, #255	; 0xff
    befa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    befe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    bf02:	bf1d      	ittte	ne
    bf04:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    bf08:	ea94 0f0c 	teqne	r4, ip
    bf0c:	ea95 0f0c 	teqne	r5, ip
    bf10:	f000 f8de 	bleq	c0d0 <__aeabi_dmul+0x1dc>
    bf14:	442c      	add	r4, r5
    bf16:	ea81 0603 	eor.w	r6, r1, r3
    bf1a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    bf1e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    bf22:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    bf26:	bf18      	it	ne
    bf28:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    bf2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    bf30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    bf34:	d038      	beq.n	bfa8 <__aeabi_dmul+0xb4>
    bf36:	fba0 ce02 	umull	ip, lr, r0, r2
    bf3a:	f04f 0500 	mov.w	r5, #0
    bf3e:	fbe1 e502 	umlal	lr, r5, r1, r2
    bf42:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    bf46:	fbe0 e503 	umlal	lr, r5, r0, r3
    bf4a:	f04f 0600 	mov.w	r6, #0
    bf4e:	fbe1 5603 	umlal	r5, r6, r1, r3
    bf52:	f09c 0f00 	teq	ip, #0
    bf56:	bf18      	it	ne
    bf58:	f04e 0e01 	orrne.w	lr, lr, #1
    bf5c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    bf60:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    bf64:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    bf68:	d204      	bcs.n	bf74 <__aeabi_dmul+0x80>
    bf6a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    bf6e:	416d      	adcs	r5, r5
    bf70:	eb46 0606 	adc.w	r6, r6, r6
    bf74:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    bf78:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    bf7c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    bf80:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    bf84:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    bf88:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    bf8c:	bf88      	it	hi
    bf8e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    bf92:	d81e      	bhi.n	bfd2 <__aeabi_dmul+0xde>
    bf94:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    bf98:	bf08      	it	eq
    bf9a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    bf9e:	f150 0000 	adcs.w	r0, r0, #0
    bfa2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    bfa6:	bd70      	pop	{r4, r5, r6, pc}
    bfa8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    bfac:	ea46 0101 	orr.w	r1, r6, r1
    bfb0:	ea40 0002 	orr.w	r0, r0, r2
    bfb4:	ea81 0103 	eor.w	r1, r1, r3
    bfb8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    bfbc:	bfc2      	ittt	gt
    bfbe:	ebd4 050c 	rsbsgt	r5, r4, ip
    bfc2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    bfc6:	bd70      	popgt	{r4, r5, r6, pc}
    bfc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    bfcc:	f04f 0e00 	mov.w	lr, #0
    bfd0:	3c01      	subs	r4, #1
    bfd2:	f300 80ab 	bgt.w	c12c <__aeabi_dmul+0x238>
    bfd6:	f114 0f36 	cmn.w	r4, #54	; 0x36
    bfda:	bfde      	ittt	le
    bfdc:	2000      	movle	r0, #0
    bfde:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    bfe2:	bd70      	pople	{r4, r5, r6, pc}
    bfe4:	f1c4 0400 	rsb	r4, r4, #0
    bfe8:	3c20      	subs	r4, #32
    bfea:	da35      	bge.n	c058 <__aeabi_dmul+0x164>
    bfec:	340c      	adds	r4, #12
    bfee:	dc1b      	bgt.n	c028 <__aeabi_dmul+0x134>
    bff0:	f104 0414 	add.w	r4, r4, #20
    bff4:	f1c4 0520 	rsb	r5, r4, #32
    bff8:	fa00 f305 	lsl.w	r3, r0, r5
    bffc:	fa20 f004 	lsr.w	r0, r0, r4
    c000:	fa01 f205 	lsl.w	r2, r1, r5
    c004:	ea40 0002 	orr.w	r0, r0, r2
    c008:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    c00c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    c010:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    c014:	fa21 f604 	lsr.w	r6, r1, r4
    c018:	eb42 0106 	adc.w	r1, r2, r6
    c01c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c020:	bf08      	it	eq
    c022:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c026:	bd70      	pop	{r4, r5, r6, pc}
    c028:	f1c4 040c 	rsb	r4, r4, #12
    c02c:	f1c4 0520 	rsb	r5, r4, #32
    c030:	fa00 f304 	lsl.w	r3, r0, r4
    c034:	fa20 f005 	lsr.w	r0, r0, r5
    c038:	fa01 f204 	lsl.w	r2, r1, r4
    c03c:	ea40 0002 	orr.w	r0, r0, r2
    c040:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c044:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    c048:	f141 0100 	adc.w	r1, r1, #0
    c04c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c050:	bf08      	it	eq
    c052:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c056:	bd70      	pop	{r4, r5, r6, pc}
    c058:	f1c4 0520 	rsb	r5, r4, #32
    c05c:	fa00 f205 	lsl.w	r2, r0, r5
    c060:	ea4e 0e02 	orr.w	lr, lr, r2
    c064:	fa20 f304 	lsr.w	r3, r0, r4
    c068:	fa01 f205 	lsl.w	r2, r1, r5
    c06c:	ea43 0302 	orr.w	r3, r3, r2
    c070:	fa21 f004 	lsr.w	r0, r1, r4
    c074:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c078:	fa21 f204 	lsr.w	r2, r1, r4
    c07c:	ea20 0002 	bic.w	r0, r0, r2
    c080:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    c084:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c088:	bf08      	it	eq
    c08a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c08e:	bd70      	pop	{r4, r5, r6, pc}
    c090:	f094 0f00 	teq	r4, #0
    c094:	d10f      	bne.n	c0b6 <__aeabi_dmul+0x1c2>
    c096:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    c09a:	0040      	lsls	r0, r0, #1
    c09c:	eb41 0101 	adc.w	r1, r1, r1
    c0a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c0a4:	bf08      	it	eq
    c0a6:	3c01      	subeq	r4, #1
    c0a8:	d0f7      	beq.n	c09a <__aeabi_dmul+0x1a6>
    c0aa:	ea41 0106 	orr.w	r1, r1, r6
    c0ae:	f095 0f00 	teq	r5, #0
    c0b2:	bf18      	it	ne
    c0b4:	4770      	bxne	lr
    c0b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    c0ba:	0052      	lsls	r2, r2, #1
    c0bc:	eb43 0303 	adc.w	r3, r3, r3
    c0c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    c0c4:	bf08      	it	eq
    c0c6:	3d01      	subeq	r5, #1
    c0c8:	d0f7      	beq.n	c0ba <__aeabi_dmul+0x1c6>
    c0ca:	ea43 0306 	orr.w	r3, r3, r6
    c0ce:	4770      	bx	lr
    c0d0:	ea94 0f0c 	teq	r4, ip
    c0d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    c0d8:	bf18      	it	ne
    c0da:	ea95 0f0c 	teqne	r5, ip
    c0de:	d00c      	beq.n	c0fa <__aeabi_dmul+0x206>
    c0e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c0e4:	bf18      	it	ne
    c0e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c0ea:	d1d1      	bne.n	c090 <__aeabi_dmul+0x19c>
    c0ec:	ea81 0103 	eor.w	r1, r1, r3
    c0f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c0f4:	f04f 0000 	mov.w	r0, #0
    c0f8:	bd70      	pop	{r4, r5, r6, pc}
    c0fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c0fe:	bf06      	itte	eq
    c100:	4610      	moveq	r0, r2
    c102:	4619      	moveq	r1, r3
    c104:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c108:	d019      	beq.n	c13e <__aeabi_dmul+0x24a>
    c10a:	ea94 0f0c 	teq	r4, ip
    c10e:	d102      	bne.n	c116 <__aeabi_dmul+0x222>
    c110:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    c114:	d113      	bne.n	c13e <__aeabi_dmul+0x24a>
    c116:	ea95 0f0c 	teq	r5, ip
    c11a:	d105      	bne.n	c128 <__aeabi_dmul+0x234>
    c11c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    c120:	bf1c      	itt	ne
    c122:	4610      	movne	r0, r2
    c124:	4619      	movne	r1, r3
    c126:	d10a      	bne.n	c13e <__aeabi_dmul+0x24a>
    c128:	ea81 0103 	eor.w	r1, r1, r3
    c12c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c130:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    c134:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c138:	f04f 0000 	mov.w	r0, #0
    c13c:	bd70      	pop	{r4, r5, r6, pc}
    c13e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    c142:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    c146:	bd70      	pop	{r4, r5, r6, pc}

0000c148 <__aeabi_ddiv>:
    c148:	b570      	push	{r4, r5, r6, lr}
    c14a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    c14e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    c152:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    c156:	bf1d      	ittte	ne
    c158:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    c15c:	ea94 0f0c 	teqne	r4, ip
    c160:	ea95 0f0c 	teqne	r5, ip
    c164:	f000 f8a7 	bleq	c2b6 <__aeabi_ddiv+0x16e>
    c168:	eba4 0405 	sub.w	r4, r4, r5
    c16c:	ea81 0e03 	eor.w	lr, r1, r3
    c170:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    c174:	ea4f 3101 	mov.w	r1, r1, lsl #12
    c178:	f000 8088 	beq.w	c28c <__aeabi_ddiv+0x144>
    c17c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    c180:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    c184:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    c188:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    c18c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    c190:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    c194:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    c198:	ea4f 2600 	mov.w	r6, r0, lsl #8
    c19c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    c1a0:	429d      	cmp	r5, r3
    c1a2:	bf08      	it	eq
    c1a4:	4296      	cmpeq	r6, r2
    c1a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    c1aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
    c1ae:	d202      	bcs.n	c1b6 <__aeabi_ddiv+0x6e>
    c1b0:	085b      	lsrs	r3, r3, #1
    c1b2:	ea4f 0232 	mov.w	r2, r2, rrx
    c1b6:	1ab6      	subs	r6, r6, r2
    c1b8:	eb65 0503 	sbc.w	r5, r5, r3
    c1bc:	085b      	lsrs	r3, r3, #1
    c1be:	ea4f 0232 	mov.w	r2, r2, rrx
    c1c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    c1c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    c1ca:	ebb6 0e02 	subs.w	lr, r6, r2
    c1ce:	eb75 0e03 	sbcs.w	lr, r5, r3
    c1d2:	bf22      	ittt	cs
    c1d4:	1ab6      	subcs	r6, r6, r2
    c1d6:	4675      	movcs	r5, lr
    c1d8:	ea40 000c 	orrcs.w	r0, r0, ip
    c1dc:	085b      	lsrs	r3, r3, #1
    c1de:	ea4f 0232 	mov.w	r2, r2, rrx
    c1e2:	ebb6 0e02 	subs.w	lr, r6, r2
    c1e6:	eb75 0e03 	sbcs.w	lr, r5, r3
    c1ea:	bf22      	ittt	cs
    c1ec:	1ab6      	subcs	r6, r6, r2
    c1ee:	4675      	movcs	r5, lr
    c1f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    c1f4:	085b      	lsrs	r3, r3, #1
    c1f6:	ea4f 0232 	mov.w	r2, r2, rrx
    c1fa:	ebb6 0e02 	subs.w	lr, r6, r2
    c1fe:	eb75 0e03 	sbcs.w	lr, r5, r3
    c202:	bf22      	ittt	cs
    c204:	1ab6      	subcs	r6, r6, r2
    c206:	4675      	movcs	r5, lr
    c208:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    c20c:	085b      	lsrs	r3, r3, #1
    c20e:	ea4f 0232 	mov.w	r2, r2, rrx
    c212:	ebb6 0e02 	subs.w	lr, r6, r2
    c216:	eb75 0e03 	sbcs.w	lr, r5, r3
    c21a:	bf22      	ittt	cs
    c21c:	1ab6      	subcs	r6, r6, r2
    c21e:	4675      	movcs	r5, lr
    c220:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    c224:	ea55 0e06 	orrs.w	lr, r5, r6
    c228:	d018      	beq.n	c25c <__aeabi_ddiv+0x114>
    c22a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    c22e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    c232:	ea4f 1606 	mov.w	r6, r6, lsl #4
    c236:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    c23a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    c23e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    c242:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    c246:	d1c0      	bne.n	c1ca <__aeabi_ddiv+0x82>
    c248:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c24c:	d10b      	bne.n	c266 <__aeabi_ddiv+0x11e>
    c24e:	ea41 0100 	orr.w	r1, r1, r0
    c252:	f04f 0000 	mov.w	r0, #0
    c256:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    c25a:	e7b6      	b.n	c1ca <__aeabi_ddiv+0x82>
    c25c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c260:	bf04      	itt	eq
    c262:	4301      	orreq	r1, r0
    c264:	2000      	moveq	r0, #0
    c266:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    c26a:	bf88      	it	hi
    c26c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    c270:	f63f aeaf 	bhi.w	bfd2 <__aeabi_dmul+0xde>
    c274:	ebb5 0c03 	subs.w	ip, r5, r3
    c278:	bf04      	itt	eq
    c27a:	ebb6 0c02 	subseq.w	ip, r6, r2
    c27e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    c282:	f150 0000 	adcs.w	r0, r0, #0
    c286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c28a:	bd70      	pop	{r4, r5, r6, pc}
    c28c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    c290:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    c294:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    c298:	bfc2      	ittt	gt
    c29a:	ebd4 050c 	rsbsgt	r5, r4, ip
    c29e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    c2a2:	bd70      	popgt	{r4, r5, r6, pc}
    c2a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c2a8:	f04f 0e00 	mov.w	lr, #0
    c2ac:	3c01      	subs	r4, #1
    c2ae:	e690      	b.n	bfd2 <__aeabi_dmul+0xde>
    c2b0:	ea45 0e06 	orr.w	lr, r5, r6
    c2b4:	e68d      	b.n	bfd2 <__aeabi_dmul+0xde>
    c2b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    c2ba:	ea94 0f0c 	teq	r4, ip
    c2be:	bf08      	it	eq
    c2c0:	ea95 0f0c 	teqeq	r5, ip
    c2c4:	f43f af3b 	beq.w	c13e <__aeabi_dmul+0x24a>
    c2c8:	ea94 0f0c 	teq	r4, ip
    c2cc:	d10a      	bne.n	c2e4 <__aeabi_ddiv+0x19c>
    c2ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    c2d2:	f47f af34 	bne.w	c13e <__aeabi_dmul+0x24a>
    c2d6:	ea95 0f0c 	teq	r5, ip
    c2da:	f47f af25 	bne.w	c128 <__aeabi_dmul+0x234>
    c2de:	4610      	mov	r0, r2
    c2e0:	4619      	mov	r1, r3
    c2e2:	e72c      	b.n	c13e <__aeabi_dmul+0x24a>
    c2e4:	ea95 0f0c 	teq	r5, ip
    c2e8:	d106      	bne.n	c2f8 <__aeabi_ddiv+0x1b0>
    c2ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    c2ee:	f43f aefd 	beq.w	c0ec <__aeabi_dmul+0x1f8>
    c2f2:	4610      	mov	r0, r2
    c2f4:	4619      	mov	r1, r3
    c2f6:	e722      	b.n	c13e <__aeabi_dmul+0x24a>
    c2f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c2fc:	bf18      	it	ne
    c2fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c302:	f47f aec5 	bne.w	c090 <__aeabi_dmul+0x19c>
    c306:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    c30a:	f47f af0d 	bne.w	c128 <__aeabi_dmul+0x234>
    c30e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    c312:	f47f aeeb 	bne.w	c0ec <__aeabi_dmul+0x1f8>
    c316:	e712      	b.n	c13e <__aeabi_dmul+0x24a>

0000c318 <__aeabi_d2uiz>:
    c318:	004a      	lsls	r2, r1, #1
    c31a:	d211      	bcs.n	c340 <__aeabi_d2uiz+0x28>
    c31c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    c320:	d211      	bcs.n	c346 <__aeabi_d2uiz+0x2e>
    c322:	d50d      	bpl.n	c340 <__aeabi_d2uiz+0x28>
    c324:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    c328:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    c32c:	d40e      	bmi.n	c34c <__aeabi_d2uiz+0x34>
    c32e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c332:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    c336:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    c33a:	fa23 f002 	lsr.w	r0, r3, r2
    c33e:	4770      	bx	lr
    c340:	f04f 0000 	mov.w	r0, #0
    c344:	4770      	bx	lr
    c346:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    c34a:	d102      	bne.n	c352 <__aeabi_d2uiz+0x3a>
    c34c:	f04f 30ff 	mov.w	r0, #4294967295
    c350:	4770      	bx	lr
    c352:	f04f 0000 	mov.w	r0, #0
    c356:	4770      	bx	lr

0000c358 <__libc_init_array>:
    c358:	b570      	push	{r4, r5, r6, lr}
    c35a:	4e0d      	ldr	r6, [pc, #52]	; (c390 <__libc_init_array+0x38>)
    c35c:	4c0d      	ldr	r4, [pc, #52]	; (c394 <__libc_init_array+0x3c>)
    c35e:	1ba4      	subs	r4, r4, r6
    c360:	10a4      	asrs	r4, r4, #2
    c362:	2500      	movs	r5, #0
    c364:	42a5      	cmp	r5, r4
    c366:	d109      	bne.n	c37c <__libc_init_array+0x24>
    c368:	4e0b      	ldr	r6, [pc, #44]	; (c398 <__libc_init_array+0x40>)
    c36a:	4c0c      	ldr	r4, [pc, #48]	; (c39c <__libc_init_array+0x44>)
    c36c:	f002 f91e 	bl	e5ac <_init>
    c370:	1ba4      	subs	r4, r4, r6
    c372:	10a4      	asrs	r4, r4, #2
    c374:	2500      	movs	r5, #0
    c376:	42a5      	cmp	r5, r4
    c378:	d105      	bne.n	c386 <__libc_init_array+0x2e>
    c37a:	bd70      	pop	{r4, r5, r6, pc}
    c37c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    c380:	4798      	blx	r3
    c382:	3501      	adds	r5, #1
    c384:	e7ee      	b.n	c364 <__libc_init_array+0xc>
    c386:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    c38a:	4798      	blx	r3
    c38c:	3501      	adds	r5, #1
    c38e:	e7f2      	b.n	c376 <__libc_init_array+0x1e>
    c390:	0000e5b8 	.word	0x0000e5b8
    c394:	0000e5b8 	.word	0x0000e5b8
    c398:	0000e5b8 	.word	0x0000e5b8
    c39c:	0000e5bc 	.word	0x0000e5bc

0000c3a0 <malloc>:
    c3a0:	4b02      	ldr	r3, [pc, #8]	; (c3ac <malloc+0xc>)
    c3a2:	4601      	mov	r1, r0
    c3a4:	6818      	ldr	r0, [r3, #0]
    c3a6:	f000 b865 	b.w	c474 <_malloc_r>
    c3aa:	bf00      	nop
    c3ac:	20000558 	.word	0x20000558

0000c3b0 <memcpy>:
    c3b0:	b510      	push	{r4, lr}
    c3b2:	1e43      	subs	r3, r0, #1
    c3b4:	440a      	add	r2, r1
    c3b6:	4291      	cmp	r1, r2
    c3b8:	d100      	bne.n	c3bc <memcpy+0xc>
    c3ba:	bd10      	pop	{r4, pc}
    c3bc:	f811 4b01 	ldrb.w	r4, [r1], #1
    c3c0:	f803 4f01 	strb.w	r4, [r3, #1]!
    c3c4:	e7f7      	b.n	c3b6 <memcpy+0x6>

0000c3c6 <memset>:
    c3c6:	4402      	add	r2, r0
    c3c8:	4603      	mov	r3, r0
    c3ca:	4293      	cmp	r3, r2
    c3cc:	d100      	bne.n	c3d0 <memset+0xa>
    c3ce:	4770      	bx	lr
    c3d0:	f803 1b01 	strb.w	r1, [r3], #1
    c3d4:	e7f9      	b.n	c3ca <memset+0x4>
	...

0000c3d8 <_free_r>:
    c3d8:	b538      	push	{r3, r4, r5, lr}
    c3da:	4605      	mov	r5, r0
    c3dc:	2900      	cmp	r1, #0
    c3de:	d045      	beq.n	c46c <_free_r+0x94>
    c3e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
    c3e4:	1f0c      	subs	r4, r1, #4
    c3e6:	2b00      	cmp	r3, #0
    c3e8:	bfb8      	it	lt
    c3ea:	18e4      	addlt	r4, r4, r3
    c3ec:	f000 fcae 	bl	cd4c <__malloc_lock>
    c3f0:	4a1f      	ldr	r2, [pc, #124]	; (c470 <_free_r+0x98>)
    c3f2:	6813      	ldr	r3, [r2, #0]
    c3f4:	4610      	mov	r0, r2
    c3f6:	b933      	cbnz	r3, c406 <_free_r+0x2e>
    c3f8:	6063      	str	r3, [r4, #4]
    c3fa:	6014      	str	r4, [r2, #0]
    c3fc:	4628      	mov	r0, r5
    c3fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    c402:	f000 bca4 	b.w	cd4e <__malloc_unlock>
    c406:	42a3      	cmp	r3, r4
    c408:	d90c      	bls.n	c424 <_free_r+0x4c>
    c40a:	6821      	ldr	r1, [r4, #0]
    c40c:	1862      	adds	r2, r4, r1
    c40e:	4293      	cmp	r3, r2
    c410:	bf04      	itt	eq
    c412:	681a      	ldreq	r2, [r3, #0]
    c414:	685b      	ldreq	r3, [r3, #4]
    c416:	6063      	str	r3, [r4, #4]
    c418:	bf04      	itt	eq
    c41a:	1852      	addeq	r2, r2, r1
    c41c:	6022      	streq	r2, [r4, #0]
    c41e:	6004      	str	r4, [r0, #0]
    c420:	e7ec      	b.n	c3fc <_free_r+0x24>
    c422:	4613      	mov	r3, r2
    c424:	685a      	ldr	r2, [r3, #4]
    c426:	b10a      	cbz	r2, c42c <_free_r+0x54>
    c428:	42a2      	cmp	r2, r4
    c42a:	d9fa      	bls.n	c422 <_free_r+0x4a>
    c42c:	6819      	ldr	r1, [r3, #0]
    c42e:	1858      	adds	r0, r3, r1
    c430:	42a0      	cmp	r0, r4
    c432:	d10b      	bne.n	c44c <_free_r+0x74>
    c434:	6820      	ldr	r0, [r4, #0]
    c436:	4401      	add	r1, r0
    c438:	1858      	adds	r0, r3, r1
    c43a:	4282      	cmp	r2, r0
    c43c:	6019      	str	r1, [r3, #0]
    c43e:	d1dd      	bne.n	c3fc <_free_r+0x24>
    c440:	6810      	ldr	r0, [r2, #0]
    c442:	6852      	ldr	r2, [r2, #4]
    c444:	605a      	str	r2, [r3, #4]
    c446:	4401      	add	r1, r0
    c448:	6019      	str	r1, [r3, #0]
    c44a:	e7d7      	b.n	c3fc <_free_r+0x24>
    c44c:	d902      	bls.n	c454 <_free_r+0x7c>
    c44e:	230c      	movs	r3, #12
    c450:	602b      	str	r3, [r5, #0]
    c452:	e7d3      	b.n	c3fc <_free_r+0x24>
    c454:	6820      	ldr	r0, [r4, #0]
    c456:	1821      	adds	r1, r4, r0
    c458:	428a      	cmp	r2, r1
    c45a:	bf04      	itt	eq
    c45c:	6811      	ldreq	r1, [r2, #0]
    c45e:	6852      	ldreq	r2, [r2, #4]
    c460:	6062      	str	r2, [r4, #4]
    c462:	bf04      	itt	eq
    c464:	1809      	addeq	r1, r1, r0
    c466:	6021      	streq	r1, [r4, #0]
    c468:	605c      	str	r4, [r3, #4]
    c46a:	e7c7      	b.n	c3fc <_free_r+0x24>
    c46c:	bd38      	pop	{r3, r4, r5, pc}
    c46e:	bf00      	nop
    c470:	20000f44 	.word	0x20000f44

0000c474 <_malloc_r>:
    c474:	b570      	push	{r4, r5, r6, lr}
    c476:	1ccd      	adds	r5, r1, #3
    c478:	f025 0503 	bic.w	r5, r5, #3
    c47c:	3508      	adds	r5, #8
    c47e:	2d0c      	cmp	r5, #12
    c480:	bf38      	it	cc
    c482:	250c      	movcc	r5, #12
    c484:	2d00      	cmp	r5, #0
    c486:	4606      	mov	r6, r0
    c488:	db01      	blt.n	c48e <_malloc_r+0x1a>
    c48a:	42a9      	cmp	r1, r5
    c48c:	d903      	bls.n	c496 <_malloc_r+0x22>
    c48e:	230c      	movs	r3, #12
    c490:	6033      	str	r3, [r6, #0]
    c492:	2000      	movs	r0, #0
    c494:	bd70      	pop	{r4, r5, r6, pc}
    c496:	f000 fc59 	bl	cd4c <__malloc_lock>
    c49a:	4a23      	ldr	r2, [pc, #140]	; (c528 <_malloc_r+0xb4>)
    c49c:	6814      	ldr	r4, [r2, #0]
    c49e:	4621      	mov	r1, r4
    c4a0:	b991      	cbnz	r1, c4c8 <_malloc_r+0x54>
    c4a2:	4c22      	ldr	r4, [pc, #136]	; (c52c <_malloc_r+0xb8>)
    c4a4:	6823      	ldr	r3, [r4, #0]
    c4a6:	b91b      	cbnz	r3, c4b0 <_malloc_r+0x3c>
    c4a8:	4630      	mov	r0, r6
    c4aa:	f000 f8bd 	bl	c628 <_sbrk_r>
    c4ae:	6020      	str	r0, [r4, #0]
    c4b0:	4629      	mov	r1, r5
    c4b2:	4630      	mov	r0, r6
    c4b4:	f000 f8b8 	bl	c628 <_sbrk_r>
    c4b8:	1c43      	adds	r3, r0, #1
    c4ba:	d126      	bne.n	c50a <_malloc_r+0x96>
    c4bc:	230c      	movs	r3, #12
    c4be:	6033      	str	r3, [r6, #0]
    c4c0:	4630      	mov	r0, r6
    c4c2:	f000 fc44 	bl	cd4e <__malloc_unlock>
    c4c6:	e7e4      	b.n	c492 <_malloc_r+0x1e>
    c4c8:	680b      	ldr	r3, [r1, #0]
    c4ca:	1b5b      	subs	r3, r3, r5
    c4cc:	d41a      	bmi.n	c504 <_malloc_r+0x90>
    c4ce:	2b0b      	cmp	r3, #11
    c4d0:	d90f      	bls.n	c4f2 <_malloc_r+0x7e>
    c4d2:	600b      	str	r3, [r1, #0]
    c4d4:	50cd      	str	r5, [r1, r3]
    c4d6:	18cc      	adds	r4, r1, r3
    c4d8:	4630      	mov	r0, r6
    c4da:	f000 fc38 	bl	cd4e <__malloc_unlock>
    c4de:	f104 000b 	add.w	r0, r4, #11
    c4e2:	1d23      	adds	r3, r4, #4
    c4e4:	f020 0007 	bic.w	r0, r0, #7
    c4e8:	1ac3      	subs	r3, r0, r3
    c4ea:	d01b      	beq.n	c524 <_malloc_r+0xb0>
    c4ec:	425a      	negs	r2, r3
    c4ee:	50e2      	str	r2, [r4, r3]
    c4f0:	bd70      	pop	{r4, r5, r6, pc}
    c4f2:	428c      	cmp	r4, r1
    c4f4:	bf0d      	iteet	eq
    c4f6:	6863      	ldreq	r3, [r4, #4]
    c4f8:	684b      	ldrne	r3, [r1, #4]
    c4fa:	6063      	strne	r3, [r4, #4]
    c4fc:	6013      	streq	r3, [r2, #0]
    c4fe:	bf18      	it	ne
    c500:	460c      	movne	r4, r1
    c502:	e7e9      	b.n	c4d8 <_malloc_r+0x64>
    c504:	460c      	mov	r4, r1
    c506:	6849      	ldr	r1, [r1, #4]
    c508:	e7ca      	b.n	c4a0 <_malloc_r+0x2c>
    c50a:	1cc4      	adds	r4, r0, #3
    c50c:	f024 0403 	bic.w	r4, r4, #3
    c510:	42a0      	cmp	r0, r4
    c512:	d005      	beq.n	c520 <_malloc_r+0xac>
    c514:	1a21      	subs	r1, r4, r0
    c516:	4630      	mov	r0, r6
    c518:	f000 f886 	bl	c628 <_sbrk_r>
    c51c:	3001      	adds	r0, #1
    c51e:	d0cd      	beq.n	c4bc <_malloc_r+0x48>
    c520:	6025      	str	r5, [r4, #0]
    c522:	e7d9      	b.n	c4d8 <_malloc_r+0x64>
    c524:	bd70      	pop	{r4, r5, r6, pc}
    c526:	bf00      	nop
    c528:	20000f44 	.word	0x20000f44
    c52c:	20000f48 	.word	0x20000f48

0000c530 <iprintf>:
    c530:	b40f      	push	{r0, r1, r2, r3}
    c532:	4b0a      	ldr	r3, [pc, #40]	; (c55c <iprintf+0x2c>)
    c534:	b513      	push	{r0, r1, r4, lr}
    c536:	681c      	ldr	r4, [r3, #0]
    c538:	b124      	cbz	r4, c544 <iprintf+0x14>
    c53a:	69a3      	ldr	r3, [r4, #24]
    c53c:	b913      	cbnz	r3, c544 <iprintf+0x14>
    c53e:	4620      	mov	r0, r4
    c540:	f000 fb16 	bl	cb70 <__sinit>
    c544:	ab05      	add	r3, sp, #20
    c546:	9a04      	ldr	r2, [sp, #16]
    c548:	68a1      	ldr	r1, [r4, #8]
    c54a:	9301      	str	r3, [sp, #4]
    c54c:	4620      	mov	r0, r4
    c54e:	f000 fd77 	bl	d040 <_vfiprintf_r>
    c552:	b002      	add	sp, #8
    c554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    c558:	b004      	add	sp, #16
    c55a:	4770      	bx	lr
    c55c:	20000558 	.word	0x20000558

0000c560 <_puts_r>:
    c560:	b570      	push	{r4, r5, r6, lr}
    c562:	460e      	mov	r6, r1
    c564:	4605      	mov	r5, r0
    c566:	b118      	cbz	r0, c570 <_puts_r+0x10>
    c568:	6983      	ldr	r3, [r0, #24]
    c56a:	b90b      	cbnz	r3, c570 <_puts_r+0x10>
    c56c:	f000 fb00 	bl	cb70 <__sinit>
    c570:	69ab      	ldr	r3, [r5, #24]
    c572:	68ac      	ldr	r4, [r5, #8]
    c574:	b913      	cbnz	r3, c57c <_puts_r+0x1c>
    c576:	4628      	mov	r0, r5
    c578:	f000 fafa 	bl	cb70 <__sinit>
    c57c:	4b23      	ldr	r3, [pc, #140]	; (c60c <_puts_r+0xac>)
    c57e:	429c      	cmp	r4, r3
    c580:	d117      	bne.n	c5b2 <_puts_r+0x52>
    c582:	686c      	ldr	r4, [r5, #4]
    c584:	89a3      	ldrh	r3, [r4, #12]
    c586:	071b      	lsls	r3, r3, #28
    c588:	d51d      	bpl.n	c5c6 <_puts_r+0x66>
    c58a:	6923      	ldr	r3, [r4, #16]
    c58c:	b1db      	cbz	r3, c5c6 <_puts_r+0x66>
    c58e:	3e01      	subs	r6, #1
    c590:	68a3      	ldr	r3, [r4, #8]
    c592:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    c596:	3b01      	subs	r3, #1
    c598:	60a3      	str	r3, [r4, #8]
    c59a:	b9e9      	cbnz	r1, c5d8 <_puts_r+0x78>
    c59c:	2b00      	cmp	r3, #0
    c59e:	da2e      	bge.n	c5fe <_puts_r+0x9e>
    c5a0:	4622      	mov	r2, r4
    c5a2:	210a      	movs	r1, #10
    c5a4:	4628      	mov	r0, r5
    c5a6:	f000 f931 	bl	c80c <__swbuf_r>
    c5aa:	3001      	adds	r0, #1
    c5ac:	d011      	beq.n	c5d2 <_puts_r+0x72>
    c5ae:	200a      	movs	r0, #10
    c5b0:	bd70      	pop	{r4, r5, r6, pc}
    c5b2:	4b17      	ldr	r3, [pc, #92]	; (c610 <_puts_r+0xb0>)
    c5b4:	429c      	cmp	r4, r3
    c5b6:	d101      	bne.n	c5bc <_puts_r+0x5c>
    c5b8:	68ac      	ldr	r4, [r5, #8]
    c5ba:	e7e3      	b.n	c584 <_puts_r+0x24>
    c5bc:	4b15      	ldr	r3, [pc, #84]	; (c614 <_puts_r+0xb4>)
    c5be:	429c      	cmp	r4, r3
    c5c0:	bf08      	it	eq
    c5c2:	68ec      	ldreq	r4, [r5, #12]
    c5c4:	e7de      	b.n	c584 <_puts_r+0x24>
    c5c6:	4621      	mov	r1, r4
    c5c8:	4628      	mov	r0, r5
    c5ca:	f000 f971 	bl	c8b0 <__swsetup_r>
    c5ce:	2800      	cmp	r0, #0
    c5d0:	d0dd      	beq.n	c58e <_puts_r+0x2e>
    c5d2:	f04f 30ff 	mov.w	r0, #4294967295
    c5d6:	bd70      	pop	{r4, r5, r6, pc}
    c5d8:	2b00      	cmp	r3, #0
    c5da:	da04      	bge.n	c5e6 <_puts_r+0x86>
    c5dc:	69a2      	ldr	r2, [r4, #24]
    c5de:	4293      	cmp	r3, r2
    c5e0:	db06      	blt.n	c5f0 <_puts_r+0x90>
    c5e2:	290a      	cmp	r1, #10
    c5e4:	d004      	beq.n	c5f0 <_puts_r+0x90>
    c5e6:	6823      	ldr	r3, [r4, #0]
    c5e8:	1c5a      	adds	r2, r3, #1
    c5ea:	6022      	str	r2, [r4, #0]
    c5ec:	7019      	strb	r1, [r3, #0]
    c5ee:	e7cf      	b.n	c590 <_puts_r+0x30>
    c5f0:	4622      	mov	r2, r4
    c5f2:	4628      	mov	r0, r5
    c5f4:	f000 f90a 	bl	c80c <__swbuf_r>
    c5f8:	3001      	adds	r0, #1
    c5fa:	d1c9      	bne.n	c590 <_puts_r+0x30>
    c5fc:	e7e9      	b.n	c5d2 <_puts_r+0x72>
    c5fe:	6823      	ldr	r3, [r4, #0]
    c600:	200a      	movs	r0, #10
    c602:	1c5a      	adds	r2, r3, #1
    c604:	6022      	str	r2, [r4, #0]
    c606:	7018      	strb	r0, [r3, #0]
    c608:	bd70      	pop	{r4, r5, r6, pc}
    c60a:	bf00      	nop
    c60c:	0000e538 	.word	0x0000e538
    c610:	0000e558 	.word	0x0000e558
    c614:	0000e518 	.word	0x0000e518

0000c618 <puts>:
    c618:	4b02      	ldr	r3, [pc, #8]	; (c624 <puts+0xc>)
    c61a:	4601      	mov	r1, r0
    c61c:	6818      	ldr	r0, [r3, #0]
    c61e:	f7ff bf9f 	b.w	c560 <_puts_r>
    c622:	bf00      	nop
    c624:	20000558 	.word	0x20000558

0000c628 <_sbrk_r>:
    c628:	b538      	push	{r3, r4, r5, lr}
    c62a:	4c06      	ldr	r4, [pc, #24]	; (c644 <_sbrk_r+0x1c>)
    c62c:	2300      	movs	r3, #0
    c62e:	4605      	mov	r5, r0
    c630:	4608      	mov	r0, r1
    c632:	6023      	str	r3, [r4, #0]
    c634:	f7f9 fca6 	bl	5f84 <_sbrk>
    c638:	1c43      	adds	r3, r0, #1
    c63a:	d102      	bne.n	c642 <_sbrk_r+0x1a>
    c63c:	6823      	ldr	r3, [r4, #0]
    c63e:	b103      	cbz	r3, c642 <_sbrk_r+0x1a>
    c640:	602b      	str	r3, [r5, #0]
    c642:	bd38      	pop	{r3, r4, r5, pc}
    c644:	20007de8 	.word	0x20007de8

0000c648 <setbuf>:
    c648:	2900      	cmp	r1, #0
    c64a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    c64e:	bf0c      	ite	eq
    c650:	2202      	moveq	r2, #2
    c652:	2200      	movne	r2, #0
    c654:	f000 b800 	b.w	c658 <setvbuf>

0000c658 <setvbuf>:
    c658:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    c65c:	461d      	mov	r5, r3
    c65e:	4b51      	ldr	r3, [pc, #324]	; (c7a4 <setvbuf+0x14c>)
    c660:	681e      	ldr	r6, [r3, #0]
    c662:	4604      	mov	r4, r0
    c664:	460f      	mov	r7, r1
    c666:	4690      	mov	r8, r2
    c668:	b126      	cbz	r6, c674 <setvbuf+0x1c>
    c66a:	69b3      	ldr	r3, [r6, #24]
    c66c:	b913      	cbnz	r3, c674 <setvbuf+0x1c>
    c66e:	4630      	mov	r0, r6
    c670:	f000 fa7e 	bl	cb70 <__sinit>
    c674:	4b4c      	ldr	r3, [pc, #304]	; (c7a8 <setvbuf+0x150>)
    c676:	429c      	cmp	r4, r3
    c678:	d152      	bne.n	c720 <setvbuf+0xc8>
    c67a:	6874      	ldr	r4, [r6, #4]
    c67c:	f1b8 0f02 	cmp.w	r8, #2
    c680:	d006      	beq.n	c690 <setvbuf+0x38>
    c682:	f1b8 0f01 	cmp.w	r8, #1
    c686:	f200 8089 	bhi.w	c79c <setvbuf+0x144>
    c68a:	2d00      	cmp	r5, #0
    c68c:	f2c0 8086 	blt.w	c79c <setvbuf+0x144>
    c690:	4621      	mov	r1, r4
    c692:	4630      	mov	r0, r6
    c694:	f000 fa02 	bl	ca9c <_fflush_r>
    c698:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c69a:	b141      	cbz	r1, c6ae <setvbuf+0x56>
    c69c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    c6a0:	4299      	cmp	r1, r3
    c6a2:	d002      	beq.n	c6aa <setvbuf+0x52>
    c6a4:	4630      	mov	r0, r6
    c6a6:	f7ff fe97 	bl	c3d8 <_free_r>
    c6aa:	2300      	movs	r3, #0
    c6ac:	6363      	str	r3, [r4, #52]	; 0x34
    c6ae:	2300      	movs	r3, #0
    c6b0:	61a3      	str	r3, [r4, #24]
    c6b2:	6063      	str	r3, [r4, #4]
    c6b4:	89a3      	ldrh	r3, [r4, #12]
    c6b6:	061b      	lsls	r3, r3, #24
    c6b8:	d503      	bpl.n	c6c2 <setvbuf+0x6a>
    c6ba:	6921      	ldr	r1, [r4, #16]
    c6bc:	4630      	mov	r0, r6
    c6be:	f7ff fe8b 	bl	c3d8 <_free_r>
    c6c2:	89a3      	ldrh	r3, [r4, #12]
    c6c4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
    c6c8:	f023 0303 	bic.w	r3, r3, #3
    c6cc:	f1b8 0f02 	cmp.w	r8, #2
    c6d0:	81a3      	strh	r3, [r4, #12]
    c6d2:	d05d      	beq.n	c790 <setvbuf+0x138>
    c6d4:	ab01      	add	r3, sp, #4
    c6d6:	466a      	mov	r2, sp
    c6d8:	4621      	mov	r1, r4
    c6da:	4630      	mov	r0, r6
    c6dc:	f000 fad2 	bl	cc84 <__swhatbuf_r>
    c6e0:	89a3      	ldrh	r3, [r4, #12]
    c6e2:	4318      	orrs	r0, r3
    c6e4:	81a0      	strh	r0, [r4, #12]
    c6e6:	bb2d      	cbnz	r5, c734 <setvbuf+0xdc>
    c6e8:	9d00      	ldr	r5, [sp, #0]
    c6ea:	4628      	mov	r0, r5
    c6ec:	f7ff fe58 	bl	c3a0 <malloc>
    c6f0:	4607      	mov	r7, r0
    c6f2:	2800      	cmp	r0, #0
    c6f4:	d14e      	bne.n	c794 <setvbuf+0x13c>
    c6f6:	f8dd 9000 	ldr.w	r9, [sp]
    c6fa:	45a9      	cmp	r9, r5
    c6fc:	d13c      	bne.n	c778 <setvbuf+0x120>
    c6fe:	f04f 30ff 	mov.w	r0, #4294967295
    c702:	89a3      	ldrh	r3, [r4, #12]
    c704:	f043 0302 	orr.w	r3, r3, #2
    c708:	81a3      	strh	r3, [r4, #12]
    c70a:	2300      	movs	r3, #0
    c70c:	60a3      	str	r3, [r4, #8]
    c70e:	f104 0347 	add.w	r3, r4, #71	; 0x47
    c712:	6023      	str	r3, [r4, #0]
    c714:	6123      	str	r3, [r4, #16]
    c716:	2301      	movs	r3, #1
    c718:	6163      	str	r3, [r4, #20]
    c71a:	b003      	add	sp, #12
    c71c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    c720:	4b22      	ldr	r3, [pc, #136]	; (c7ac <setvbuf+0x154>)
    c722:	429c      	cmp	r4, r3
    c724:	d101      	bne.n	c72a <setvbuf+0xd2>
    c726:	68b4      	ldr	r4, [r6, #8]
    c728:	e7a8      	b.n	c67c <setvbuf+0x24>
    c72a:	4b21      	ldr	r3, [pc, #132]	; (c7b0 <setvbuf+0x158>)
    c72c:	429c      	cmp	r4, r3
    c72e:	bf08      	it	eq
    c730:	68f4      	ldreq	r4, [r6, #12]
    c732:	e7a3      	b.n	c67c <setvbuf+0x24>
    c734:	2f00      	cmp	r7, #0
    c736:	d0d8      	beq.n	c6ea <setvbuf+0x92>
    c738:	69b3      	ldr	r3, [r6, #24]
    c73a:	b913      	cbnz	r3, c742 <setvbuf+0xea>
    c73c:	4630      	mov	r0, r6
    c73e:	f000 fa17 	bl	cb70 <__sinit>
    c742:	f1b8 0f01 	cmp.w	r8, #1
    c746:	bf08      	it	eq
    c748:	89a3      	ldrheq	r3, [r4, #12]
    c74a:	6027      	str	r7, [r4, #0]
    c74c:	bf04      	itt	eq
    c74e:	f043 0301 	orreq.w	r3, r3, #1
    c752:	81a3      	strheq	r3, [r4, #12]
    c754:	89a3      	ldrh	r3, [r4, #12]
    c756:	6127      	str	r7, [r4, #16]
    c758:	f013 0008 	ands.w	r0, r3, #8
    c75c:	6165      	str	r5, [r4, #20]
    c75e:	d01b      	beq.n	c798 <setvbuf+0x140>
    c760:	f013 0001 	ands.w	r0, r3, #1
    c764:	bf18      	it	ne
    c766:	426d      	negne	r5, r5
    c768:	f04f 0300 	mov.w	r3, #0
    c76c:	bf1d      	ittte	ne
    c76e:	60a3      	strne	r3, [r4, #8]
    c770:	61a5      	strne	r5, [r4, #24]
    c772:	4618      	movne	r0, r3
    c774:	60a5      	streq	r5, [r4, #8]
    c776:	e7d0      	b.n	c71a <setvbuf+0xc2>
    c778:	4648      	mov	r0, r9
    c77a:	f7ff fe11 	bl	c3a0 <malloc>
    c77e:	4607      	mov	r7, r0
    c780:	2800      	cmp	r0, #0
    c782:	d0bc      	beq.n	c6fe <setvbuf+0xa6>
    c784:	89a3      	ldrh	r3, [r4, #12]
    c786:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    c78a:	81a3      	strh	r3, [r4, #12]
    c78c:	464d      	mov	r5, r9
    c78e:	e7d3      	b.n	c738 <setvbuf+0xe0>
    c790:	2000      	movs	r0, #0
    c792:	e7b6      	b.n	c702 <setvbuf+0xaa>
    c794:	46a9      	mov	r9, r5
    c796:	e7f5      	b.n	c784 <setvbuf+0x12c>
    c798:	60a0      	str	r0, [r4, #8]
    c79a:	e7be      	b.n	c71a <setvbuf+0xc2>
    c79c:	f04f 30ff 	mov.w	r0, #4294967295
    c7a0:	e7bb      	b.n	c71a <setvbuf+0xc2>
    c7a2:	bf00      	nop
    c7a4:	20000558 	.word	0x20000558
    c7a8:	0000e538 	.word	0x0000e538
    c7ac:	0000e558 	.word	0x0000e558
    c7b0:	0000e518 	.word	0x0000e518

0000c7b4 <siprintf>:
    c7b4:	b40e      	push	{r1, r2, r3}
    c7b6:	b500      	push	{lr}
    c7b8:	b09c      	sub	sp, #112	; 0x70
    c7ba:	f44f 7102 	mov.w	r1, #520	; 0x208
    c7be:	ab1d      	add	r3, sp, #116	; 0x74
    c7c0:	f8ad 1014 	strh.w	r1, [sp, #20]
    c7c4:	9002      	str	r0, [sp, #8]
    c7c6:	9006      	str	r0, [sp, #24]
    c7c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    c7cc:	480a      	ldr	r0, [pc, #40]	; (c7f8 <siprintf+0x44>)
    c7ce:	9104      	str	r1, [sp, #16]
    c7d0:	9107      	str	r1, [sp, #28]
    c7d2:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c7d6:	f853 2b04 	ldr.w	r2, [r3], #4
    c7da:	f8ad 1016 	strh.w	r1, [sp, #22]
    c7de:	6800      	ldr	r0, [r0, #0]
    c7e0:	9301      	str	r3, [sp, #4]
    c7e2:	a902      	add	r1, sp, #8
    c7e4:	f000 fb10 	bl	ce08 <_svfiprintf_r>
    c7e8:	9b02      	ldr	r3, [sp, #8]
    c7ea:	2200      	movs	r2, #0
    c7ec:	701a      	strb	r2, [r3, #0]
    c7ee:	b01c      	add	sp, #112	; 0x70
    c7f0:	f85d eb04 	ldr.w	lr, [sp], #4
    c7f4:	b003      	add	sp, #12
    c7f6:	4770      	bx	lr
    c7f8:	20000558 	.word	0x20000558

0000c7fc <strlen>:
    c7fc:	4603      	mov	r3, r0
    c7fe:	f813 2b01 	ldrb.w	r2, [r3], #1
    c802:	2a00      	cmp	r2, #0
    c804:	d1fb      	bne.n	c7fe <strlen+0x2>
    c806:	1a18      	subs	r0, r3, r0
    c808:	3801      	subs	r0, #1
    c80a:	4770      	bx	lr

0000c80c <__swbuf_r>:
    c80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c80e:	460e      	mov	r6, r1
    c810:	4614      	mov	r4, r2
    c812:	4605      	mov	r5, r0
    c814:	b118      	cbz	r0, c81e <__swbuf_r+0x12>
    c816:	6983      	ldr	r3, [r0, #24]
    c818:	b90b      	cbnz	r3, c81e <__swbuf_r+0x12>
    c81a:	f000 f9a9 	bl	cb70 <__sinit>
    c81e:	4b21      	ldr	r3, [pc, #132]	; (c8a4 <__swbuf_r+0x98>)
    c820:	429c      	cmp	r4, r3
    c822:	d12a      	bne.n	c87a <__swbuf_r+0x6e>
    c824:	686c      	ldr	r4, [r5, #4]
    c826:	69a3      	ldr	r3, [r4, #24]
    c828:	60a3      	str	r3, [r4, #8]
    c82a:	89a3      	ldrh	r3, [r4, #12]
    c82c:	071a      	lsls	r2, r3, #28
    c82e:	d52e      	bpl.n	c88e <__swbuf_r+0x82>
    c830:	6923      	ldr	r3, [r4, #16]
    c832:	b363      	cbz	r3, c88e <__swbuf_r+0x82>
    c834:	6923      	ldr	r3, [r4, #16]
    c836:	6820      	ldr	r0, [r4, #0]
    c838:	1ac0      	subs	r0, r0, r3
    c83a:	6963      	ldr	r3, [r4, #20]
    c83c:	b2f6      	uxtb	r6, r6
    c83e:	4298      	cmp	r0, r3
    c840:	4637      	mov	r7, r6
    c842:	db04      	blt.n	c84e <__swbuf_r+0x42>
    c844:	4621      	mov	r1, r4
    c846:	4628      	mov	r0, r5
    c848:	f000 f928 	bl	ca9c <_fflush_r>
    c84c:	bb28      	cbnz	r0, c89a <__swbuf_r+0x8e>
    c84e:	68a3      	ldr	r3, [r4, #8]
    c850:	3b01      	subs	r3, #1
    c852:	60a3      	str	r3, [r4, #8]
    c854:	6823      	ldr	r3, [r4, #0]
    c856:	1c5a      	adds	r2, r3, #1
    c858:	6022      	str	r2, [r4, #0]
    c85a:	701e      	strb	r6, [r3, #0]
    c85c:	6963      	ldr	r3, [r4, #20]
    c85e:	3001      	adds	r0, #1
    c860:	4298      	cmp	r0, r3
    c862:	d004      	beq.n	c86e <__swbuf_r+0x62>
    c864:	89a3      	ldrh	r3, [r4, #12]
    c866:	07db      	lsls	r3, r3, #31
    c868:	d519      	bpl.n	c89e <__swbuf_r+0x92>
    c86a:	2e0a      	cmp	r6, #10
    c86c:	d117      	bne.n	c89e <__swbuf_r+0x92>
    c86e:	4621      	mov	r1, r4
    c870:	4628      	mov	r0, r5
    c872:	f000 f913 	bl	ca9c <_fflush_r>
    c876:	b190      	cbz	r0, c89e <__swbuf_r+0x92>
    c878:	e00f      	b.n	c89a <__swbuf_r+0x8e>
    c87a:	4b0b      	ldr	r3, [pc, #44]	; (c8a8 <__swbuf_r+0x9c>)
    c87c:	429c      	cmp	r4, r3
    c87e:	d101      	bne.n	c884 <__swbuf_r+0x78>
    c880:	68ac      	ldr	r4, [r5, #8]
    c882:	e7d0      	b.n	c826 <__swbuf_r+0x1a>
    c884:	4b09      	ldr	r3, [pc, #36]	; (c8ac <__swbuf_r+0xa0>)
    c886:	429c      	cmp	r4, r3
    c888:	bf08      	it	eq
    c88a:	68ec      	ldreq	r4, [r5, #12]
    c88c:	e7cb      	b.n	c826 <__swbuf_r+0x1a>
    c88e:	4621      	mov	r1, r4
    c890:	4628      	mov	r0, r5
    c892:	f000 f80d 	bl	c8b0 <__swsetup_r>
    c896:	2800      	cmp	r0, #0
    c898:	d0cc      	beq.n	c834 <__swbuf_r+0x28>
    c89a:	f04f 37ff 	mov.w	r7, #4294967295
    c89e:	4638      	mov	r0, r7
    c8a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c8a2:	bf00      	nop
    c8a4:	0000e538 	.word	0x0000e538
    c8a8:	0000e558 	.word	0x0000e558
    c8ac:	0000e518 	.word	0x0000e518

0000c8b0 <__swsetup_r>:
    c8b0:	4b32      	ldr	r3, [pc, #200]	; (c97c <__swsetup_r+0xcc>)
    c8b2:	b570      	push	{r4, r5, r6, lr}
    c8b4:	681d      	ldr	r5, [r3, #0]
    c8b6:	4606      	mov	r6, r0
    c8b8:	460c      	mov	r4, r1
    c8ba:	b125      	cbz	r5, c8c6 <__swsetup_r+0x16>
    c8bc:	69ab      	ldr	r3, [r5, #24]
    c8be:	b913      	cbnz	r3, c8c6 <__swsetup_r+0x16>
    c8c0:	4628      	mov	r0, r5
    c8c2:	f000 f955 	bl	cb70 <__sinit>
    c8c6:	4b2e      	ldr	r3, [pc, #184]	; (c980 <__swsetup_r+0xd0>)
    c8c8:	429c      	cmp	r4, r3
    c8ca:	d10f      	bne.n	c8ec <__swsetup_r+0x3c>
    c8cc:	686c      	ldr	r4, [r5, #4]
    c8ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    c8d2:	b29a      	uxth	r2, r3
    c8d4:	0715      	lsls	r5, r2, #28
    c8d6:	d42c      	bmi.n	c932 <__swsetup_r+0x82>
    c8d8:	06d0      	lsls	r0, r2, #27
    c8da:	d411      	bmi.n	c900 <__swsetup_r+0x50>
    c8dc:	2209      	movs	r2, #9
    c8de:	6032      	str	r2, [r6, #0]
    c8e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c8e4:	81a3      	strh	r3, [r4, #12]
    c8e6:	f04f 30ff 	mov.w	r0, #4294967295
    c8ea:	bd70      	pop	{r4, r5, r6, pc}
    c8ec:	4b25      	ldr	r3, [pc, #148]	; (c984 <__swsetup_r+0xd4>)
    c8ee:	429c      	cmp	r4, r3
    c8f0:	d101      	bne.n	c8f6 <__swsetup_r+0x46>
    c8f2:	68ac      	ldr	r4, [r5, #8]
    c8f4:	e7eb      	b.n	c8ce <__swsetup_r+0x1e>
    c8f6:	4b24      	ldr	r3, [pc, #144]	; (c988 <__swsetup_r+0xd8>)
    c8f8:	429c      	cmp	r4, r3
    c8fa:	bf08      	it	eq
    c8fc:	68ec      	ldreq	r4, [r5, #12]
    c8fe:	e7e6      	b.n	c8ce <__swsetup_r+0x1e>
    c900:	0751      	lsls	r1, r2, #29
    c902:	d512      	bpl.n	c92a <__swsetup_r+0x7a>
    c904:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c906:	b141      	cbz	r1, c91a <__swsetup_r+0x6a>
    c908:	f104 0344 	add.w	r3, r4, #68	; 0x44
    c90c:	4299      	cmp	r1, r3
    c90e:	d002      	beq.n	c916 <__swsetup_r+0x66>
    c910:	4630      	mov	r0, r6
    c912:	f7ff fd61 	bl	c3d8 <_free_r>
    c916:	2300      	movs	r3, #0
    c918:	6363      	str	r3, [r4, #52]	; 0x34
    c91a:	89a3      	ldrh	r3, [r4, #12]
    c91c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    c920:	81a3      	strh	r3, [r4, #12]
    c922:	2300      	movs	r3, #0
    c924:	6063      	str	r3, [r4, #4]
    c926:	6923      	ldr	r3, [r4, #16]
    c928:	6023      	str	r3, [r4, #0]
    c92a:	89a3      	ldrh	r3, [r4, #12]
    c92c:	f043 0308 	orr.w	r3, r3, #8
    c930:	81a3      	strh	r3, [r4, #12]
    c932:	6923      	ldr	r3, [r4, #16]
    c934:	b94b      	cbnz	r3, c94a <__swsetup_r+0x9a>
    c936:	89a3      	ldrh	r3, [r4, #12]
    c938:	f403 7320 	and.w	r3, r3, #640	; 0x280
    c93c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    c940:	d003      	beq.n	c94a <__swsetup_r+0x9a>
    c942:	4621      	mov	r1, r4
    c944:	4630      	mov	r0, r6
    c946:	f000 f9c1 	bl	cccc <__smakebuf_r>
    c94a:	89a2      	ldrh	r2, [r4, #12]
    c94c:	f012 0301 	ands.w	r3, r2, #1
    c950:	d00c      	beq.n	c96c <__swsetup_r+0xbc>
    c952:	2300      	movs	r3, #0
    c954:	60a3      	str	r3, [r4, #8]
    c956:	6963      	ldr	r3, [r4, #20]
    c958:	425b      	negs	r3, r3
    c95a:	61a3      	str	r3, [r4, #24]
    c95c:	6923      	ldr	r3, [r4, #16]
    c95e:	b953      	cbnz	r3, c976 <__swsetup_r+0xc6>
    c960:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    c964:	f013 0080 	ands.w	r0, r3, #128	; 0x80
    c968:	d1ba      	bne.n	c8e0 <__swsetup_r+0x30>
    c96a:	bd70      	pop	{r4, r5, r6, pc}
    c96c:	0792      	lsls	r2, r2, #30
    c96e:	bf58      	it	pl
    c970:	6963      	ldrpl	r3, [r4, #20]
    c972:	60a3      	str	r3, [r4, #8]
    c974:	e7f2      	b.n	c95c <__swsetup_r+0xac>
    c976:	2000      	movs	r0, #0
    c978:	e7f7      	b.n	c96a <__swsetup_r+0xba>
    c97a:	bf00      	nop
    c97c:	20000558 	.word	0x20000558
    c980:	0000e538 	.word	0x0000e538
    c984:	0000e558 	.word	0x0000e558
    c988:	0000e518 	.word	0x0000e518

0000c98c <__sflush_r>:
    c98c:	898a      	ldrh	r2, [r1, #12]
    c98e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c992:	4605      	mov	r5, r0
    c994:	0710      	lsls	r0, r2, #28
    c996:	460c      	mov	r4, r1
    c998:	d45a      	bmi.n	ca50 <__sflush_r+0xc4>
    c99a:	684b      	ldr	r3, [r1, #4]
    c99c:	2b00      	cmp	r3, #0
    c99e:	dc05      	bgt.n	c9ac <__sflush_r+0x20>
    c9a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    c9a2:	2b00      	cmp	r3, #0
    c9a4:	dc02      	bgt.n	c9ac <__sflush_r+0x20>
    c9a6:	2000      	movs	r0, #0
    c9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c9ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    c9ae:	2e00      	cmp	r6, #0
    c9b0:	d0f9      	beq.n	c9a6 <__sflush_r+0x1a>
    c9b2:	2300      	movs	r3, #0
    c9b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    c9b8:	682f      	ldr	r7, [r5, #0]
    c9ba:	602b      	str	r3, [r5, #0]
    c9bc:	d033      	beq.n	ca26 <__sflush_r+0x9a>
    c9be:	6d60      	ldr	r0, [r4, #84]	; 0x54
    c9c0:	89a3      	ldrh	r3, [r4, #12]
    c9c2:	075a      	lsls	r2, r3, #29
    c9c4:	d505      	bpl.n	c9d2 <__sflush_r+0x46>
    c9c6:	6863      	ldr	r3, [r4, #4]
    c9c8:	1ac0      	subs	r0, r0, r3
    c9ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
    c9cc:	b10b      	cbz	r3, c9d2 <__sflush_r+0x46>
    c9ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
    c9d0:	1ac0      	subs	r0, r0, r3
    c9d2:	2300      	movs	r3, #0
    c9d4:	4602      	mov	r2, r0
    c9d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    c9d8:	6a21      	ldr	r1, [r4, #32]
    c9da:	4628      	mov	r0, r5
    c9dc:	47b0      	blx	r6
    c9de:	1c43      	adds	r3, r0, #1
    c9e0:	89a3      	ldrh	r3, [r4, #12]
    c9e2:	d106      	bne.n	c9f2 <__sflush_r+0x66>
    c9e4:	6829      	ldr	r1, [r5, #0]
    c9e6:	291d      	cmp	r1, #29
    c9e8:	d84b      	bhi.n	ca82 <__sflush_r+0xf6>
    c9ea:	4a2b      	ldr	r2, [pc, #172]	; (ca98 <__sflush_r+0x10c>)
    c9ec:	40ca      	lsrs	r2, r1
    c9ee:	07d6      	lsls	r6, r2, #31
    c9f0:	d547      	bpl.n	ca82 <__sflush_r+0xf6>
    c9f2:	2200      	movs	r2, #0
    c9f4:	6062      	str	r2, [r4, #4]
    c9f6:	04d9      	lsls	r1, r3, #19
    c9f8:	6922      	ldr	r2, [r4, #16]
    c9fa:	6022      	str	r2, [r4, #0]
    c9fc:	d504      	bpl.n	ca08 <__sflush_r+0x7c>
    c9fe:	1c42      	adds	r2, r0, #1
    ca00:	d101      	bne.n	ca06 <__sflush_r+0x7a>
    ca02:	682b      	ldr	r3, [r5, #0]
    ca04:	b903      	cbnz	r3, ca08 <__sflush_r+0x7c>
    ca06:	6560      	str	r0, [r4, #84]	; 0x54
    ca08:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ca0a:	602f      	str	r7, [r5, #0]
    ca0c:	2900      	cmp	r1, #0
    ca0e:	d0ca      	beq.n	c9a6 <__sflush_r+0x1a>
    ca10:	f104 0344 	add.w	r3, r4, #68	; 0x44
    ca14:	4299      	cmp	r1, r3
    ca16:	d002      	beq.n	ca1e <__sflush_r+0x92>
    ca18:	4628      	mov	r0, r5
    ca1a:	f7ff fcdd 	bl	c3d8 <_free_r>
    ca1e:	2000      	movs	r0, #0
    ca20:	6360      	str	r0, [r4, #52]	; 0x34
    ca22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ca26:	6a21      	ldr	r1, [r4, #32]
    ca28:	2301      	movs	r3, #1
    ca2a:	4628      	mov	r0, r5
    ca2c:	47b0      	blx	r6
    ca2e:	1c41      	adds	r1, r0, #1
    ca30:	d1c6      	bne.n	c9c0 <__sflush_r+0x34>
    ca32:	682b      	ldr	r3, [r5, #0]
    ca34:	2b00      	cmp	r3, #0
    ca36:	d0c3      	beq.n	c9c0 <__sflush_r+0x34>
    ca38:	2b1d      	cmp	r3, #29
    ca3a:	d001      	beq.n	ca40 <__sflush_r+0xb4>
    ca3c:	2b16      	cmp	r3, #22
    ca3e:	d101      	bne.n	ca44 <__sflush_r+0xb8>
    ca40:	602f      	str	r7, [r5, #0]
    ca42:	e7b0      	b.n	c9a6 <__sflush_r+0x1a>
    ca44:	89a3      	ldrh	r3, [r4, #12]
    ca46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    ca4a:	81a3      	strh	r3, [r4, #12]
    ca4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ca50:	690f      	ldr	r7, [r1, #16]
    ca52:	2f00      	cmp	r7, #0
    ca54:	d0a7      	beq.n	c9a6 <__sflush_r+0x1a>
    ca56:	0793      	lsls	r3, r2, #30
    ca58:	680e      	ldr	r6, [r1, #0]
    ca5a:	bf08      	it	eq
    ca5c:	694b      	ldreq	r3, [r1, #20]
    ca5e:	600f      	str	r7, [r1, #0]
    ca60:	bf18      	it	ne
    ca62:	2300      	movne	r3, #0
    ca64:	eba6 0807 	sub.w	r8, r6, r7
    ca68:	608b      	str	r3, [r1, #8]
    ca6a:	f1b8 0f00 	cmp.w	r8, #0
    ca6e:	dd9a      	ble.n	c9a6 <__sflush_r+0x1a>
    ca70:	4643      	mov	r3, r8
    ca72:	463a      	mov	r2, r7
    ca74:	6a21      	ldr	r1, [r4, #32]
    ca76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    ca78:	4628      	mov	r0, r5
    ca7a:	47b0      	blx	r6
    ca7c:	2800      	cmp	r0, #0
    ca7e:	dc07      	bgt.n	ca90 <__sflush_r+0x104>
    ca80:	89a3      	ldrh	r3, [r4, #12]
    ca82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    ca86:	81a3      	strh	r3, [r4, #12]
    ca88:	f04f 30ff 	mov.w	r0, #4294967295
    ca8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ca90:	4407      	add	r7, r0
    ca92:	eba8 0800 	sub.w	r8, r8, r0
    ca96:	e7e8      	b.n	ca6a <__sflush_r+0xde>
    ca98:	20400001 	.word	0x20400001

0000ca9c <_fflush_r>:
    ca9c:	b538      	push	{r3, r4, r5, lr}
    ca9e:	690b      	ldr	r3, [r1, #16]
    caa0:	4605      	mov	r5, r0
    caa2:	460c      	mov	r4, r1
    caa4:	b1db      	cbz	r3, cade <_fflush_r+0x42>
    caa6:	b118      	cbz	r0, cab0 <_fflush_r+0x14>
    caa8:	6983      	ldr	r3, [r0, #24]
    caaa:	b90b      	cbnz	r3, cab0 <_fflush_r+0x14>
    caac:	f000 f860 	bl	cb70 <__sinit>
    cab0:	4b0c      	ldr	r3, [pc, #48]	; (cae4 <_fflush_r+0x48>)
    cab2:	429c      	cmp	r4, r3
    cab4:	d109      	bne.n	caca <_fflush_r+0x2e>
    cab6:	686c      	ldr	r4, [r5, #4]
    cab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    cabc:	b17b      	cbz	r3, cade <_fflush_r+0x42>
    cabe:	4621      	mov	r1, r4
    cac0:	4628      	mov	r0, r5
    cac2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    cac6:	f7ff bf61 	b.w	c98c <__sflush_r>
    caca:	4b07      	ldr	r3, [pc, #28]	; (cae8 <_fflush_r+0x4c>)
    cacc:	429c      	cmp	r4, r3
    cace:	d101      	bne.n	cad4 <_fflush_r+0x38>
    cad0:	68ac      	ldr	r4, [r5, #8]
    cad2:	e7f1      	b.n	cab8 <_fflush_r+0x1c>
    cad4:	4b05      	ldr	r3, [pc, #20]	; (caec <_fflush_r+0x50>)
    cad6:	429c      	cmp	r4, r3
    cad8:	bf08      	it	eq
    cada:	68ec      	ldreq	r4, [r5, #12]
    cadc:	e7ec      	b.n	cab8 <_fflush_r+0x1c>
    cade:	2000      	movs	r0, #0
    cae0:	bd38      	pop	{r3, r4, r5, pc}
    cae2:	bf00      	nop
    cae4:	0000e538 	.word	0x0000e538
    cae8:	0000e558 	.word	0x0000e558
    caec:	0000e518 	.word	0x0000e518

0000caf0 <_cleanup_r>:
    caf0:	4901      	ldr	r1, [pc, #4]	; (caf8 <_cleanup_r+0x8>)
    caf2:	f000 b8a9 	b.w	cc48 <_fwalk_reent>
    caf6:	bf00      	nop
    caf8:	0000ca9d 	.word	0x0000ca9d

0000cafc <std.isra.0>:
    cafc:	2300      	movs	r3, #0
    cafe:	b510      	push	{r4, lr}
    cb00:	4604      	mov	r4, r0
    cb02:	6003      	str	r3, [r0, #0]
    cb04:	6043      	str	r3, [r0, #4]
    cb06:	6083      	str	r3, [r0, #8]
    cb08:	8181      	strh	r1, [r0, #12]
    cb0a:	6643      	str	r3, [r0, #100]	; 0x64
    cb0c:	81c2      	strh	r2, [r0, #14]
    cb0e:	6103      	str	r3, [r0, #16]
    cb10:	6143      	str	r3, [r0, #20]
    cb12:	6183      	str	r3, [r0, #24]
    cb14:	4619      	mov	r1, r3
    cb16:	2208      	movs	r2, #8
    cb18:	305c      	adds	r0, #92	; 0x5c
    cb1a:	f7ff fc54 	bl	c3c6 <memset>
    cb1e:	4b05      	ldr	r3, [pc, #20]	; (cb34 <std.isra.0+0x38>)
    cb20:	6263      	str	r3, [r4, #36]	; 0x24
    cb22:	4b05      	ldr	r3, [pc, #20]	; (cb38 <std.isra.0+0x3c>)
    cb24:	62a3      	str	r3, [r4, #40]	; 0x28
    cb26:	4b05      	ldr	r3, [pc, #20]	; (cb3c <std.isra.0+0x40>)
    cb28:	62e3      	str	r3, [r4, #44]	; 0x2c
    cb2a:	4b05      	ldr	r3, [pc, #20]	; (cb40 <std.isra.0+0x44>)
    cb2c:	6224      	str	r4, [r4, #32]
    cb2e:	6323      	str	r3, [r4, #48]	; 0x30
    cb30:	bd10      	pop	{r4, pc}
    cb32:	bf00      	nop
    cb34:	0000d599 	.word	0x0000d599
    cb38:	0000d5bb 	.word	0x0000d5bb
    cb3c:	0000d5f3 	.word	0x0000d5f3
    cb40:	0000d617 	.word	0x0000d617

0000cb44 <__sfmoreglue>:
    cb44:	b570      	push	{r4, r5, r6, lr}
    cb46:	1e4a      	subs	r2, r1, #1
    cb48:	2568      	movs	r5, #104	; 0x68
    cb4a:	4355      	muls	r5, r2
    cb4c:	460e      	mov	r6, r1
    cb4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
    cb52:	f7ff fc8f 	bl	c474 <_malloc_r>
    cb56:	4604      	mov	r4, r0
    cb58:	b140      	cbz	r0, cb6c <__sfmoreglue+0x28>
    cb5a:	2100      	movs	r1, #0
    cb5c:	e880 0042 	stmia.w	r0, {r1, r6}
    cb60:	300c      	adds	r0, #12
    cb62:	60a0      	str	r0, [r4, #8]
    cb64:	f105 0268 	add.w	r2, r5, #104	; 0x68
    cb68:	f7ff fc2d 	bl	c3c6 <memset>
    cb6c:	4620      	mov	r0, r4
    cb6e:	bd70      	pop	{r4, r5, r6, pc}

0000cb70 <__sinit>:
    cb70:	6983      	ldr	r3, [r0, #24]
    cb72:	b510      	push	{r4, lr}
    cb74:	4604      	mov	r4, r0
    cb76:	bb33      	cbnz	r3, cbc6 <__sinit+0x56>
    cb78:	6483      	str	r3, [r0, #72]	; 0x48
    cb7a:	64c3      	str	r3, [r0, #76]	; 0x4c
    cb7c:	6503      	str	r3, [r0, #80]	; 0x50
    cb7e:	4b12      	ldr	r3, [pc, #72]	; (cbc8 <__sinit+0x58>)
    cb80:	4a12      	ldr	r2, [pc, #72]	; (cbcc <__sinit+0x5c>)
    cb82:	681b      	ldr	r3, [r3, #0]
    cb84:	6282      	str	r2, [r0, #40]	; 0x28
    cb86:	4298      	cmp	r0, r3
    cb88:	bf04      	itt	eq
    cb8a:	2301      	moveq	r3, #1
    cb8c:	6183      	streq	r3, [r0, #24]
    cb8e:	f000 f81f 	bl	cbd0 <__sfp>
    cb92:	6060      	str	r0, [r4, #4]
    cb94:	4620      	mov	r0, r4
    cb96:	f000 f81b 	bl	cbd0 <__sfp>
    cb9a:	60a0      	str	r0, [r4, #8]
    cb9c:	4620      	mov	r0, r4
    cb9e:	f000 f817 	bl	cbd0 <__sfp>
    cba2:	2200      	movs	r2, #0
    cba4:	60e0      	str	r0, [r4, #12]
    cba6:	2104      	movs	r1, #4
    cba8:	6860      	ldr	r0, [r4, #4]
    cbaa:	f7ff ffa7 	bl	cafc <std.isra.0>
    cbae:	2201      	movs	r2, #1
    cbb0:	2109      	movs	r1, #9
    cbb2:	68a0      	ldr	r0, [r4, #8]
    cbb4:	f7ff ffa2 	bl	cafc <std.isra.0>
    cbb8:	2202      	movs	r2, #2
    cbba:	2112      	movs	r1, #18
    cbbc:	68e0      	ldr	r0, [r4, #12]
    cbbe:	f7ff ff9d 	bl	cafc <std.isra.0>
    cbc2:	2301      	movs	r3, #1
    cbc4:	61a3      	str	r3, [r4, #24]
    cbc6:	bd10      	pop	{r4, pc}
    cbc8:	0000e514 	.word	0x0000e514
    cbcc:	0000caf1 	.word	0x0000caf1

0000cbd0 <__sfp>:
    cbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cbd2:	4b1c      	ldr	r3, [pc, #112]	; (cc44 <__sfp+0x74>)
    cbd4:	681e      	ldr	r6, [r3, #0]
    cbd6:	69b3      	ldr	r3, [r6, #24]
    cbd8:	4607      	mov	r7, r0
    cbda:	b913      	cbnz	r3, cbe2 <__sfp+0x12>
    cbdc:	4630      	mov	r0, r6
    cbde:	f7ff ffc7 	bl	cb70 <__sinit>
    cbe2:	3648      	adds	r6, #72	; 0x48
    cbe4:	68b4      	ldr	r4, [r6, #8]
    cbe6:	6873      	ldr	r3, [r6, #4]
    cbe8:	3b01      	subs	r3, #1
    cbea:	d503      	bpl.n	cbf4 <__sfp+0x24>
    cbec:	6833      	ldr	r3, [r6, #0]
    cbee:	b133      	cbz	r3, cbfe <__sfp+0x2e>
    cbf0:	6836      	ldr	r6, [r6, #0]
    cbf2:	e7f7      	b.n	cbe4 <__sfp+0x14>
    cbf4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    cbf8:	b16d      	cbz	r5, cc16 <__sfp+0x46>
    cbfa:	3468      	adds	r4, #104	; 0x68
    cbfc:	e7f4      	b.n	cbe8 <__sfp+0x18>
    cbfe:	2104      	movs	r1, #4
    cc00:	4638      	mov	r0, r7
    cc02:	f7ff ff9f 	bl	cb44 <__sfmoreglue>
    cc06:	6030      	str	r0, [r6, #0]
    cc08:	2800      	cmp	r0, #0
    cc0a:	d1f1      	bne.n	cbf0 <__sfp+0x20>
    cc0c:	230c      	movs	r3, #12
    cc0e:	603b      	str	r3, [r7, #0]
    cc10:	4604      	mov	r4, r0
    cc12:	4620      	mov	r0, r4
    cc14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cc16:	f64f 73ff 	movw	r3, #65535	; 0xffff
    cc1a:	81e3      	strh	r3, [r4, #14]
    cc1c:	2301      	movs	r3, #1
    cc1e:	81a3      	strh	r3, [r4, #12]
    cc20:	6665      	str	r5, [r4, #100]	; 0x64
    cc22:	6025      	str	r5, [r4, #0]
    cc24:	60a5      	str	r5, [r4, #8]
    cc26:	6065      	str	r5, [r4, #4]
    cc28:	6125      	str	r5, [r4, #16]
    cc2a:	6165      	str	r5, [r4, #20]
    cc2c:	61a5      	str	r5, [r4, #24]
    cc2e:	2208      	movs	r2, #8
    cc30:	4629      	mov	r1, r5
    cc32:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    cc36:	f7ff fbc6 	bl	c3c6 <memset>
    cc3a:	6365      	str	r5, [r4, #52]	; 0x34
    cc3c:	63a5      	str	r5, [r4, #56]	; 0x38
    cc3e:	64a5      	str	r5, [r4, #72]	; 0x48
    cc40:	64e5      	str	r5, [r4, #76]	; 0x4c
    cc42:	e7e6      	b.n	cc12 <__sfp+0x42>
    cc44:	0000e514 	.word	0x0000e514

0000cc48 <_fwalk_reent>:
    cc48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    cc4c:	4680      	mov	r8, r0
    cc4e:	4689      	mov	r9, r1
    cc50:	f100 0448 	add.w	r4, r0, #72	; 0x48
    cc54:	2600      	movs	r6, #0
    cc56:	b914      	cbnz	r4, cc5e <_fwalk_reent+0x16>
    cc58:	4630      	mov	r0, r6
    cc5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    cc5e:	68a5      	ldr	r5, [r4, #8]
    cc60:	6867      	ldr	r7, [r4, #4]
    cc62:	3f01      	subs	r7, #1
    cc64:	d501      	bpl.n	cc6a <_fwalk_reent+0x22>
    cc66:	6824      	ldr	r4, [r4, #0]
    cc68:	e7f5      	b.n	cc56 <_fwalk_reent+0xe>
    cc6a:	89ab      	ldrh	r3, [r5, #12]
    cc6c:	2b01      	cmp	r3, #1
    cc6e:	d907      	bls.n	cc80 <_fwalk_reent+0x38>
    cc70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
    cc74:	3301      	adds	r3, #1
    cc76:	d003      	beq.n	cc80 <_fwalk_reent+0x38>
    cc78:	4629      	mov	r1, r5
    cc7a:	4640      	mov	r0, r8
    cc7c:	47c8      	blx	r9
    cc7e:	4306      	orrs	r6, r0
    cc80:	3568      	adds	r5, #104	; 0x68
    cc82:	e7ee      	b.n	cc62 <_fwalk_reent+0x1a>

0000cc84 <__swhatbuf_r>:
    cc84:	b570      	push	{r4, r5, r6, lr}
    cc86:	460e      	mov	r6, r1
    cc88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    cc8c:	2900      	cmp	r1, #0
    cc8e:	b090      	sub	sp, #64	; 0x40
    cc90:	4614      	mov	r4, r2
    cc92:	461d      	mov	r5, r3
    cc94:	da07      	bge.n	cca6 <__swhatbuf_r+0x22>
    cc96:	2300      	movs	r3, #0
    cc98:	602b      	str	r3, [r5, #0]
    cc9a:	89b3      	ldrh	r3, [r6, #12]
    cc9c:	061a      	lsls	r2, r3, #24
    cc9e:	d410      	bmi.n	ccc2 <__swhatbuf_r+0x3e>
    cca0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    cca4:	e00e      	b.n	ccc4 <__swhatbuf_r+0x40>
    cca6:	aa01      	add	r2, sp, #4
    cca8:	f000 fcdc 	bl	d664 <_fstat_r>
    ccac:	2800      	cmp	r0, #0
    ccae:	dbf2      	blt.n	cc96 <__swhatbuf_r+0x12>
    ccb0:	9a02      	ldr	r2, [sp, #8]
    ccb2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    ccb6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
    ccba:	425a      	negs	r2, r3
    ccbc:	415a      	adcs	r2, r3
    ccbe:	602a      	str	r2, [r5, #0]
    ccc0:	e7ee      	b.n	cca0 <__swhatbuf_r+0x1c>
    ccc2:	2340      	movs	r3, #64	; 0x40
    ccc4:	2000      	movs	r0, #0
    ccc6:	6023      	str	r3, [r4, #0]
    ccc8:	b010      	add	sp, #64	; 0x40
    ccca:	bd70      	pop	{r4, r5, r6, pc}

0000cccc <__smakebuf_r>:
    cccc:	898b      	ldrh	r3, [r1, #12]
    ccce:	b573      	push	{r0, r1, r4, r5, r6, lr}
    ccd0:	079d      	lsls	r5, r3, #30
    ccd2:	4606      	mov	r6, r0
    ccd4:	460c      	mov	r4, r1
    ccd6:	d507      	bpl.n	cce8 <__smakebuf_r+0x1c>
    ccd8:	f104 0347 	add.w	r3, r4, #71	; 0x47
    ccdc:	6023      	str	r3, [r4, #0]
    ccde:	6123      	str	r3, [r4, #16]
    cce0:	2301      	movs	r3, #1
    cce2:	6163      	str	r3, [r4, #20]
    cce4:	b002      	add	sp, #8
    cce6:	bd70      	pop	{r4, r5, r6, pc}
    cce8:	ab01      	add	r3, sp, #4
    ccea:	466a      	mov	r2, sp
    ccec:	f7ff ffca 	bl	cc84 <__swhatbuf_r>
    ccf0:	9900      	ldr	r1, [sp, #0]
    ccf2:	4605      	mov	r5, r0
    ccf4:	4630      	mov	r0, r6
    ccf6:	f7ff fbbd 	bl	c474 <_malloc_r>
    ccfa:	b948      	cbnz	r0, cd10 <__smakebuf_r+0x44>
    ccfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    cd00:	059a      	lsls	r2, r3, #22
    cd02:	d4ef      	bmi.n	cce4 <__smakebuf_r+0x18>
    cd04:	f023 0303 	bic.w	r3, r3, #3
    cd08:	f043 0302 	orr.w	r3, r3, #2
    cd0c:	81a3      	strh	r3, [r4, #12]
    cd0e:	e7e3      	b.n	ccd8 <__smakebuf_r+0xc>
    cd10:	4b0d      	ldr	r3, [pc, #52]	; (cd48 <__smakebuf_r+0x7c>)
    cd12:	62b3      	str	r3, [r6, #40]	; 0x28
    cd14:	89a3      	ldrh	r3, [r4, #12]
    cd16:	6020      	str	r0, [r4, #0]
    cd18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    cd1c:	81a3      	strh	r3, [r4, #12]
    cd1e:	9b00      	ldr	r3, [sp, #0]
    cd20:	6163      	str	r3, [r4, #20]
    cd22:	9b01      	ldr	r3, [sp, #4]
    cd24:	6120      	str	r0, [r4, #16]
    cd26:	b15b      	cbz	r3, cd40 <__smakebuf_r+0x74>
    cd28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    cd2c:	4630      	mov	r0, r6
    cd2e:	f000 fcab 	bl	d688 <_isatty_r>
    cd32:	b128      	cbz	r0, cd40 <__smakebuf_r+0x74>
    cd34:	89a3      	ldrh	r3, [r4, #12]
    cd36:	f023 0303 	bic.w	r3, r3, #3
    cd3a:	f043 0301 	orr.w	r3, r3, #1
    cd3e:	81a3      	strh	r3, [r4, #12]
    cd40:	89a3      	ldrh	r3, [r4, #12]
    cd42:	431d      	orrs	r5, r3
    cd44:	81a5      	strh	r5, [r4, #12]
    cd46:	e7cd      	b.n	cce4 <__smakebuf_r+0x18>
    cd48:	0000caf1 	.word	0x0000caf1

0000cd4c <__malloc_lock>:
    cd4c:	4770      	bx	lr

0000cd4e <__malloc_unlock>:
    cd4e:	4770      	bx	lr

0000cd50 <__ssputs_r>:
    cd50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    cd54:	688e      	ldr	r6, [r1, #8]
    cd56:	429e      	cmp	r6, r3
    cd58:	4682      	mov	sl, r0
    cd5a:	460c      	mov	r4, r1
    cd5c:	4691      	mov	r9, r2
    cd5e:	4698      	mov	r8, r3
    cd60:	d835      	bhi.n	cdce <__ssputs_r+0x7e>
    cd62:	898a      	ldrh	r2, [r1, #12]
    cd64:	f412 6f90 	tst.w	r2, #1152	; 0x480
    cd68:	d031      	beq.n	cdce <__ssputs_r+0x7e>
    cd6a:	6825      	ldr	r5, [r4, #0]
    cd6c:	6909      	ldr	r1, [r1, #16]
    cd6e:	1a6f      	subs	r7, r5, r1
    cd70:	6965      	ldr	r5, [r4, #20]
    cd72:	2302      	movs	r3, #2
    cd74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    cd78:	fb95 f5f3 	sdiv	r5, r5, r3
    cd7c:	f108 0301 	add.w	r3, r8, #1
    cd80:	443b      	add	r3, r7
    cd82:	429d      	cmp	r5, r3
    cd84:	bf38      	it	cc
    cd86:	461d      	movcc	r5, r3
    cd88:	0553      	lsls	r3, r2, #21
    cd8a:	d531      	bpl.n	cdf0 <__ssputs_r+0xa0>
    cd8c:	4629      	mov	r1, r5
    cd8e:	f7ff fb71 	bl	c474 <_malloc_r>
    cd92:	4606      	mov	r6, r0
    cd94:	b950      	cbnz	r0, cdac <__ssputs_r+0x5c>
    cd96:	230c      	movs	r3, #12
    cd98:	f8ca 3000 	str.w	r3, [sl]
    cd9c:	89a3      	ldrh	r3, [r4, #12]
    cd9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    cda2:	81a3      	strh	r3, [r4, #12]
    cda4:	f04f 30ff 	mov.w	r0, #4294967295
    cda8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    cdac:	463a      	mov	r2, r7
    cdae:	6921      	ldr	r1, [r4, #16]
    cdb0:	f7ff fafe 	bl	c3b0 <memcpy>
    cdb4:	89a3      	ldrh	r3, [r4, #12]
    cdb6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    cdba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    cdbe:	81a3      	strh	r3, [r4, #12]
    cdc0:	6126      	str	r6, [r4, #16]
    cdc2:	6165      	str	r5, [r4, #20]
    cdc4:	443e      	add	r6, r7
    cdc6:	1bed      	subs	r5, r5, r7
    cdc8:	6026      	str	r6, [r4, #0]
    cdca:	60a5      	str	r5, [r4, #8]
    cdcc:	4646      	mov	r6, r8
    cdce:	4546      	cmp	r6, r8
    cdd0:	bf28      	it	cs
    cdd2:	4646      	movcs	r6, r8
    cdd4:	4632      	mov	r2, r6
    cdd6:	4649      	mov	r1, r9
    cdd8:	6820      	ldr	r0, [r4, #0]
    cdda:	f000 fcc9 	bl	d770 <memmove>
    cdde:	68a3      	ldr	r3, [r4, #8]
    cde0:	1b9b      	subs	r3, r3, r6
    cde2:	60a3      	str	r3, [r4, #8]
    cde4:	6823      	ldr	r3, [r4, #0]
    cde6:	441e      	add	r6, r3
    cde8:	6026      	str	r6, [r4, #0]
    cdea:	2000      	movs	r0, #0
    cdec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    cdf0:	462a      	mov	r2, r5
    cdf2:	f000 fcd7 	bl	d7a4 <_realloc_r>
    cdf6:	4606      	mov	r6, r0
    cdf8:	2800      	cmp	r0, #0
    cdfa:	d1e1      	bne.n	cdc0 <__ssputs_r+0x70>
    cdfc:	6921      	ldr	r1, [r4, #16]
    cdfe:	4650      	mov	r0, sl
    ce00:	f7ff faea 	bl	c3d8 <_free_r>
    ce04:	e7c7      	b.n	cd96 <__ssputs_r+0x46>
	...

0000ce08 <_svfiprintf_r>:
    ce08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ce0c:	b09d      	sub	sp, #116	; 0x74
    ce0e:	4680      	mov	r8, r0
    ce10:	9303      	str	r3, [sp, #12]
    ce12:	898b      	ldrh	r3, [r1, #12]
    ce14:	061c      	lsls	r4, r3, #24
    ce16:	460d      	mov	r5, r1
    ce18:	4616      	mov	r6, r2
    ce1a:	d50f      	bpl.n	ce3c <_svfiprintf_r+0x34>
    ce1c:	690b      	ldr	r3, [r1, #16]
    ce1e:	b96b      	cbnz	r3, ce3c <_svfiprintf_r+0x34>
    ce20:	2140      	movs	r1, #64	; 0x40
    ce22:	f7ff fb27 	bl	c474 <_malloc_r>
    ce26:	6028      	str	r0, [r5, #0]
    ce28:	6128      	str	r0, [r5, #16]
    ce2a:	b928      	cbnz	r0, ce38 <_svfiprintf_r+0x30>
    ce2c:	230c      	movs	r3, #12
    ce2e:	f8c8 3000 	str.w	r3, [r8]
    ce32:	f04f 30ff 	mov.w	r0, #4294967295
    ce36:	e0c5      	b.n	cfc4 <_svfiprintf_r+0x1bc>
    ce38:	2340      	movs	r3, #64	; 0x40
    ce3a:	616b      	str	r3, [r5, #20]
    ce3c:	2300      	movs	r3, #0
    ce3e:	9309      	str	r3, [sp, #36]	; 0x24
    ce40:	2320      	movs	r3, #32
    ce42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    ce46:	2330      	movs	r3, #48	; 0x30
    ce48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    ce4c:	f04f 0b01 	mov.w	fp, #1
    ce50:	4637      	mov	r7, r6
    ce52:	463c      	mov	r4, r7
    ce54:	f814 3b01 	ldrb.w	r3, [r4], #1
    ce58:	2b00      	cmp	r3, #0
    ce5a:	d13c      	bne.n	ced6 <_svfiprintf_r+0xce>
    ce5c:	ebb7 0a06 	subs.w	sl, r7, r6
    ce60:	d00b      	beq.n	ce7a <_svfiprintf_r+0x72>
    ce62:	4653      	mov	r3, sl
    ce64:	4632      	mov	r2, r6
    ce66:	4629      	mov	r1, r5
    ce68:	4640      	mov	r0, r8
    ce6a:	f7ff ff71 	bl	cd50 <__ssputs_r>
    ce6e:	3001      	adds	r0, #1
    ce70:	f000 80a3 	beq.w	cfba <_svfiprintf_r+0x1b2>
    ce74:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ce76:	4453      	add	r3, sl
    ce78:	9309      	str	r3, [sp, #36]	; 0x24
    ce7a:	783b      	ldrb	r3, [r7, #0]
    ce7c:	2b00      	cmp	r3, #0
    ce7e:	f000 809c 	beq.w	cfba <_svfiprintf_r+0x1b2>
    ce82:	2300      	movs	r3, #0
    ce84:	f04f 32ff 	mov.w	r2, #4294967295
    ce88:	9304      	str	r3, [sp, #16]
    ce8a:	9307      	str	r3, [sp, #28]
    ce8c:	9205      	str	r2, [sp, #20]
    ce8e:	9306      	str	r3, [sp, #24]
    ce90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    ce94:	931a      	str	r3, [sp, #104]	; 0x68
    ce96:	2205      	movs	r2, #5
    ce98:	7821      	ldrb	r1, [r4, #0]
    ce9a:	4850      	ldr	r0, [pc, #320]	; (cfdc <_svfiprintf_r+0x1d4>)
    ce9c:	f000 fc18 	bl	d6d0 <memchr>
    cea0:	1c67      	adds	r7, r4, #1
    cea2:	9b04      	ldr	r3, [sp, #16]
    cea4:	b9d8      	cbnz	r0, cede <_svfiprintf_r+0xd6>
    cea6:	06d9      	lsls	r1, r3, #27
    cea8:	bf44      	itt	mi
    ceaa:	2220      	movmi	r2, #32
    ceac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    ceb0:	071a      	lsls	r2, r3, #28
    ceb2:	bf44      	itt	mi
    ceb4:	222b      	movmi	r2, #43	; 0x2b
    ceb6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    ceba:	7822      	ldrb	r2, [r4, #0]
    cebc:	2a2a      	cmp	r2, #42	; 0x2a
    cebe:	d016      	beq.n	ceee <_svfiprintf_r+0xe6>
    cec0:	9a07      	ldr	r2, [sp, #28]
    cec2:	2100      	movs	r1, #0
    cec4:	200a      	movs	r0, #10
    cec6:	4627      	mov	r7, r4
    cec8:	3401      	adds	r4, #1
    ceca:	783b      	ldrb	r3, [r7, #0]
    cecc:	3b30      	subs	r3, #48	; 0x30
    cece:	2b09      	cmp	r3, #9
    ced0:	d951      	bls.n	cf76 <_svfiprintf_r+0x16e>
    ced2:	b1c9      	cbz	r1, cf08 <_svfiprintf_r+0x100>
    ced4:	e011      	b.n	cefa <_svfiprintf_r+0xf2>
    ced6:	2b25      	cmp	r3, #37	; 0x25
    ced8:	d0c0      	beq.n	ce5c <_svfiprintf_r+0x54>
    ceda:	4627      	mov	r7, r4
    cedc:	e7b9      	b.n	ce52 <_svfiprintf_r+0x4a>
    cede:	4a3f      	ldr	r2, [pc, #252]	; (cfdc <_svfiprintf_r+0x1d4>)
    cee0:	1a80      	subs	r0, r0, r2
    cee2:	fa0b f000 	lsl.w	r0, fp, r0
    cee6:	4318      	orrs	r0, r3
    cee8:	9004      	str	r0, [sp, #16]
    ceea:	463c      	mov	r4, r7
    ceec:	e7d3      	b.n	ce96 <_svfiprintf_r+0x8e>
    ceee:	9a03      	ldr	r2, [sp, #12]
    cef0:	1d11      	adds	r1, r2, #4
    cef2:	6812      	ldr	r2, [r2, #0]
    cef4:	9103      	str	r1, [sp, #12]
    cef6:	2a00      	cmp	r2, #0
    cef8:	db01      	blt.n	cefe <_svfiprintf_r+0xf6>
    cefa:	9207      	str	r2, [sp, #28]
    cefc:	e004      	b.n	cf08 <_svfiprintf_r+0x100>
    cefe:	4252      	negs	r2, r2
    cf00:	f043 0302 	orr.w	r3, r3, #2
    cf04:	9207      	str	r2, [sp, #28]
    cf06:	9304      	str	r3, [sp, #16]
    cf08:	783b      	ldrb	r3, [r7, #0]
    cf0a:	2b2e      	cmp	r3, #46	; 0x2e
    cf0c:	d10e      	bne.n	cf2c <_svfiprintf_r+0x124>
    cf0e:	787b      	ldrb	r3, [r7, #1]
    cf10:	2b2a      	cmp	r3, #42	; 0x2a
    cf12:	f107 0101 	add.w	r1, r7, #1
    cf16:	d132      	bne.n	cf7e <_svfiprintf_r+0x176>
    cf18:	9b03      	ldr	r3, [sp, #12]
    cf1a:	1d1a      	adds	r2, r3, #4
    cf1c:	681b      	ldr	r3, [r3, #0]
    cf1e:	9203      	str	r2, [sp, #12]
    cf20:	2b00      	cmp	r3, #0
    cf22:	bfb8      	it	lt
    cf24:	f04f 33ff 	movlt.w	r3, #4294967295
    cf28:	3702      	adds	r7, #2
    cf2a:	9305      	str	r3, [sp, #20]
    cf2c:	4c2c      	ldr	r4, [pc, #176]	; (cfe0 <_svfiprintf_r+0x1d8>)
    cf2e:	7839      	ldrb	r1, [r7, #0]
    cf30:	2203      	movs	r2, #3
    cf32:	4620      	mov	r0, r4
    cf34:	f000 fbcc 	bl	d6d0 <memchr>
    cf38:	b138      	cbz	r0, cf4a <_svfiprintf_r+0x142>
    cf3a:	2340      	movs	r3, #64	; 0x40
    cf3c:	1b00      	subs	r0, r0, r4
    cf3e:	fa03 f000 	lsl.w	r0, r3, r0
    cf42:	9b04      	ldr	r3, [sp, #16]
    cf44:	4303      	orrs	r3, r0
    cf46:	9304      	str	r3, [sp, #16]
    cf48:	3701      	adds	r7, #1
    cf4a:	7839      	ldrb	r1, [r7, #0]
    cf4c:	4825      	ldr	r0, [pc, #148]	; (cfe4 <_svfiprintf_r+0x1dc>)
    cf4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    cf52:	2206      	movs	r2, #6
    cf54:	1c7e      	adds	r6, r7, #1
    cf56:	f000 fbbb 	bl	d6d0 <memchr>
    cf5a:	2800      	cmp	r0, #0
    cf5c:	d035      	beq.n	cfca <_svfiprintf_r+0x1c2>
    cf5e:	4b22      	ldr	r3, [pc, #136]	; (cfe8 <_svfiprintf_r+0x1e0>)
    cf60:	b9fb      	cbnz	r3, cfa2 <_svfiprintf_r+0x19a>
    cf62:	9b03      	ldr	r3, [sp, #12]
    cf64:	3307      	adds	r3, #7
    cf66:	f023 0307 	bic.w	r3, r3, #7
    cf6a:	3308      	adds	r3, #8
    cf6c:	9303      	str	r3, [sp, #12]
    cf6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    cf70:	444b      	add	r3, r9
    cf72:	9309      	str	r3, [sp, #36]	; 0x24
    cf74:	e76c      	b.n	ce50 <_svfiprintf_r+0x48>
    cf76:	fb00 3202 	mla	r2, r0, r2, r3
    cf7a:	2101      	movs	r1, #1
    cf7c:	e7a3      	b.n	cec6 <_svfiprintf_r+0xbe>
    cf7e:	2300      	movs	r3, #0
    cf80:	9305      	str	r3, [sp, #20]
    cf82:	4618      	mov	r0, r3
    cf84:	240a      	movs	r4, #10
    cf86:	460f      	mov	r7, r1
    cf88:	3101      	adds	r1, #1
    cf8a:	783a      	ldrb	r2, [r7, #0]
    cf8c:	3a30      	subs	r2, #48	; 0x30
    cf8e:	2a09      	cmp	r2, #9
    cf90:	d903      	bls.n	cf9a <_svfiprintf_r+0x192>
    cf92:	2b00      	cmp	r3, #0
    cf94:	d0ca      	beq.n	cf2c <_svfiprintf_r+0x124>
    cf96:	9005      	str	r0, [sp, #20]
    cf98:	e7c8      	b.n	cf2c <_svfiprintf_r+0x124>
    cf9a:	fb04 2000 	mla	r0, r4, r0, r2
    cf9e:	2301      	movs	r3, #1
    cfa0:	e7f1      	b.n	cf86 <_svfiprintf_r+0x17e>
    cfa2:	ab03      	add	r3, sp, #12
    cfa4:	9300      	str	r3, [sp, #0]
    cfa6:	462a      	mov	r2, r5
    cfa8:	4b10      	ldr	r3, [pc, #64]	; (cfec <_svfiprintf_r+0x1e4>)
    cfaa:	a904      	add	r1, sp, #16
    cfac:	4640      	mov	r0, r8
    cfae:	f3af 8000 	nop.w
    cfb2:	f1b0 3fff 	cmp.w	r0, #4294967295
    cfb6:	4681      	mov	r9, r0
    cfb8:	d1d9      	bne.n	cf6e <_svfiprintf_r+0x166>
    cfba:	89ab      	ldrh	r3, [r5, #12]
    cfbc:	065b      	lsls	r3, r3, #25
    cfbe:	f53f af38 	bmi.w	ce32 <_svfiprintf_r+0x2a>
    cfc2:	9809      	ldr	r0, [sp, #36]	; 0x24
    cfc4:	b01d      	add	sp, #116	; 0x74
    cfc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cfca:	ab03      	add	r3, sp, #12
    cfcc:	9300      	str	r3, [sp, #0]
    cfce:	462a      	mov	r2, r5
    cfd0:	4b06      	ldr	r3, [pc, #24]	; (cfec <_svfiprintf_r+0x1e4>)
    cfd2:	a904      	add	r1, sp, #16
    cfd4:	4640      	mov	r0, r8
    cfd6:	f000 f9bf 	bl	d358 <_printf_i>
    cfda:	e7ea      	b.n	cfb2 <_svfiprintf_r+0x1aa>
    cfdc:	0000e578 	.word	0x0000e578
    cfe0:	0000e57e 	.word	0x0000e57e
    cfe4:	0000e582 	.word	0x0000e582
    cfe8:	00000000 	.word	0x00000000
    cfec:	0000cd51 	.word	0x0000cd51

0000cff0 <__sfputc_r>:
    cff0:	6893      	ldr	r3, [r2, #8]
    cff2:	3b01      	subs	r3, #1
    cff4:	2b00      	cmp	r3, #0
    cff6:	b410      	push	{r4}
    cff8:	6093      	str	r3, [r2, #8]
    cffa:	da08      	bge.n	d00e <__sfputc_r+0x1e>
    cffc:	6994      	ldr	r4, [r2, #24]
    cffe:	42a3      	cmp	r3, r4
    d000:	db02      	blt.n	d008 <__sfputc_r+0x18>
    d002:	b2cb      	uxtb	r3, r1
    d004:	2b0a      	cmp	r3, #10
    d006:	d102      	bne.n	d00e <__sfputc_r+0x1e>
    d008:	bc10      	pop	{r4}
    d00a:	f7ff bbff 	b.w	c80c <__swbuf_r>
    d00e:	6813      	ldr	r3, [r2, #0]
    d010:	1c58      	adds	r0, r3, #1
    d012:	6010      	str	r0, [r2, #0]
    d014:	7019      	strb	r1, [r3, #0]
    d016:	b2c8      	uxtb	r0, r1
    d018:	bc10      	pop	{r4}
    d01a:	4770      	bx	lr

0000d01c <__sfputs_r>:
    d01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d01e:	4606      	mov	r6, r0
    d020:	460f      	mov	r7, r1
    d022:	4614      	mov	r4, r2
    d024:	18d5      	adds	r5, r2, r3
    d026:	42ac      	cmp	r4, r5
    d028:	d101      	bne.n	d02e <__sfputs_r+0x12>
    d02a:	2000      	movs	r0, #0
    d02c:	e007      	b.n	d03e <__sfputs_r+0x22>
    d02e:	463a      	mov	r2, r7
    d030:	f814 1b01 	ldrb.w	r1, [r4], #1
    d034:	4630      	mov	r0, r6
    d036:	f7ff ffdb 	bl	cff0 <__sfputc_r>
    d03a:	1c43      	adds	r3, r0, #1
    d03c:	d1f3      	bne.n	d026 <__sfputs_r+0xa>
    d03e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000d040 <_vfiprintf_r>:
    d040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d044:	b09d      	sub	sp, #116	; 0x74
    d046:	460c      	mov	r4, r1
    d048:	4617      	mov	r7, r2
    d04a:	9303      	str	r3, [sp, #12]
    d04c:	4606      	mov	r6, r0
    d04e:	b118      	cbz	r0, d058 <_vfiprintf_r+0x18>
    d050:	6983      	ldr	r3, [r0, #24]
    d052:	b90b      	cbnz	r3, d058 <_vfiprintf_r+0x18>
    d054:	f7ff fd8c 	bl	cb70 <__sinit>
    d058:	4b7c      	ldr	r3, [pc, #496]	; (d24c <_vfiprintf_r+0x20c>)
    d05a:	429c      	cmp	r4, r3
    d05c:	d157      	bne.n	d10e <_vfiprintf_r+0xce>
    d05e:	6874      	ldr	r4, [r6, #4]
    d060:	89a3      	ldrh	r3, [r4, #12]
    d062:	0718      	lsls	r0, r3, #28
    d064:	d55d      	bpl.n	d122 <_vfiprintf_r+0xe2>
    d066:	6923      	ldr	r3, [r4, #16]
    d068:	2b00      	cmp	r3, #0
    d06a:	d05a      	beq.n	d122 <_vfiprintf_r+0xe2>
    d06c:	2300      	movs	r3, #0
    d06e:	9309      	str	r3, [sp, #36]	; 0x24
    d070:	2320      	movs	r3, #32
    d072:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    d076:	2330      	movs	r3, #48	; 0x30
    d078:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    d07c:	f04f 0b01 	mov.w	fp, #1
    d080:	46b8      	mov	r8, r7
    d082:	4645      	mov	r5, r8
    d084:	f815 3b01 	ldrb.w	r3, [r5], #1
    d088:	2b00      	cmp	r3, #0
    d08a:	d155      	bne.n	d138 <_vfiprintf_r+0xf8>
    d08c:	ebb8 0a07 	subs.w	sl, r8, r7
    d090:	d00b      	beq.n	d0aa <_vfiprintf_r+0x6a>
    d092:	4653      	mov	r3, sl
    d094:	463a      	mov	r2, r7
    d096:	4621      	mov	r1, r4
    d098:	4630      	mov	r0, r6
    d09a:	f7ff ffbf 	bl	d01c <__sfputs_r>
    d09e:	3001      	adds	r0, #1
    d0a0:	f000 80c4 	beq.w	d22c <_vfiprintf_r+0x1ec>
    d0a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d0a6:	4453      	add	r3, sl
    d0a8:	9309      	str	r3, [sp, #36]	; 0x24
    d0aa:	f898 3000 	ldrb.w	r3, [r8]
    d0ae:	2b00      	cmp	r3, #0
    d0b0:	f000 80bc 	beq.w	d22c <_vfiprintf_r+0x1ec>
    d0b4:	2300      	movs	r3, #0
    d0b6:	f04f 32ff 	mov.w	r2, #4294967295
    d0ba:	9304      	str	r3, [sp, #16]
    d0bc:	9307      	str	r3, [sp, #28]
    d0be:	9205      	str	r2, [sp, #20]
    d0c0:	9306      	str	r3, [sp, #24]
    d0c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    d0c6:	931a      	str	r3, [sp, #104]	; 0x68
    d0c8:	2205      	movs	r2, #5
    d0ca:	7829      	ldrb	r1, [r5, #0]
    d0cc:	4860      	ldr	r0, [pc, #384]	; (d250 <_vfiprintf_r+0x210>)
    d0ce:	f000 faff 	bl	d6d0 <memchr>
    d0d2:	f105 0801 	add.w	r8, r5, #1
    d0d6:	9b04      	ldr	r3, [sp, #16]
    d0d8:	2800      	cmp	r0, #0
    d0da:	d131      	bne.n	d140 <_vfiprintf_r+0x100>
    d0dc:	06d9      	lsls	r1, r3, #27
    d0de:	bf44      	itt	mi
    d0e0:	2220      	movmi	r2, #32
    d0e2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    d0e6:	071a      	lsls	r2, r3, #28
    d0e8:	bf44      	itt	mi
    d0ea:	222b      	movmi	r2, #43	; 0x2b
    d0ec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    d0f0:	782a      	ldrb	r2, [r5, #0]
    d0f2:	2a2a      	cmp	r2, #42	; 0x2a
    d0f4:	d02c      	beq.n	d150 <_vfiprintf_r+0x110>
    d0f6:	9a07      	ldr	r2, [sp, #28]
    d0f8:	2100      	movs	r1, #0
    d0fa:	200a      	movs	r0, #10
    d0fc:	46a8      	mov	r8, r5
    d0fe:	3501      	adds	r5, #1
    d100:	f898 3000 	ldrb.w	r3, [r8]
    d104:	3b30      	subs	r3, #48	; 0x30
    d106:	2b09      	cmp	r3, #9
    d108:	d96d      	bls.n	d1e6 <_vfiprintf_r+0x1a6>
    d10a:	b371      	cbz	r1, d16a <_vfiprintf_r+0x12a>
    d10c:	e026      	b.n	d15c <_vfiprintf_r+0x11c>
    d10e:	4b51      	ldr	r3, [pc, #324]	; (d254 <_vfiprintf_r+0x214>)
    d110:	429c      	cmp	r4, r3
    d112:	d101      	bne.n	d118 <_vfiprintf_r+0xd8>
    d114:	68b4      	ldr	r4, [r6, #8]
    d116:	e7a3      	b.n	d060 <_vfiprintf_r+0x20>
    d118:	4b4f      	ldr	r3, [pc, #316]	; (d258 <_vfiprintf_r+0x218>)
    d11a:	429c      	cmp	r4, r3
    d11c:	bf08      	it	eq
    d11e:	68f4      	ldreq	r4, [r6, #12]
    d120:	e79e      	b.n	d060 <_vfiprintf_r+0x20>
    d122:	4621      	mov	r1, r4
    d124:	4630      	mov	r0, r6
    d126:	f7ff fbc3 	bl	c8b0 <__swsetup_r>
    d12a:	2800      	cmp	r0, #0
    d12c:	d09e      	beq.n	d06c <_vfiprintf_r+0x2c>
    d12e:	f04f 30ff 	mov.w	r0, #4294967295
    d132:	b01d      	add	sp, #116	; 0x74
    d134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d138:	2b25      	cmp	r3, #37	; 0x25
    d13a:	d0a7      	beq.n	d08c <_vfiprintf_r+0x4c>
    d13c:	46a8      	mov	r8, r5
    d13e:	e7a0      	b.n	d082 <_vfiprintf_r+0x42>
    d140:	4a43      	ldr	r2, [pc, #268]	; (d250 <_vfiprintf_r+0x210>)
    d142:	1a80      	subs	r0, r0, r2
    d144:	fa0b f000 	lsl.w	r0, fp, r0
    d148:	4318      	orrs	r0, r3
    d14a:	9004      	str	r0, [sp, #16]
    d14c:	4645      	mov	r5, r8
    d14e:	e7bb      	b.n	d0c8 <_vfiprintf_r+0x88>
    d150:	9a03      	ldr	r2, [sp, #12]
    d152:	1d11      	adds	r1, r2, #4
    d154:	6812      	ldr	r2, [r2, #0]
    d156:	9103      	str	r1, [sp, #12]
    d158:	2a00      	cmp	r2, #0
    d15a:	db01      	blt.n	d160 <_vfiprintf_r+0x120>
    d15c:	9207      	str	r2, [sp, #28]
    d15e:	e004      	b.n	d16a <_vfiprintf_r+0x12a>
    d160:	4252      	negs	r2, r2
    d162:	f043 0302 	orr.w	r3, r3, #2
    d166:	9207      	str	r2, [sp, #28]
    d168:	9304      	str	r3, [sp, #16]
    d16a:	f898 3000 	ldrb.w	r3, [r8]
    d16e:	2b2e      	cmp	r3, #46	; 0x2e
    d170:	d110      	bne.n	d194 <_vfiprintf_r+0x154>
    d172:	f898 3001 	ldrb.w	r3, [r8, #1]
    d176:	2b2a      	cmp	r3, #42	; 0x2a
    d178:	f108 0101 	add.w	r1, r8, #1
    d17c:	d137      	bne.n	d1ee <_vfiprintf_r+0x1ae>
    d17e:	9b03      	ldr	r3, [sp, #12]
    d180:	1d1a      	adds	r2, r3, #4
    d182:	681b      	ldr	r3, [r3, #0]
    d184:	9203      	str	r2, [sp, #12]
    d186:	2b00      	cmp	r3, #0
    d188:	bfb8      	it	lt
    d18a:	f04f 33ff 	movlt.w	r3, #4294967295
    d18e:	f108 0802 	add.w	r8, r8, #2
    d192:	9305      	str	r3, [sp, #20]
    d194:	4d31      	ldr	r5, [pc, #196]	; (d25c <_vfiprintf_r+0x21c>)
    d196:	f898 1000 	ldrb.w	r1, [r8]
    d19a:	2203      	movs	r2, #3
    d19c:	4628      	mov	r0, r5
    d19e:	f000 fa97 	bl	d6d0 <memchr>
    d1a2:	b140      	cbz	r0, d1b6 <_vfiprintf_r+0x176>
    d1a4:	2340      	movs	r3, #64	; 0x40
    d1a6:	1b40      	subs	r0, r0, r5
    d1a8:	fa03 f000 	lsl.w	r0, r3, r0
    d1ac:	9b04      	ldr	r3, [sp, #16]
    d1ae:	4303      	orrs	r3, r0
    d1b0:	9304      	str	r3, [sp, #16]
    d1b2:	f108 0801 	add.w	r8, r8, #1
    d1b6:	f898 1000 	ldrb.w	r1, [r8]
    d1ba:	4829      	ldr	r0, [pc, #164]	; (d260 <_vfiprintf_r+0x220>)
    d1bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    d1c0:	2206      	movs	r2, #6
    d1c2:	f108 0701 	add.w	r7, r8, #1
    d1c6:	f000 fa83 	bl	d6d0 <memchr>
    d1ca:	2800      	cmp	r0, #0
    d1cc:	d034      	beq.n	d238 <_vfiprintf_r+0x1f8>
    d1ce:	4b25      	ldr	r3, [pc, #148]	; (d264 <_vfiprintf_r+0x224>)
    d1d0:	bb03      	cbnz	r3, d214 <_vfiprintf_r+0x1d4>
    d1d2:	9b03      	ldr	r3, [sp, #12]
    d1d4:	3307      	adds	r3, #7
    d1d6:	f023 0307 	bic.w	r3, r3, #7
    d1da:	3308      	adds	r3, #8
    d1dc:	9303      	str	r3, [sp, #12]
    d1de:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d1e0:	444b      	add	r3, r9
    d1e2:	9309      	str	r3, [sp, #36]	; 0x24
    d1e4:	e74c      	b.n	d080 <_vfiprintf_r+0x40>
    d1e6:	fb00 3202 	mla	r2, r0, r2, r3
    d1ea:	2101      	movs	r1, #1
    d1ec:	e786      	b.n	d0fc <_vfiprintf_r+0xbc>
    d1ee:	2300      	movs	r3, #0
    d1f0:	9305      	str	r3, [sp, #20]
    d1f2:	4618      	mov	r0, r3
    d1f4:	250a      	movs	r5, #10
    d1f6:	4688      	mov	r8, r1
    d1f8:	3101      	adds	r1, #1
    d1fa:	f898 2000 	ldrb.w	r2, [r8]
    d1fe:	3a30      	subs	r2, #48	; 0x30
    d200:	2a09      	cmp	r2, #9
    d202:	d903      	bls.n	d20c <_vfiprintf_r+0x1cc>
    d204:	2b00      	cmp	r3, #0
    d206:	d0c5      	beq.n	d194 <_vfiprintf_r+0x154>
    d208:	9005      	str	r0, [sp, #20]
    d20a:	e7c3      	b.n	d194 <_vfiprintf_r+0x154>
    d20c:	fb05 2000 	mla	r0, r5, r0, r2
    d210:	2301      	movs	r3, #1
    d212:	e7f0      	b.n	d1f6 <_vfiprintf_r+0x1b6>
    d214:	ab03      	add	r3, sp, #12
    d216:	9300      	str	r3, [sp, #0]
    d218:	4622      	mov	r2, r4
    d21a:	4b13      	ldr	r3, [pc, #76]	; (d268 <_vfiprintf_r+0x228>)
    d21c:	a904      	add	r1, sp, #16
    d21e:	4630      	mov	r0, r6
    d220:	f3af 8000 	nop.w
    d224:	f1b0 3fff 	cmp.w	r0, #4294967295
    d228:	4681      	mov	r9, r0
    d22a:	d1d8      	bne.n	d1de <_vfiprintf_r+0x19e>
    d22c:	89a3      	ldrh	r3, [r4, #12]
    d22e:	065b      	lsls	r3, r3, #25
    d230:	f53f af7d 	bmi.w	d12e <_vfiprintf_r+0xee>
    d234:	9809      	ldr	r0, [sp, #36]	; 0x24
    d236:	e77c      	b.n	d132 <_vfiprintf_r+0xf2>
    d238:	ab03      	add	r3, sp, #12
    d23a:	9300      	str	r3, [sp, #0]
    d23c:	4622      	mov	r2, r4
    d23e:	4b0a      	ldr	r3, [pc, #40]	; (d268 <_vfiprintf_r+0x228>)
    d240:	a904      	add	r1, sp, #16
    d242:	4630      	mov	r0, r6
    d244:	f000 f888 	bl	d358 <_printf_i>
    d248:	e7ec      	b.n	d224 <_vfiprintf_r+0x1e4>
    d24a:	bf00      	nop
    d24c:	0000e538 	.word	0x0000e538
    d250:	0000e578 	.word	0x0000e578
    d254:	0000e558 	.word	0x0000e558
    d258:	0000e518 	.word	0x0000e518
    d25c:	0000e57e 	.word	0x0000e57e
    d260:	0000e582 	.word	0x0000e582
    d264:	00000000 	.word	0x00000000
    d268:	0000d01d 	.word	0x0000d01d

0000d26c <_printf_common>:
    d26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d270:	4691      	mov	r9, r2
    d272:	461f      	mov	r7, r3
    d274:	688a      	ldr	r2, [r1, #8]
    d276:	690b      	ldr	r3, [r1, #16]
    d278:	f8dd 8020 	ldr.w	r8, [sp, #32]
    d27c:	4293      	cmp	r3, r2
    d27e:	bfb8      	it	lt
    d280:	4613      	movlt	r3, r2
    d282:	f8c9 3000 	str.w	r3, [r9]
    d286:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    d28a:	4606      	mov	r6, r0
    d28c:	460c      	mov	r4, r1
    d28e:	b112      	cbz	r2, d296 <_printf_common+0x2a>
    d290:	3301      	adds	r3, #1
    d292:	f8c9 3000 	str.w	r3, [r9]
    d296:	6823      	ldr	r3, [r4, #0]
    d298:	0699      	lsls	r1, r3, #26
    d29a:	bf42      	ittt	mi
    d29c:	f8d9 3000 	ldrmi.w	r3, [r9]
    d2a0:	3302      	addmi	r3, #2
    d2a2:	f8c9 3000 	strmi.w	r3, [r9]
    d2a6:	6825      	ldr	r5, [r4, #0]
    d2a8:	f015 0506 	ands.w	r5, r5, #6
    d2ac:	d107      	bne.n	d2be <_printf_common+0x52>
    d2ae:	f104 0a19 	add.w	sl, r4, #25
    d2b2:	68e3      	ldr	r3, [r4, #12]
    d2b4:	f8d9 2000 	ldr.w	r2, [r9]
    d2b8:	1a9b      	subs	r3, r3, r2
    d2ba:	429d      	cmp	r5, r3
    d2bc:	db29      	blt.n	d312 <_printf_common+0xa6>
    d2be:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    d2c2:	6822      	ldr	r2, [r4, #0]
    d2c4:	3300      	adds	r3, #0
    d2c6:	bf18      	it	ne
    d2c8:	2301      	movne	r3, #1
    d2ca:	0692      	lsls	r2, r2, #26
    d2cc:	d42e      	bmi.n	d32c <_printf_common+0xc0>
    d2ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
    d2d2:	4639      	mov	r1, r7
    d2d4:	4630      	mov	r0, r6
    d2d6:	47c0      	blx	r8
    d2d8:	3001      	adds	r0, #1
    d2da:	d021      	beq.n	d320 <_printf_common+0xb4>
    d2dc:	6823      	ldr	r3, [r4, #0]
    d2de:	68e5      	ldr	r5, [r4, #12]
    d2e0:	f8d9 2000 	ldr.w	r2, [r9]
    d2e4:	f003 0306 	and.w	r3, r3, #6
    d2e8:	2b04      	cmp	r3, #4
    d2ea:	bf08      	it	eq
    d2ec:	1aad      	subeq	r5, r5, r2
    d2ee:	68a3      	ldr	r3, [r4, #8]
    d2f0:	6922      	ldr	r2, [r4, #16]
    d2f2:	bf0c      	ite	eq
    d2f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    d2f8:	2500      	movne	r5, #0
    d2fa:	4293      	cmp	r3, r2
    d2fc:	bfc4      	itt	gt
    d2fe:	1a9b      	subgt	r3, r3, r2
    d300:	18ed      	addgt	r5, r5, r3
    d302:	f04f 0900 	mov.w	r9, #0
    d306:	341a      	adds	r4, #26
    d308:	454d      	cmp	r5, r9
    d30a:	d11b      	bne.n	d344 <_printf_common+0xd8>
    d30c:	2000      	movs	r0, #0
    d30e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d312:	2301      	movs	r3, #1
    d314:	4652      	mov	r2, sl
    d316:	4639      	mov	r1, r7
    d318:	4630      	mov	r0, r6
    d31a:	47c0      	blx	r8
    d31c:	3001      	adds	r0, #1
    d31e:	d103      	bne.n	d328 <_printf_common+0xbc>
    d320:	f04f 30ff 	mov.w	r0, #4294967295
    d324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d328:	3501      	adds	r5, #1
    d32a:	e7c2      	b.n	d2b2 <_printf_common+0x46>
    d32c:	18e1      	adds	r1, r4, r3
    d32e:	1c5a      	adds	r2, r3, #1
    d330:	2030      	movs	r0, #48	; 0x30
    d332:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    d336:	4422      	add	r2, r4
    d338:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    d33c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    d340:	3302      	adds	r3, #2
    d342:	e7c4      	b.n	d2ce <_printf_common+0x62>
    d344:	2301      	movs	r3, #1
    d346:	4622      	mov	r2, r4
    d348:	4639      	mov	r1, r7
    d34a:	4630      	mov	r0, r6
    d34c:	47c0      	blx	r8
    d34e:	3001      	adds	r0, #1
    d350:	d0e6      	beq.n	d320 <_printf_common+0xb4>
    d352:	f109 0901 	add.w	r9, r9, #1
    d356:	e7d7      	b.n	d308 <_printf_common+0x9c>

0000d358 <_printf_i>:
    d358:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    d35c:	4617      	mov	r7, r2
    d35e:	7e0a      	ldrb	r2, [r1, #24]
    d360:	b085      	sub	sp, #20
    d362:	2a6e      	cmp	r2, #110	; 0x6e
    d364:	4698      	mov	r8, r3
    d366:	4606      	mov	r6, r0
    d368:	460c      	mov	r4, r1
    d36a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    d36c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    d370:	f000 80bc 	beq.w	d4ec <_printf_i+0x194>
    d374:	d81a      	bhi.n	d3ac <_printf_i+0x54>
    d376:	2a63      	cmp	r2, #99	; 0x63
    d378:	d02e      	beq.n	d3d8 <_printf_i+0x80>
    d37a:	d80a      	bhi.n	d392 <_printf_i+0x3a>
    d37c:	2a00      	cmp	r2, #0
    d37e:	f000 80c8 	beq.w	d512 <_printf_i+0x1ba>
    d382:	2a58      	cmp	r2, #88	; 0x58
    d384:	f000 808a 	beq.w	d49c <_printf_i+0x144>
    d388:	f104 0542 	add.w	r5, r4, #66	; 0x42
    d38c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    d390:	e02a      	b.n	d3e8 <_printf_i+0x90>
    d392:	2a64      	cmp	r2, #100	; 0x64
    d394:	d001      	beq.n	d39a <_printf_i+0x42>
    d396:	2a69      	cmp	r2, #105	; 0x69
    d398:	d1f6      	bne.n	d388 <_printf_i+0x30>
    d39a:	6821      	ldr	r1, [r4, #0]
    d39c:	681a      	ldr	r2, [r3, #0]
    d39e:	f011 0f80 	tst.w	r1, #128	; 0x80
    d3a2:	d023      	beq.n	d3ec <_printf_i+0x94>
    d3a4:	1d11      	adds	r1, r2, #4
    d3a6:	6019      	str	r1, [r3, #0]
    d3a8:	6813      	ldr	r3, [r2, #0]
    d3aa:	e027      	b.n	d3fc <_printf_i+0xa4>
    d3ac:	2a73      	cmp	r2, #115	; 0x73
    d3ae:	f000 80b4 	beq.w	d51a <_printf_i+0x1c2>
    d3b2:	d808      	bhi.n	d3c6 <_printf_i+0x6e>
    d3b4:	2a6f      	cmp	r2, #111	; 0x6f
    d3b6:	d02a      	beq.n	d40e <_printf_i+0xb6>
    d3b8:	2a70      	cmp	r2, #112	; 0x70
    d3ba:	d1e5      	bne.n	d388 <_printf_i+0x30>
    d3bc:	680a      	ldr	r2, [r1, #0]
    d3be:	f042 0220 	orr.w	r2, r2, #32
    d3c2:	600a      	str	r2, [r1, #0]
    d3c4:	e003      	b.n	d3ce <_printf_i+0x76>
    d3c6:	2a75      	cmp	r2, #117	; 0x75
    d3c8:	d021      	beq.n	d40e <_printf_i+0xb6>
    d3ca:	2a78      	cmp	r2, #120	; 0x78
    d3cc:	d1dc      	bne.n	d388 <_printf_i+0x30>
    d3ce:	2278      	movs	r2, #120	; 0x78
    d3d0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    d3d4:	496e      	ldr	r1, [pc, #440]	; (d590 <_printf_i+0x238>)
    d3d6:	e064      	b.n	d4a2 <_printf_i+0x14a>
    d3d8:	681a      	ldr	r2, [r3, #0]
    d3da:	f101 0542 	add.w	r5, r1, #66	; 0x42
    d3de:	1d11      	adds	r1, r2, #4
    d3e0:	6019      	str	r1, [r3, #0]
    d3e2:	6813      	ldr	r3, [r2, #0]
    d3e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    d3e8:	2301      	movs	r3, #1
    d3ea:	e0a3      	b.n	d534 <_printf_i+0x1dc>
    d3ec:	f011 0f40 	tst.w	r1, #64	; 0x40
    d3f0:	f102 0104 	add.w	r1, r2, #4
    d3f4:	6019      	str	r1, [r3, #0]
    d3f6:	d0d7      	beq.n	d3a8 <_printf_i+0x50>
    d3f8:	f9b2 3000 	ldrsh.w	r3, [r2]
    d3fc:	2b00      	cmp	r3, #0
    d3fe:	da03      	bge.n	d408 <_printf_i+0xb0>
    d400:	222d      	movs	r2, #45	; 0x2d
    d402:	425b      	negs	r3, r3
    d404:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    d408:	4962      	ldr	r1, [pc, #392]	; (d594 <_printf_i+0x23c>)
    d40a:	220a      	movs	r2, #10
    d40c:	e017      	b.n	d43e <_printf_i+0xe6>
    d40e:	6820      	ldr	r0, [r4, #0]
    d410:	6819      	ldr	r1, [r3, #0]
    d412:	f010 0f80 	tst.w	r0, #128	; 0x80
    d416:	d003      	beq.n	d420 <_printf_i+0xc8>
    d418:	1d08      	adds	r0, r1, #4
    d41a:	6018      	str	r0, [r3, #0]
    d41c:	680b      	ldr	r3, [r1, #0]
    d41e:	e006      	b.n	d42e <_printf_i+0xd6>
    d420:	f010 0f40 	tst.w	r0, #64	; 0x40
    d424:	f101 0004 	add.w	r0, r1, #4
    d428:	6018      	str	r0, [r3, #0]
    d42a:	d0f7      	beq.n	d41c <_printf_i+0xc4>
    d42c:	880b      	ldrh	r3, [r1, #0]
    d42e:	4959      	ldr	r1, [pc, #356]	; (d594 <_printf_i+0x23c>)
    d430:	2a6f      	cmp	r2, #111	; 0x6f
    d432:	bf14      	ite	ne
    d434:	220a      	movne	r2, #10
    d436:	2208      	moveq	r2, #8
    d438:	2000      	movs	r0, #0
    d43a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    d43e:	6865      	ldr	r5, [r4, #4]
    d440:	60a5      	str	r5, [r4, #8]
    d442:	2d00      	cmp	r5, #0
    d444:	f2c0 809c 	blt.w	d580 <_printf_i+0x228>
    d448:	6820      	ldr	r0, [r4, #0]
    d44a:	f020 0004 	bic.w	r0, r0, #4
    d44e:	6020      	str	r0, [r4, #0]
    d450:	2b00      	cmp	r3, #0
    d452:	d13f      	bne.n	d4d4 <_printf_i+0x17c>
    d454:	2d00      	cmp	r5, #0
    d456:	f040 8095 	bne.w	d584 <_printf_i+0x22c>
    d45a:	4675      	mov	r5, lr
    d45c:	2a08      	cmp	r2, #8
    d45e:	d10b      	bne.n	d478 <_printf_i+0x120>
    d460:	6823      	ldr	r3, [r4, #0]
    d462:	07da      	lsls	r2, r3, #31
    d464:	d508      	bpl.n	d478 <_printf_i+0x120>
    d466:	6923      	ldr	r3, [r4, #16]
    d468:	6862      	ldr	r2, [r4, #4]
    d46a:	429a      	cmp	r2, r3
    d46c:	bfde      	ittt	le
    d46e:	2330      	movle	r3, #48	; 0x30
    d470:	f805 3c01 	strble.w	r3, [r5, #-1]
    d474:	f105 35ff 	addle.w	r5, r5, #4294967295
    d478:	ebae 0305 	sub.w	r3, lr, r5
    d47c:	6123      	str	r3, [r4, #16]
    d47e:	f8cd 8000 	str.w	r8, [sp]
    d482:	463b      	mov	r3, r7
    d484:	aa03      	add	r2, sp, #12
    d486:	4621      	mov	r1, r4
    d488:	4630      	mov	r0, r6
    d48a:	f7ff feef 	bl	d26c <_printf_common>
    d48e:	3001      	adds	r0, #1
    d490:	d155      	bne.n	d53e <_printf_i+0x1e6>
    d492:	f04f 30ff 	mov.w	r0, #4294967295
    d496:	b005      	add	sp, #20
    d498:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    d49c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    d4a0:	493c      	ldr	r1, [pc, #240]	; (d594 <_printf_i+0x23c>)
    d4a2:	6822      	ldr	r2, [r4, #0]
    d4a4:	6818      	ldr	r0, [r3, #0]
    d4a6:	f012 0f80 	tst.w	r2, #128	; 0x80
    d4aa:	f100 0504 	add.w	r5, r0, #4
    d4ae:	601d      	str	r5, [r3, #0]
    d4b0:	d001      	beq.n	d4b6 <_printf_i+0x15e>
    d4b2:	6803      	ldr	r3, [r0, #0]
    d4b4:	e002      	b.n	d4bc <_printf_i+0x164>
    d4b6:	0655      	lsls	r5, r2, #25
    d4b8:	d5fb      	bpl.n	d4b2 <_printf_i+0x15a>
    d4ba:	8803      	ldrh	r3, [r0, #0]
    d4bc:	07d0      	lsls	r0, r2, #31
    d4be:	bf44      	itt	mi
    d4c0:	f042 0220 	orrmi.w	r2, r2, #32
    d4c4:	6022      	strmi	r2, [r4, #0]
    d4c6:	b91b      	cbnz	r3, d4d0 <_printf_i+0x178>
    d4c8:	6822      	ldr	r2, [r4, #0]
    d4ca:	f022 0220 	bic.w	r2, r2, #32
    d4ce:	6022      	str	r2, [r4, #0]
    d4d0:	2210      	movs	r2, #16
    d4d2:	e7b1      	b.n	d438 <_printf_i+0xe0>
    d4d4:	4675      	mov	r5, lr
    d4d6:	fbb3 f0f2 	udiv	r0, r3, r2
    d4da:	fb02 3310 	mls	r3, r2, r0, r3
    d4de:	5ccb      	ldrb	r3, [r1, r3]
    d4e0:	f805 3d01 	strb.w	r3, [r5, #-1]!
    d4e4:	4603      	mov	r3, r0
    d4e6:	2800      	cmp	r0, #0
    d4e8:	d1f5      	bne.n	d4d6 <_printf_i+0x17e>
    d4ea:	e7b7      	b.n	d45c <_printf_i+0x104>
    d4ec:	6808      	ldr	r0, [r1, #0]
    d4ee:	681a      	ldr	r2, [r3, #0]
    d4f0:	6949      	ldr	r1, [r1, #20]
    d4f2:	f010 0f80 	tst.w	r0, #128	; 0x80
    d4f6:	d004      	beq.n	d502 <_printf_i+0x1aa>
    d4f8:	1d10      	adds	r0, r2, #4
    d4fa:	6018      	str	r0, [r3, #0]
    d4fc:	6813      	ldr	r3, [r2, #0]
    d4fe:	6019      	str	r1, [r3, #0]
    d500:	e007      	b.n	d512 <_printf_i+0x1ba>
    d502:	f010 0f40 	tst.w	r0, #64	; 0x40
    d506:	f102 0004 	add.w	r0, r2, #4
    d50a:	6018      	str	r0, [r3, #0]
    d50c:	6813      	ldr	r3, [r2, #0]
    d50e:	d0f6      	beq.n	d4fe <_printf_i+0x1a6>
    d510:	8019      	strh	r1, [r3, #0]
    d512:	2300      	movs	r3, #0
    d514:	6123      	str	r3, [r4, #16]
    d516:	4675      	mov	r5, lr
    d518:	e7b1      	b.n	d47e <_printf_i+0x126>
    d51a:	681a      	ldr	r2, [r3, #0]
    d51c:	1d11      	adds	r1, r2, #4
    d51e:	6019      	str	r1, [r3, #0]
    d520:	6815      	ldr	r5, [r2, #0]
    d522:	6862      	ldr	r2, [r4, #4]
    d524:	2100      	movs	r1, #0
    d526:	4628      	mov	r0, r5
    d528:	f000 f8d2 	bl	d6d0 <memchr>
    d52c:	b108      	cbz	r0, d532 <_printf_i+0x1da>
    d52e:	1b40      	subs	r0, r0, r5
    d530:	6060      	str	r0, [r4, #4]
    d532:	6863      	ldr	r3, [r4, #4]
    d534:	6123      	str	r3, [r4, #16]
    d536:	2300      	movs	r3, #0
    d538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    d53c:	e79f      	b.n	d47e <_printf_i+0x126>
    d53e:	6923      	ldr	r3, [r4, #16]
    d540:	462a      	mov	r2, r5
    d542:	4639      	mov	r1, r7
    d544:	4630      	mov	r0, r6
    d546:	47c0      	blx	r8
    d548:	3001      	adds	r0, #1
    d54a:	d0a2      	beq.n	d492 <_printf_i+0x13a>
    d54c:	6823      	ldr	r3, [r4, #0]
    d54e:	079b      	lsls	r3, r3, #30
    d550:	d507      	bpl.n	d562 <_printf_i+0x20a>
    d552:	2500      	movs	r5, #0
    d554:	f104 0919 	add.w	r9, r4, #25
    d558:	68e3      	ldr	r3, [r4, #12]
    d55a:	9a03      	ldr	r2, [sp, #12]
    d55c:	1a9b      	subs	r3, r3, r2
    d55e:	429d      	cmp	r5, r3
    d560:	db05      	blt.n	d56e <_printf_i+0x216>
    d562:	68e0      	ldr	r0, [r4, #12]
    d564:	9b03      	ldr	r3, [sp, #12]
    d566:	4298      	cmp	r0, r3
    d568:	bfb8      	it	lt
    d56a:	4618      	movlt	r0, r3
    d56c:	e793      	b.n	d496 <_printf_i+0x13e>
    d56e:	2301      	movs	r3, #1
    d570:	464a      	mov	r2, r9
    d572:	4639      	mov	r1, r7
    d574:	4630      	mov	r0, r6
    d576:	47c0      	blx	r8
    d578:	3001      	adds	r0, #1
    d57a:	d08a      	beq.n	d492 <_printf_i+0x13a>
    d57c:	3501      	adds	r5, #1
    d57e:	e7eb      	b.n	d558 <_printf_i+0x200>
    d580:	2b00      	cmp	r3, #0
    d582:	d1a7      	bne.n	d4d4 <_printf_i+0x17c>
    d584:	780b      	ldrb	r3, [r1, #0]
    d586:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    d58a:	f104 0542 	add.w	r5, r4, #66	; 0x42
    d58e:	e765      	b.n	d45c <_printf_i+0x104>
    d590:	0000e59a 	.word	0x0000e59a
    d594:	0000e589 	.word	0x0000e589

0000d598 <__sread>:
    d598:	b510      	push	{r4, lr}
    d59a:	460c      	mov	r4, r1
    d59c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    d5a0:	f000 f926 	bl	d7f0 <_read_r>
    d5a4:	2800      	cmp	r0, #0
    d5a6:	bfab      	itete	ge
    d5a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
    d5aa:	89a3      	ldrhlt	r3, [r4, #12]
    d5ac:	181b      	addge	r3, r3, r0
    d5ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
    d5b2:	bfac      	ite	ge
    d5b4:	6563      	strge	r3, [r4, #84]	; 0x54
    d5b6:	81a3      	strhlt	r3, [r4, #12]
    d5b8:	bd10      	pop	{r4, pc}

0000d5ba <__swrite>:
    d5ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d5be:	461f      	mov	r7, r3
    d5c0:	898b      	ldrh	r3, [r1, #12]
    d5c2:	05db      	lsls	r3, r3, #23
    d5c4:	4605      	mov	r5, r0
    d5c6:	460c      	mov	r4, r1
    d5c8:	4616      	mov	r6, r2
    d5ca:	d505      	bpl.n	d5d8 <__swrite+0x1e>
    d5cc:	2302      	movs	r3, #2
    d5ce:	2200      	movs	r2, #0
    d5d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    d5d4:	f000 f868 	bl	d6a8 <_lseek_r>
    d5d8:	89a3      	ldrh	r3, [r4, #12]
    d5da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    d5de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    d5e2:	81a3      	strh	r3, [r4, #12]
    d5e4:	4632      	mov	r2, r6
    d5e6:	463b      	mov	r3, r7
    d5e8:	4628      	mov	r0, r5
    d5ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    d5ee:	f000 b817 	b.w	d620 <_write_r>

0000d5f2 <__sseek>:
    d5f2:	b510      	push	{r4, lr}
    d5f4:	460c      	mov	r4, r1
    d5f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    d5fa:	f000 f855 	bl	d6a8 <_lseek_r>
    d5fe:	1c43      	adds	r3, r0, #1
    d600:	89a3      	ldrh	r3, [r4, #12]
    d602:	bf15      	itete	ne
    d604:	6560      	strne	r0, [r4, #84]	; 0x54
    d606:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    d60a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    d60e:	81a3      	strheq	r3, [r4, #12]
    d610:	bf18      	it	ne
    d612:	81a3      	strhne	r3, [r4, #12]
    d614:	bd10      	pop	{r4, pc}

0000d616 <__sclose>:
    d616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    d61a:	f000 b813 	b.w	d644 <_close_r>
	...

0000d620 <_write_r>:
    d620:	b538      	push	{r3, r4, r5, lr}
    d622:	4c07      	ldr	r4, [pc, #28]	; (d640 <_write_r+0x20>)
    d624:	4605      	mov	r5, r0
    d626:	4608      	mov	r0, r1
    d628:	4611      	mov	r1, r2
    d62a:	2200      	movs	r2, #0
    d62c:	6022      	str	r2, [r4, #0]
    d62e:	461a      	mov	r2, r3
    d630:	f7fd f852 	bl	a6d8 <_write>
    d634:	1c43      	adds	r3, r0, #1
    d636:	d102      	bne.n	d63e <_write_r+0x1e>
    d638:	6823      	ldr	r3, [r4, #0]
    d63a:	b103      	cbz	r3, d63e <_write_r+0x1e>
    d63c:	602b      	str	r3, [r5, #0]
    d63e:	bd38      	pop	{r3, r4, r5, pc}
    d640:	20007de8 	.word	0x20007de8

0000d644 <_close_r>:
    d644:	b538      	push	{r3, r4, r5, lr}
    d646:	4c06      	ldr	r4, [pc, #24]	; (d660 <_close_r+0x1c>)
    d648:	2300      	movs	r3, #0
    d64a:	4605      	mov	r5, r0
    d64c:	4608      	mov	r0, r1
    d64e:	6023      	str	r3, [r4, #0]
    d650:	f7f8 fcaa 	bl	5fa8 <_close>
    d654:	1c43      	adds	r3, r0, #1
    d656:	d102      	bne.n	d65e <_close_r+0x1a>
    d658:	6823      	ldr	r3, [r4, #0]
    d65a:	b103      	cbz	r3, d65e <_close_r+0x1a>
    d65c:	602b      	str	r3, [r5, #0]
    d65e:	bd38      	pop	{r3, r4, r5, pc}
    d660:	20007de8 	.word	0x20007de8

0000d664 <_fstat_r>:
    d664:	b538      	push	{r3, r4, r5, lr}
    d666:	4c07      	ldr	r4, [pc, #28]	; (d684 <_fstat_r+0x20>)
    d668:	2300      	movs	r3, #0
    d66a:	4605      	mov	r5, r0
    d66c:	4608      	mov	r0, r1
    d66e:	4611      	mov	r1, r2
    d670:	6023      	str	r3, [r4, #0]
    d672:	f7f8 fc9c 	bl	5fae <_fstat>
    d676:	1c43      	adds	r3, r0, #1
    d678:	d102      	bne.n	d680 <_fstat_r+0x1c>
    d67a:	6823      	ldr	r3, [r4, #0]
    d67c:	b103      	cbz	r3, d680 <_fstat_r+0x1c>
    d67e:	602b      	str	r3, [r5, #0]
    d680:	bd38      	pop	{r3, r4, r5, pc}
    d682:	bf00      	nop
    d684:	20007de8 	.word	0x20007de8

0000d688 <_isatty_r>:
    d688:	b538      	push	{r3, r4, r5, lr}
    d68a:	4c06      	ldr	r4, [pc, #24]	; (d6a4 <_isatty_r+0x1c>)
    d68c:	2300      	movs	r3, #0
    d68e:	4605      	mov	r5, r0
    d690:	4608      	mov	r0, r1
    d692:	6023      	str	r3, [r4, #0]
    d694:	f7f8 fc90 	bl	5fb8 <_isatty>
    d698:	1c43      	adds	r3, r0, #1
    d69a:	d102      	bne.n	d6a2 <_isatty_r+0x1a>
    d69c:	6823      	ldr	r3, [r4, #0]
    d69e:	b103      	cbz	r3, d6a2 <_isatty_r+0x1a>
    d6a0:	602b      	str	r3, [r5, #0]
    d6a2:	bd38      	pop	{r3, r4, r5, pc}
    d6a4:	20007de8 	.word	0x20007de8

0000d6a8 <_lseek_r>:
    d6a8:	b538      	push	{r3, r4, r5, lr}
    d6aa:	4c07      	ldr	r4, [pc, #28]	; (d6c8 <_lseek_r+0x20>)
    d6ac:	4605      	mov	r5, r0
    d6ae:	4608      	mov	r0, r1
    d6b0:	4611      	mov	r1, r2
    d6b2:	2200      	movs	r2, #0
    d6b4:	6022      	str	r2, [r4, #0]
    d6b6:	461a      	mov	r2, r3
    d6b8:	f7f8 fc80 	bl	5fbc <_lseek>
    d6bc:	1c43      	adds	r3, r0, #1
    d6be:	d102      	bne.n	d6c6 <_lseek_r+0x1e>
    d6c0:	6823      	ldr	r3, [r4, #0]
    d6c2:	b103      	cbz	r3, d6c6 <_lseek_r+0x1e>
    d6c4:	602b      	str	r3, [r5, #0]
    d6c6:	bd38      	pop	{r3, r4, r5, pc}
    d6c8:	20007de8 	.word	0x20007de8
    d6cc:	00000000 	.word	0x00000000

0000d6d0 <memchr>:
    d6d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    d6d4:	2a10      	cmp	r2, #16
    d6d6:	db2b      	blt.n	d730 <memchr+0x60>
    d6d8:	f010 0f07 	tst.w	r0, #7
    d6dc:	d008      	beq.n	d6f0 <memchr+0x20>
    d6de:	f810 3b01 	ldrb.w	r3, [r0], #1
    d6e2:	3a01      	subs	r2, #1
    d6e4:	428b      	cmp	r3, r1
    d6e6:	d02d      	beq.n	d744 <memchr+0x74>
    d6e8:	f010 0f07 	tst.w	r0, #7
    d6ec:	b342      	cbz	r2, d740 <memchr+0x70>
    d6ee:	d1f6      	bne.n	d6de <memchr+0xe>
    d6f0:	b4f0      	push	{r4, r5, r6, r7}
    d6f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    d6f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    d6fa:	f022 0407 	bic.w	r4, r2, #7
    d6fe:	f07f 0700 	mvns.w	r7, #0
    d702:	2300      	movs	r3, #0
    d704:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    d708:	3c08      	subs	r4, #8
    d70a:	ea85 0501 	eor.w	r5, r5, r1
    d70e:	ea86 0601 	eor.w	r6, r6, r1
    d712:	fa85 f547 	uadd8	r5, r5, r7
    d716:	faa3 f587 	sel	r5, r3, r7
    d71a:	fa86 f647 	uadd8	r6, r6, r7
    d71e:	faa5 f687 	sel	r6, r5, r7
    d722:	b98e      	cbnz	r6, d748 <memchr+0x78>
    d724:	d1ee      	bne.n	d704 <memchr+0x34>
    d726:	bcf0      	pop	{r4, r5, r6, r7}
    d728:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    d72c:	f002 0207 	and.w	r2, r2, #7
    d730:	b132      	cbz	r2, d740 <memchr+0x70>
    d732:	f810 3b01 	ldrb.w	r3, [r0], #1
    d736:	3a01      	subs	r2, #1
    d738:	ea83 0301 	eor.w	r3, r3, r1
    d73c:	b113      	cbz	r3, d744 <memchr+0x74>
    d73e:	d1f8      	bne.n	d732 <memchr+0x62>
    d740:	2000      	movs	r0, #0
    d742:	4770      	bx	lr
    d744:	3801      	subs	r0, #1
    d746:	4770      	bx	lr
    d748:	2d00      	cmp	r5, #0
    d74a:	bf06      	itte	eq
    d74c:	4635      	moveq	r5, r6
    d74e:	3803      	subeq	r0, #3
    d750:	3807      	subne	r0, #7
    d752:	f015 0f01 	tst.w	r5, #1
    d756:	d107      	bne.n	d768 <memchr+0x98>
    d758:	3001      	adds	r0, #1
    d75a:	f415 7f80 	tst.w	r5, #256	; 0x100
    d75e:	bf02      	ittt	eq
    d760:	3001      	addeq	r0, #1
    d762:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    d766:	3001      	addeq	r0, #1
    d768:	bcf0      	pop	{r4, r5, r6, r7}
    d76a:	3801      	subs	r0, #1
    d76c:	4770      	bx	lr
    d76e:	bf00      	nop

0000d770 <memmove>:
    d770:	4288      	cmp	r0, r1
    d772:	b510      	push	{r4, lr}
    d774:	eb01 0302 	add.w	r3, r1, r2
    d778:	d803      	bhi.n	d782 <memmove+0x12>
    d77a:	1e42      	subs	r2, r0, #1
    d77c:	4299      	cmp	r1, r3
    d77e:	d10c      	bne.n	d79a <memmove+0x2a>
    d780:	bd10      	pop	{r4, pc}
    d782:	4298      	cmp	r0, r3
    d784:	d2f9      	bcs.n	d77a <memmove+0xa>
    d786:	1881      	adds	r1, r0, r2
    d788:	1ad2      	subs	r2, r2, r3
    d78a:	42d3      	cmn	r3, r2
    d78c:	d100      	bne.n	d790 <memmove+0x20>
    d78e:	bd10      	pop	{r4, pc}
    d790:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    d794:	f801 4d01 	strb.w	r4, [r1, #-1]!
    d798:	e7f7      	b.n	d78a <memmove+0x1a>
    d79a:	f811 4b01 	ldrb.w	r4, [r1], #1
    d79e:	f802 4f01 	strb.w	r4, [r2, #1]!
    d7a2:	e7eb      	b.n	d77c <memmove+0xc>

0000d7a4 <_realloc_r>:
    d7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d7a6:	4607      	mov	r7, r0
    d7a8:	4614      	mov	r4, r2
    d7aa:	460e      	mov	r6, r1
    d7ac:	b921      	cbnz	r1, d7b8 <_realloc_r+0x14>
    d7ae:	4611      	mov	r1, r2
    d7b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    d7b4:	f7fe be5e 	b.w	c474 <_malloc_r>
    d7b8:	b922      	cbnz	r2, d7c4 <_realloc_r+0x20>
    d7ba:	f7fe fe0d 	bl	c3d8 <_free_r>
    d7be:	4625      	mov	r5, r4
    d7c0:	4628      	mov	r0, r5
    d7c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d7c4:	f000 f826 	bl	d814 <_malloc_usable_size_r>
    d7c8:	4284      	cmp	r4, r0
    d7ca:	d90f      	bls.n	d7ec <_realloc_r+0x48>
    d7cc:	4621      	mov	r1, r4
    d7ce:	4638      	mov	r0, r7
    d7d0:	f7fe fe50 	bl	c474 <_malloc_r>
    d7d4:	4605      	mov	r5, r0
    d7d6:	2800      	cmp	r0, #0
    d7d8:	d0f2      	beq.n	d7c0 <_realloc_r+0x1c>
    d7da:	4631      	mov	r1, r6
    d7dc:	4622      	mov	r2, r4
    d7de:	f7fe fde7 	bl	c3b0 <memcpy>
    d7e2:	4631      	mov	r1, r6
    d7e4:	4638      	mov	r0, r7
    d7e6:	f7fe fdf7 	bl	c3d8 <_free_r>
    d7ea:	e7e9      	b.n	d7c0 <_realloc_r+0x1c>
    d7ec:	4635      	mov	r5, r6
    d7ee:	e7e7      	b.n	d7c0 <_realloc_r+0x1c>

0000d7f0 <_read_r>:
    d7f0:	b538      	push	{r3, r4, r5, lr}
    d7f2:	4c07      	ldr	r4, [pc, #28]	; (d810 <_read_r+0x20>)
    d7f4:	4605      	mov	r5, r0
    d7f6:	4608      	mov	r0, r1
    d7f8:	4611      	mov	r1, r2
    d7fa:	2200      	movs	r2, #0
    d7fc:	6022      	str	r2, [r4, #0]
    d7fe:	461a      	mov	r2, r3
    d800:	f7fc ff5a 	bl	a6b8 <_read>
    d804:	1c43      	adds	r3, r0, #1
    d806:	d102      	bne.n	d80e <_read_r+0x1e>
    d808:	6823      	ldr	r3, [r4, #0]
    d80a:	b103      	cbz	r3, d80e <_read_r+0x1e>
    d80c:	602b      	str	r3, [r5, #0]
    d80e:	bd38      	pop	{r3, r4, r5, pc}
    d810:	20007de8 	.word	0x20007de8

0000d814 <_malloc_usable_size_r>:
    d814:	f851 0c04 	ldr.w	r0, [r1, #-4]
    d818:	2800      	cmp	r0, #0
    d81a:	f1a0 0004 	sub.w	r0, r0, #4
    d81e:	bfbc      	itt	lt
    d820:	580b      	ldrlt	r3, [r1, r0]
    d822:	18c0      	addlt	r0, r0, r3
    d824:	4770      	bx	lr
    d826:	0000      	movs	r0, r0
    d828:	682f2e2e 	.word	0x682f2e2e
    d82c:	692f6c61 	.word	0x692f6c61
    d830:	756c636e 	.word	0x756c636e
    d834:	682f6564 	.word	0x682f6564
    d838:	775f6c61 	.word	0x775f6c61
    d83c:	682e7464 	.word	0x682e7464
    d840:	00000000 	.word	0x00000000
    d844:	7974227b 	.word	0x7974227b
    d848:	3a226570 	.word	0x3a226570
    d84c:	44494d22 	.word	0x44494d22
    d850:	202c2249 	.word	0x202c2249
    d854:	74616422 	.word	0x74616422
    d858:	203a2261 	.word	0x203a2261
    d85c:	6425225b 	.word	0x6425225b
    d860:	22202c22 	.word	0x22202c22
    d864:	2c226425 	.word	0x2c226425
    d868:	64252220 	.word	0x64252220
    d86c:	22202c22 	.word	0x22202c22
    d870:	2c226425 	.word	0x2c226425
    d874:	64252220 	.word	0x64252220
    d878:	22202c22 	.word	0x22202c22
    d87c:	5d226425 	.word	0x5d226425
    d880:	000a0d7d 	.word	0x000a0d7d
    d884:	4952475b 	.word	0x4952475b
    d888:	25205d44 	.word	0x25205d44
    d88c:	25206433 	.word	0x25206433
    d890:	25206434 	.word	0x25206434
    d894:	25206434 	.word	0x25206434
    d898:	4d5b2064 	.word	0x4d5b2064
    d89c:	5d494449 	.word	0x5d494449
    d8a0:	3a684320 	.word	0x3a684320
    d8a4:	20642520 	.word	0x20642520
    d8a8:	646d4320 	.word	0x646d4320
    d8ac:	6425203a 	.word	0x6425203a
    d8b0:	61502020 	.word	0x61502020
    d8b4:	316d6172 	.word	0x316d6172
    d8b8:	6425203a 	.word	0x6425203a
    d8bc:	61502020 	.word	0x61502020
    d8c0:	326d6172 	.word	0x326d6172
    d8c4:	6425203a 	.word	0x6425203a
    d8c8:	0000000a 	.word	0x0000000a
    d8cc:	4952475b 	.word	0x4952475b
    d8d0:	25205d44 	.word	0x25205d44
    d8d4:	25206433 	.word	0x25206433
    d8d8:	25206434 	.word	0x25206434
    d8dc:	25206434 	.word	0x25206434
    d8e0:	4b5b2064 	.word	0x4b5b2064
    d8e4:	4f425945 	.word	0x4f425945
    d8e8:	5d445241 	.word	0x5d445241
    d8ec:	79654b20 	.word	0x79654b20
    d8f0:	6425203a 	.word	0x6425203a
    d8f4:	646f4d20 	.word	0x646f4d20
    d8f8:	6425203a 	.word	0x6425203a
    d8fc:	646d4320 	.word	0x646d4320
    d900:	6425203a 	.word	0x6425203a
    d904:	4357480a 	.word	0x4357480a
    d908:	203a4746 	.word	0x203a4746
    d90c:	78383025 	.word	0x78383025
    d910:	0000000a 	.word	0x0000000a
    d914:	4952475b 	.word	0x4952475b
    d918:	25205d44 	.word	0x25205d44
    d91c:	25206433 	.word	0x25206433
    d920:	25206434 	.word	0x25206434
    d924:	25206434 	.word	0x25206434
    d928:	535b2064 	.word	0x535b2064
    d92c:	205d5359 	.word	0x205d5359
    d930:	20643325 	.word	0x20643325
    d934:	20643325 	.word	0x20643325
    d938:	0a643325 	.word	0x0a643325
    d93c:	00000000 	.word	0x00000000
    d940:	7974227b 	.word	0x7974227b
    d944:	3a226570 	.word	0x3a226570
    d948:	41454822 	.word	0x41454822
    d94c:	45425452 	.word	0x45425452
    d950:	2c225441 	.word	0x2c225441
    d954:	61642220 	.word	0x61642220
    d958:	3a226174 	.word	0x3a226174
    d95c:	25225b20 	.word	0x25225b20
    d960:	202c2264 	.word	0x202c2264
    d964:	22642522 	.word	0x22642522
    d968:	2522202c 	.word	0x2522202c
    d96c:	7d5d2264 	.word	0x7d5d2264
    d970:	00000a0d 	.word	0x00000a0d
    d974:	4b4e555b 	.word	0x4b4e555b
    d978:	4e574f4e 	.word	0x4e574f4e
    d97c:	3e2d205d 	.word	0x3e2d205d
    d980:	6f725020 	.word	0x6f725020
    d984:	6f636f74 	.word	0x6f636f74
    d988:	25203a6c 	.word	0x25203a6c
    d98c:	00000a64 	.word	0x00000a64
    d990:	0f0e0d0c 	.word	0x0f0e0d0c
    d994:	0b0a0908 	.word	0x0b0a0908
    d998:	07060504 	.word	0x07060504
    d99c:	03020100 	.word	0x03020100
    d9a0:	30256325 	.word	0x30256325
    d9a4:	30257832 	.word	0x30257832
    d9a8:	30257832 	.word	0x30257832
    d9ac:	30257832 	.word	0x30257832
    d9b0:	30257832 	.word	0x30257832
    d9b4:	63257832 	.word	0x63257832
    d9b8:	30256325 	.word	0x30256325
    d9bc:	30257832 	.word	0x30257832
    d9c0:	30257832 	.word	0x30257832
    d9c4:	30257832 	.word	0x30257832
    d9c8:	30257832 	.word	0x30257832
    d9cc:	63257832 	.word	0x63257832
    d9d0:	00000000 	.word	0x00000000
    d9d4:	78383025 	.word	0x78383025
    d9d8:	00000000 	.word	0x00000000
    d9dc:	64697267 	.word	0x64697267
    d9e0:	7379735f 	.word	0x7379735f
    d9e4:	68633a3a 	.word	0x68633a3a
    d9e8:	736b6365 	.word	0x736b6365
    d9ec:	00006d75 	.word	0x00006d75
    d9f0:	63656843 	.word	0x63656843
    d9f4:	6d75736b 	.word	0x6d75736b
    d9f8:	61655220 	.word	0x61655220
    d9fc:	61432f64 	.word	0x61432f64
    da00:	6c75636c 	.word	0x6c75636c
    da04:	00657461 	.word	0x00657461
    da08:	6b636170 	.word	0x6b636170
    da0c:	257b7465 	.word	0x257b7465
    da10:	25202c64 	.word	0x25202c64
    da14:	25202c64 	.word	0x25202c64
    da18:	25202c64 	.word	0x25202c64
    da1c:	25202c64 	.word	0x25202c64
    da20:	25202c64 	.word	0x25202c64
    da24:	25202c64 	.word	0x25202c64
    da28:	25202c64 	.word	0x25202c64
    da2c:	52207d64 	.word	0x52207d64
    da30:	3a646165 	.word	0x3a646165
    da34:	2c642520 	.word	0x2c642520
    da38:	6c614320 	.word	0x6c614320
    da3c:	616c7563 	.word	0x616c7563
    da40:	203a6574 	.word	0x203a6574
    da44:	00006425 	.word	0x00006425
    da48:	63656843 	.word	0x63656843
    da4c:	6d75736b 	.word	0x6d75736b
    da50:	69725720 	.word	0x69725720
    da54:	432f6574 	.word	0x432f6574
    da58:	75636c61 	.word	0x75636c61
    da5c:	6574616c 	.word	0x6574616c
    da60:	00000000 	.word	0x00000000
    da64:	63656843 	.word	0x63656843
    da68:	6d75736b 	.word	0x6d75736b
    da6c:	65764f20 	.word	0x65764f20
    da70:	69727772 	.word	0x69727772
    da74:	00006574 	.word	0x00006574
    da78:	61726150 	.word	0x61726150
    da7c:	72706170 	.word	0x72706170
    da80:	73616b69 	.word	0x73616b69
    da84:	00000000 	.word	0x00000000
    da88:	30256325 	.word	0x30256325
    da8c:	30257832 	.word	0x30257832
    da90:	30257832 	.word	0x30257832
    da94:	30257832 	.word	0x30257832
    da98:	63257832 	.word	0x63257832
    da9c:	00000000 	.word	0x00000000
    daa0:	30256325 	.word	0x30256325
    daa4:	30257832 	.word	0x30257832
    daa8:	30257832 	.word	0x30257832
    daac:	63257832 	.word	0x63257832
    dab0:	00000000 	.word	0x00000000
    dab4:	63256325 	.word	0x63256325
    dab8:	63256325 	.word	0x63256325
    dabc:	78323025 	.word	0x78323025
    dac0:	78323025 	.word	0x78323025
    dac4:	78323025 	.word	0x78323025
    dac8:	30306325 	.word	0x30306325
    dacc:	0000000a 	.word	0x0000000a
    dad0:	63256325 	.word	0x63256325
    dad4:	78323025 	.word	0x78323025
    dad8:	78323025 	.word	0x78323025
    dadc:	78323025 	.word	0x78323025
    dae0:	78323025 	.word	0x78323025
    dae4:	78323025 	.word	0x78323025
    dae8:	00006325 	.word	0x00006325
    daec:	78323025 	.word	0x78323025
    daf0:	00000000 	.word	0x00000000
    daf4:	000a3030 	.word	0x000a3030
    daf8:	682f2e2e 	.word	0x682f2e2e
    dafc:	732f6c61 	.word	0x732f6c61
    db00:	682f6372 	.word	0x682f6372
    db04:	615f6c61 	.word	0x615f6c61
    db08:	615f6364 	.word	0x615f6364
    db0c:	636e7973 	.word	0x636e7973
    db10:	0000632e 	.word	0x0000632e
    db14:	682f2e2e 	.word	0x682f2e2e
    db18:	732f6c61 	.word	0x732f6c61
    db1c:	682f6372 	.word	0x682f6372
    db20:	635f6c61 	.word	0x635f6c61
    db24:	735f6372 	.word	0x735f6372
    db28:	2e636e79 	.word	0x2e636e79
    db2c:	00000063 	.word	0x00000063
    db30:	682f2e2e 	.word	0x682f2e2e
    db34:	732f6c61 	.word	0x732f6c61
    db38:	682f6372 	.word	0x682f6372
    db3c:	665f6c61 	.word	0x665f6c61
    db40:	6873616c 	.word	0x6873616c
    db44:	0000632e 	.word	0x0000632e
    db48:	682f2e2e 	.word	0x682f2e2e
    db4c:	732f6c61 	.word	0x732f6c61
    db50:	682f6372 	.word	0x682f6372
    db54:	695f6c61 	.word	0x695f6c61
    db58:	6d5f6332 	.word	0x6d5f6332
    db5c:	7973615f 	.word	0x7973615f
    db60:	632e636e 	.word	0x632e636e
    db64:	00000000 	.word	0x00000000
    db68:	682f2e2e 	.word	0x682f2e2e
    db6c:	732f6c61 	.word	0x732f6c61
    db70:	682f6372 	.word	0x682f6372
    db74:	695f6c61 	.word	0x695f6c61
    db78:	00632e6f 	.word	0x00632e6f
    db7c:	682f2e2e 	.word	0x682f2e2e
    db80:	732f6c61 	.word	0x732f6c61
    db84:	682f6372 	.word	0x682f6372
    db88:	715f6c61 	.word	0x715f6c61
    db8c:	5f697073 	.word	0x5f697073
    db90:	2e616d64 	.word	0x2e616d64
    db94:	00000063 	.word	0x00000063
    db98:	682f2e2e 	.word	0x682f2e2e
    db9c:	732f6c61 	.word	0x732f6c61
    dba0:	682f6372 	.word	0x682f6372
    dba4:	735f6c61 	.word	0x735f6c61
    dba8:	6d5f6970 	.word	0x6d5f6970
    dbac:	7973615f 	.word	0x7973615f
    dbb0:	632e636e 	.word	0x632e636e
    dbb4:	00000000 	.word	0x00000000
    dbb8:	682f2e2e 	.word	0x682f2e2e
    dbbc:	732f6c61 	.word	0x732f6c61
    dbc0:	682f6372 	.word	0x682f6372
    dbc4:	735f6c61 	.word	0x735f6c61
    dbc8:	6d5f6970 	.word	0x6d5f6970
    dbcc:	616d645f 	.word	0x616d645f
    dbd0:	0000632e 	.word	0x0000632e
    dbd4:	682f2e2e 	.word	0x682f2e2e
    dbd8:	732f6c61 	.word	0x732f6c61
    dbdc:	682f6372 	.word	0x682f6372
    dbe0:	745f6c61 	.word	0x745f6c61
    dbe4:	72656d69 	.word	0x72656d69
    dbe8:	0000632e 	.word	0x0000632e
    dbec:	682f2e2e 	.word	0x682f2e2e
    dbf0:	732f6c61 	.word	0x732f6c61
    dbf4:	682f6372 	.word	0x682f6372
    dbf8:	755f6c61 	.word	0x755f6c61
    dbfc:	74726173 	.word	0x74726173
    dc00:	7973615f 	.word	0x7973615f
    dc04:	632e636e 	.word	0x632e636e
    dc08:	00000000 	.word	0x00000000
    dc0c:	682f2e2e 	.word	0x682f2e2e
    dc10:	732f6c61 	.word	0x732f6c61
    dc14:	682f6372 	.word	0x682f6372
    dc18:	755f6c61 	.word	0x755f6c61
    dc1c:	74726173 	.word	0x74726173
    dc20:	6e79735f 	.word	0x6e79735f
    dc24:	00632e63 	.word	0x00632e63
    dc28:	682f2e2e 	.word	0x682f2e2e
    dc2c:	752f6c61 	.word	0x752f6c61
    dc30:	736c6974 	.word	0x736c6974
    dc34:	6372732f 	.word	0x6372732f
    dc38:	6974752f 	.word	0x6974752f
    dc3c:	6c5f736c 	.word	0x6c5f736c
    dc40:	2e747369 	.word	0x2e747369
    dc44:	00000063 	.word	0x00000063
    dc48:	682f2e2e 	.word	0x682f2e2e
    dc4c:	752f6c61 	.word	0x752f6c61
    dc50:	736c6974 	.word	0x736c6974
    dc54:	6372732f 	.word	0x6372732f
    dc58:	6974752f 	.word	0x6974752f
    dc5c:	725f736c 	.word	0x725f736c
    dc60:	62676e69 	.word	0x62676e69
    dc64:	65666675 	.word	0x65666675
    dc68:	00632e72 	.word	0x00632e72

0000dc6c <_adcs>:
    dc6c:	01000000 0003000c 00041807 00000000     ................
    dc7c:	0014080b 00010000 000c0100 18040003     ................
    dc8c:	00000004 080b0000 00000014 682f2e2e     ............../h
    dc9c:	612f6c70 682f6364 615f6c70 632e6364     pl/adc/hpl_adc.c
    dcac:	00000000                                ....

0000dcb0 <_cfgs>:
    dcb0:	00200600 08068000 00200400 08068000     .. ....... .....
    dcc0:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
    dce0:	00200b00 14000003 00200a00 08000002     .. ....... .....
    dcf0:	00201300 14000003 00000000 00000000     .. .............
	...
    dda0:	00005400 1c000000 00005300 0c000000     .T.......S......

0000ddb0 <user_mux_confs>:
	...
    dddc:	04030201 04030201 00000000 00000000     ................
	...

0000ddf4 <channel_confs>:
    ddf4:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

0000de34 <interrupt_cfg>:
    de34:	00000002 00000002 00000002 00000002     ................
	...
    deb4:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
    dec4:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
    ded4:	682f2e2e 712f6c70 2f697073 5f6c7068     ../hpl/qspi/hpl_
    dee4:	69707371 0000632e 682f2e2e 722f6c70     qspi.c..../hpl/r
    def4:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
    df04:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    df14:	43000000 43000400 43000800 43000c00     ...C...C...C...C

0000df24 <_usarts>:
    df24:	00000000 40100004 00030000 00700002     .......@......p.
    df34:	0000aaaa 00000000 00000001 40100004     ...............@
    df44:	00030000 00700002 0000aaaa 00000000     ......p.........
    df54:	00000002 40100004 00030000 00700002     .......@......p.
    df64:	00005555 00000000 00000004 40100004     UU.............@
    df74:	00030000 00700002 0000aaaa 00000000     ......p.........
    df84:	00000006 40100004 00030000 00700002     .......@......p.
    df94:	0000aaaa 00000000                       ........

0000df9c <_i2cms>:
    df9c:	00000005 00200014 00000100 0000e6e5     ...... .........
    dfac:	00d70000 02dc6c00                       .....l..

0000dfb4 <sercomspi_regs>:
    dfb4:	3020000c 00020000 00000000 01ff0005     .. 0............
    dfc4:	20000c03 00000000 00000000 ff000600     ... ............
    dfd4:	00000701 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    dfe4:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    dff4:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
    e004:	42001400 42001800 43001400 43001800     ...B...B...C...C

0000e014 <_tcs>:
    e014:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
    e024:	00000000 006c0001 00000308 00000021     ......l.....!...
    e034:	00003a98 00000000 006d0002 00000308     .:........m.....
    e044:	00000021 00003a98 00000000 006e0003     !....:........n.
    e054:	00000308 00000021 00003a98 00000000     ....!....:......
    e064:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
    e074:	0000632e                                .c..

0000e078 <_usb_ep_cfgs>:
    e078:	20000d28 00000000 00000040 00000000     (.. ....@.......
	...
    e090:	20000d20 00000000 00000008 20000ce0      .. ........... 
    e0a0:	20000cd8 00080040 00000000 00000000     ... @...........
	...
    e0b8:	20000c98 00400000 682f2e2e 772f6c70     ... ..@.../hpl/w
    e0c8:	682f7464 775f6c70 632e7464 00000000     dt/hpl_wdt.c....
    e0d8:	656d6954 2074756f 63736944 656e6e6f     Timeout Disconne
    e0e8:	26207463 73655220 52207465 69656365     ct & Reset Recei
    e0f8:	00726576 7974227b 3a226570 52415722     ver.{"type":"WAR
    e108:	474e494e 22202c22 61746164 5b203a22     NING", "data": [
    e118:	22732522 0a0d7d5d 00000000 656d6954     "%s"]}......Time
    e128:	2074756f 65522026 20746573 65636552     out & Reset Rece
    e138:	72657669 00000000 7974227b 3a226570     iver....{"type":
    e148:	41525422 202c2250 74616422 203a2261     "TRAP", "data": 
    e158:	7872225b 756f645f 5f656c62 66667562     ["rx_double_buff
    e168:	6f207265 72726576 5d226e75 00000d7d     er overrun"]}...
    e178:	7974227b 3a226570 52415722 474e494e     {"type":"WARNING
    e188:	22202c22 61746164 5b203a22 5f787222     ", "data": ["rx_
    e198:	62756f64 625f656c 65666675 766f2072     double_buffer ov
    e1a8:	75727265 7d5d226e 0000000d 6d617246     errun"]}....Fram
    e1b8:	74532065 20747261 7366664f 00007465     e Start Offset..
    e1c8:	6e6e6f43 00746365 7974227b 3a226570     Connect.{"type":
    e1d8:	41572220 4e494e52 202c2247 74616422      "WARNING", "dat
    e1e8:	203a2261 6e55225b 776f6e6b 73654d20     a": ["Unknow Mes
    e1f8:	65676173 70795420 7d5d2265 0000000d     sage Type"]}....
    e208:	7974227b 3a226570 41572220 4e494e52     {"type": "WARNIN
    e218:	202c2247 74616422 203a2261 6e49225b     G", "data": ["In
    e228:	696c6176 68432064 736b6365 5d226d75     valid Checksum"]
    e238:	00000d7d 7974227b 3a226570 52452220     }...{"type": "ER
    e248:	22524f52 6422202c 22617461 225b203a     ROR", "data": ["
    e258:	6d617246 72452065 22726f72 000d7d5d     Frame Error"]}..
    e268:	7974227b 3a226570 52452220 22524f52     {"type": "ERROR"
    e278:	6422202c 22617461 225b203a 69726150     , "data": ["Pari
    e288:	45207974 726f7272 0d7d5d22 00000000     ty Error"]}.....
    e298:	49505351 6f725020 6d617267 61745320     QSPI Program Sta
    e2a8:	64657472 00000d0a 73616c46 72652068     rted....Flash er
    e2b8:	20657361 63637573 66737365 0d0a6c75     ase successful..
    e2c8:	00000000 73616c46 72772068 20657469     ....Flash write 
    e2d8:	63637573 66737365 0d0a6c75 00000000     successful......
    e2e8:	73616c46 65722068 73206461 65636375     Flash read succe
    e2f8:	75667373 000d0a6c 73616c46 61642068     ssful...Flash da
    e308:	76206174 66697265 74616369 206e6f69     ta verification 
    e318:	6c696166 0a2e6465 0000000d 74697257     failed......Writ
    e328:	202d2065 64616552 20736920 63637573     e - Read is succ
    e338:	66737365 69206c75 5351206e 46204950     essful in QSPI F
    e348:	6873616c 6d656d20 2e79726f 00000d0a     lash memory.....
    e358:	72617453 6e492074 61697469 657a696c     Start Initialize
    e368:	00000064 7974227b 3a226570 474f4c22     d...{"type":"LOG
    e378:	22202c22 61746164 5b203a22 22732522     ", "data": ["%s"
    e388:	0a0d7d5d 00000000 6e6b6e55 5220776f     ]}......Unknow R
    e398:	74657365 756f5320 00656372 55206f4e     eset Source.No U
    e3a8:	2074696e 74736554 00000000 48206f4e     nit Test....No H
    e3b8:	77647261 20657261 74736554 00000000     ardware Test....
    e3c8:	706d6f43 7469736f 65442065 65636976     Composite Device
    e3d8:	696e4920 6c616974 64657a69 00000000      Initialized....
    e3e8:	64697247 646f4d20 20656c75 74696e49     Grid Module Init
    e3f8:	696c6169 0064657a 65746e45 676e6972     ialized.Entering
    e408:	69614d20 6f4c206e 0000706f 706d6f43      Main Loop..Comp
    e418:	7469736f 65442065 65636976 6e6f4320     osite Device Con
    e428:	7463656e 00006465 7974227b 3a226570     nected..{"type":
    e438:	53415422 202c224b 74616422 203a2261     "TASK", "data": 
    e448:	0000005b 22642522 00000000 0000202c     [..."%d"...., ..
    e458:	7974227b 3a226570 4f4f4c22 202c2250     {"type":"LOOP", 
    e468:	74616422 203a2261 6425225b 22202c22     "data": ["%d", "
    e478:	2c226425 64252220 22202c22 5d226425     %d", "%d", "%d"]
    e488:	000a0d7d                                }...

0000e48c <keyboard_report_desc>:
    e48c:	06090105 070501a1 e729e019 01250015     ..........)...%.
    e49c:	08950175 01810281 65290019 65250015     u.........)e..%e
    e4ac:	06950875 08050081 05290119 01250015     u.........)...%.
    e4bc:	05950175 03950291 00c00191              u...........

0000e4c8 <mouse_report_desc>:
    e4c8:	02090105 010901a1 090500a1 03290119     ..............).
    e4d8:	01250015 03950175 05750281 01810195     ..%.u.....u.....
    e4e8:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
    e4f8:	c0c00681 752f2e2e 642f6273 63697665     ....../usb/devic
    e508:	73752f65 2e636462 00000063              e/usbdc.c...

0000e514 <_global_impure_ptr>:
    e514:	2000055c                                \.. 

0000e518 <__sf_fake_stderr>:
	...

0000e538 <__sf_fake_stdin>:
	...

0000e558 <__sf_fake_stdout>:
	...
    e578:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    e588:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    e598:	31300046 35343332 39383736 64636261     F.0123456789abcd
    e5a8:	00006665                                ef..

0000e5ac <_init>:
    e5ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e5ae:	bf00      	nop
    e5b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    e5b2:	bc08      	pop	{r3}
    e5b4:	469e      	mov	lr, r3
    e5b6:	4770      	bx	lr

0000e5b8 <__init_array_start>:
    e5b8:	00000289 	.word	0x00000289

0000e5bc <_fini>:
    e5bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e5be:	bf00      	nop
    e5c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    e5c2:	bc08      	pop	{r3}
    e5c4:	469e      	mov	lr, r3
    e5c6:	4770      	bx	lr

0000e5c8 <__fini_array_start>:
    e5c8:	00000265 	.word	0x00000265
