
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.185846                       # Number of seconds simulated
sim_ticks                                185845692500                       # Number of ticks simulated
final_tick                               16630247605500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63243                       # Simulator instruction rate (inst/s)
host_op_rate                                    83152                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117533671                       # Simulator tick rate (ticks/s)
host_mem_usage                                2862068                       # Number of bytes of host memory used
host_seconds                                  1581.21                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     131480904                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         172081728                       # Number of bytes read from this memory
system.physmem.bytes_read::total            172082432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          704                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             704                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     82446976                       # Number of bytes written to this memory
system.physmem.bytes_written::total          82446976                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 11                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2688777                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2688788                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1288234                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1288234                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 3788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            925938749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               925942537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            3788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               3788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         443631353                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              443631353                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         443631353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                3788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           925938749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1369573890                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2693019                       # number of replacements
system.l2.tagsinuse                       4089.874253                       # Cycle average of tags in use
system.l2.total_refs                          1384652                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2697115                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.513383                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16445352200000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.966979                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.026564                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            4076.880710                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003166                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.995332                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998504                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                53444                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   53444                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1339607                       # number of Writeback hits
system.l2.Writeback_hits::total               1339607                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               1056                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1056                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                 54500                       # number of demand (read+write) hits
system.l2.demand_hits::total                    54500                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                54500                       # number of overall hits
system.l2.overall_hits::total                   54500                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2688705                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2688716                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               72                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  72                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2688777                       # number of demand (read+write) misses
system.l2.demand_misses::total                2688788                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 11                       # number of overall misses
system.l2.overall_misses::cpu.data            2688777                       # number of overall misses
system.l2.overall_misses::total               2688788                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       598500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 148109389000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    148109987500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      3769500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3769500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        598500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  148113158500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     148113757000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       598500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 148113158500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    148113757000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2742149                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2742160                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1339607                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1339607                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1128                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                11                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2743277                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2743288                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               11                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2743277                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2743288                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.980510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.980510                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.063830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.063830                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.980133                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980133                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.980133                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980133                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54409.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55085.771403                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55085.768635                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52354.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52354.166667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54409.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 55085.698256                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55085.695488                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54409.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 55085.698256                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55085.695488                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1288234                       # number of writebacks
system.l2.writebacks::total                   1288234                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2688705                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2688716                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           72                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             72                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2688777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2688788                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2688777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2688788                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       464000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 115421933500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 115422397500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      2880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2880000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       464000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 115424813500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115425277500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       464000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 115424813500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 115425277500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.980510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.980510                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.063830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.063830                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.980133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.980133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980133                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 42181.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42928.448268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42928.445213                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        40000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 42181.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42928.369850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42928.366796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 42181.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42928.369850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42928.366796                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 8667247                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8667247                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            200190                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2963959                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2962860                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.962921                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        371691385                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10056265                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101239045                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8667247                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2962860                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      38808909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  400472                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              160571772                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10005948                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1524                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          209637213                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.635116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.424169                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                170843591     81.49%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7090681      3.38%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   365804      0.17%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    26877      0.01%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 31310260     14.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            209637213                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.023318                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.272374                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 39541240                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             131176921                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  23471824                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              15246958                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 200267                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              132849652                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 200267                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 45316755                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                95607227                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  23060823                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              45452140                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              132288123                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               33099769                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           159689305                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             403502764                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        403502764                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1456331                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  73629923                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24205719                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24355354                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 8                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  131943668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 131863149                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined          237841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       452527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     209637213                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.629006                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.842550                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           116867971     55.75%     55.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            64322421     30.68%     86.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18008284      8.59%     95.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10229988      4.88%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              208549      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       209637213                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20377    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83302086     63.17%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24205695     18.36%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24355354     18.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              131863149                       # Type of FU issued
system.cpu.iq.rate                           0.354765                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       20377                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000155                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          473383888                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         132181524                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    131627666                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              131883512                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               12                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       107932                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           57                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 200267                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                36565029                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2299029                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           131943668                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            163737                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24205719                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24355354                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 666907                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50149                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       150041                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               200190                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             131690339                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24175407                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172810                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     48530739                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8581315                       # Number of branches executed
system.cpu.iew.exec_stores                   24355332                       # Number of stores executed
system.cpu.iew.exec_rate                     0.354300                       # Inst execution rate
system.cpu.iew.wb_sent                      131627688                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     131627666                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  50485435                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65691675                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.354132                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.768521                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          462783                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            200190                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    209436946                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.627783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.826491                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    112276402     53.61%     53.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     75011376     35.82%     89.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10548564      5.04%     94.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11030016      5.27%     99.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       570588      0.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    209436946                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              131480904                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453082                       # Number of memory references committed
system.cpu.commit.loads                      24097786                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480903                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                570588                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    340810045                       # The number of ROB reads
system.cpu.rob.rob_writes                   264087644                       # The number of ROB writes
system.cpu.timesIdled                         1817167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       162054172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     131480904                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.716914                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.716914                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.269040                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.269040                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                336712655                       # number of integer regfile reads
system.cpu.int_regfile_writes               158379773                       # number of integer regfile writes
system.cpu.misc_regfile_reads                65600501                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 10.947703                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10005937                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     11                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               909630.636364                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      10.947703                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.010691                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.010691                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10005937                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10005937                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10005937                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10005937                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10005937                       # number of overall hits
system.cpu.icache.overall_hits::total        10005937                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           11                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            11                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           11                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             11                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           11                       # number of overall misses
system.cpu.icache.overall_misses::total            11                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst       631500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       631500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst       631500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       631500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst       631500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       631500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10005948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10005948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10005948                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10005948                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10005948                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10005948                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57409.090909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57409.090909                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57409.090909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57409.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57409.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57409.090909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           11                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       609500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       609500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       609500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       609500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55409.090909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55409.090909                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55409.090909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55409.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55409.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55409.090909                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2742253                       # number of replacements
system.cpu.dcache.tagsinuse               1023.624843                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45481455                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2743277                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  16.579243                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444695013000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1023.624843                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999634                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999634                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21127305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21127305                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24354150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24354150                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45481455                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45481455                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45481455                       # number of overall hits
system.cpu.dcache.overall_hits::total        45481455                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3048068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3048068                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1143                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3049211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3049211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3049211                       # number of overall misses
system.cpu.dcache.overall_misses::total       3049211                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 172517119000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 172517119000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     17805000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17805000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 172534924000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 172534924000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 172534924000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 172534924000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24175373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24175373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48530666                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48530666                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48530666                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48530666                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.126082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.126082                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000047                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.062831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.062831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062831                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56598.841955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56598.841955                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15577.427822                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15577.427822                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56583.465034                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56583.465034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56583.465034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56583.465034                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          447                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1339607                       # number of writebacks
system.cpu.dcache.writebacks::total           1339607                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       305919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       305919                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       305934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       305934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       305934                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       305934                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2742149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2742149                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1128                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2743277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2743277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2743277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2743277                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 151758005500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 151758005500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     15457500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15457500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 151773463000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 151773463000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 151773463000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 151773463000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.113427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.113427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.056527                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056527                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.056527                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056527                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55342.727729                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55342.727729                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13703.457447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13703.457447                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55325.606200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55325.606200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55325.606200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55325.606200                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
