#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Nov  1 13:23:43 2025
# Process ID         : 35855
# Current directory  : /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog
# Command line       : xsim -mode tcl -source {xsim.dir/kernel_cholesky_0/xsim_script.tcl}
# Log file           : /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/xsim.log
# Journal file       : /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/xsim.jou
# Running On         : yxh-ASUS-TUF-Gaming-F15-FX507ZM-FX507ZM
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 1235.496 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16364 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18512 MB
# Available Virtual  : 8129 MB
#-----------------------------------------------------------
source xsim.dir/kernel_cholesky_0/xsim_script.tcl
# xsim {kernel_cholesky_0} -autoloadwcfg -tclbatch {kernel_cholesky_0.tcl}
Time resolution is 1 ps
source kernel_cholesky_0.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "116000"
// RTL Simulation : 1 / 8 [100.00%] @ "2216000"
// RTL Simulation : 2 / 8 [100.00%] @ "4309000"
// RTL Simulation : 3 / 8 [100.00%] @ "6402000"
// RTL Simulation : 4 / 8 [100.00%] @ "8495000"
// RTL Simulation : 5 / 8 [100.00%] @ "10588000"
// RTL Simulation : 6 / 8 [100.00%] @ "12681000"
// RTL Simulation : 7 / 8 [100.00%] @ "14774000"
// RTL Simulation : 8 / 8 [100.00%] @ "16867000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 16908500 ps : File "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/sim/verilog/kernel_cholesky_0.autotb.v" Line 311
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov  1 13:23:45 2025...
