# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z010clg400-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.cache/wt [current_project]
set_property parent.project_path /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
add_files /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/system.bd
set_property used_in_implementation false [get_files -all /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc]
set_property used_in_implementation false [get_files -all /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc]
set_property used_in_implementation false [get_files -all /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc]
set_property used_in_implementation false [get_files -all /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/system_ooc.xdc]
set_property is_locked true [get_files /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/system.bd]

read_verilog -library xil_defaultlib -sv {
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_pll.sv
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_pwm.sv
}
read_verilog -library xil_defaultlib {
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_master.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_slave.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_wr_fifo.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_asg_ch.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_dfilt1.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_pid_block.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_lock_in.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_ams.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_asg.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_hk.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_pid.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_ps.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_scope.v
  /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_top.v
}
read_xdc /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc
set_property used_in_implementation false [get_files /home/st/RedPitaya/RedPitaya/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top red_pitaya_top -part xc7z010clg400-1
write_checkpoint -noxdef red_pitaya_top.dcp
catch { report_utilization -file red_pitaya_top_utilization_synth.rpt -pb red_pitaya_top_utilization_synth.pb }
