#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jun  1 15:37:31 2017
# Process ID: 3982
# Current directory: /home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.runs/synth_1
# Command line: vivado -log Main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl
# Log file: /home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.runs/synth_1/Main.vds
# Journal file: /home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Main.tcl -notrace
Command: synth_design -top Main -part xa7a100tcsg324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1179.629 ; gain = 75.996 ; free physical = 266 ; free virtual = 5926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/Main.v:25]
INFO: [Synth 8-638] synthesizing module 'CLOCK_S' [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v:23]
	Parameter COUNT bound to: 59 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Count' [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/Count.v:23]
	Parameter COUNTNUM bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Count' (1#1) [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/Count.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_S' (2#1) [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK_M' [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v:23]
	Parameter COUNT bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CLOCK_M' (3#1) [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK_H' [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v:23]
	Parameter COUNT bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Count__parameterized0' [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/Count.v:23]
	Parameter COUNTNUM bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Count__parameterized0' (3#1) [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/Count.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_H' (4#1) [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v:23]
INFO: [Synth 8-638] synthesizing module 'RING' [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/RING.v:23]
INFO: [Synth 8-256] done synthesizing module 'RING' (5#1) [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/RING.v:23]
INFO: [Synth 8-256] done synthesizing module 'Main' (6#1) [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/Main.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.129 ; gain = 116.496 ; free physical = 268 ; free virtual = 5930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.129 ; gain = 116.496 ; free physical = 268 ; free virtual = 5930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc]
WARNING: [Vivado 12-584] No ports matched 'OFF'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OFF'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ON'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ON'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'loud_day'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'loud_day'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'loud_clock'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'loud_clock'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[7]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[7]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[6]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[6]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[5]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[5]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[4]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[4]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[3]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[3]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[2]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[2]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[1]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[1]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[0]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select[0]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[0]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[0]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[1]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[1]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[2]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[2]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[3]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[3]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[4]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[4]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[5]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[5]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[6]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[6]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[7]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[7]'. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1575.387 ; gain = 0.000 ; free physical = 151 ; free virtual = 5677
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1575.387 ; gain = 471.754 ; free physical = 236 ; free virtual = 5764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a100tcsg324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1575.387 ; gain = 471.754 ; free physical = 236 ; free virtual = 5764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1575.387 ; gain = 471.754 ; free physical = 237 ; free virtual = 5765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.387 ; gain = 471.754 ; free physical = 233 ; free virtual = 5761
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Count__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module RING 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element L9/uCt_s/co_reg was removed.  [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/Count.v:41]
WARNING: [Synth 8-6014] Unused sequential element L10/loud_day_reg was removed.  [/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.srcs/sources_1/new/RING.v:43]
WARNING: [Synth 8-3332] Sequential element (L7/uCt_s/res_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (L7/uCt_s/res_reg[1]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (L8/uCt_s/res_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (L8/uCt_s/res_reg[1]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (L9/uCt_s/res_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (L9/uCt_s/res_reg[1]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (L9/uCt_s/res_reg[2]) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1575.387 ; gain = 471.754 ; free physical = 194 ; free virtual = 5725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1575.387 ; gain = 471.754 ; free physical = 113 ; free virtual = 5615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1575.387 ; gain = 471.754 ; free physical = 113 ; free virtual = 5615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1583.395 ; gain = 479.762 ; free physical = 130 ; free virtual = 5613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1583.395 ; gain = 479.762 ; free physical = 126 ; free virtual = 5609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1583.395 ; gain = 479.762 ; free physical = 126 ; free virtual = 5609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1583.395 ; gain = 479.762 ; free physical = 126 ; free virtual = 5609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1583.395 ; gain = 479.762 ; free physical = 126 ; free virtual = 5609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1583.395 ; gain = 479.762 ; free physical = 126 ; free virtual = 5609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1583.395 ; gain = 479.762 ; free physical = 126 ; free virtual = 5609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     9|
|4     |LUT4  |    18|
|5     |LUT5  |    18|
|6     |LUT6  |    23|
|7     |MUXF7 |     1|
|8     |FDRE  |    20|
|9     |IBUF  |     9|
|10    |OBUF  |    25|
+------+------+------+

Report Instance Areas: 
+------+----------+----------------------+------+
|      |Instance  |Module                |Cells |
+------+----------+----------------------+------+
|1     |top       |                      |   125|
|2     |  L10     |RING                  |     1|
|3     |  L7      |CLOCK_S               |    35|
|4     |    uCt_s |Count_0               |    35|
|5     |  L8      |CLOCK_M               |    33|
|6     |    uCt_s |Count                 |    33|
|7     |  L9      |CLOCK_H               |    21|
|8     |    uCt_s |Count__parameterized0 |    21|
+------+----------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1583.395 ; gain = 479.762 ; free physical = 126 ; free virtual = 5609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1583.395 ; gain = 124.504 ; free physical = 181 ; free virtual = 5664
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1583.402 ; gain = 479.762 ; free physical = 182 ; free virtual = 5666
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 51 Warnings, 42 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1583.402 ; gain = 493.355 ; free physical = 153 ; free virtual = 5637
INFO: [Common 17-1381] The checkpoint '/home/iyuge2/git/hust-mylab/NumLogic/EleClock/project_yu1433.runs/synth_1/Main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1607.406 ; gain = 0.000 ; free physical = 150 ; free virtual = 5637
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 15:38:19 2017...
