<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>UnityChip Verification</title><link>https://open-verify.cc/en/verifytask/</link><description>Recent content on UnityChip Verification</description><generator>Hugo</generator><language>en</language><copyright>MLVP Group ©</copyright><lastBuildDate>Wed, 19 Feb 2025 10:47:39 +0800</lastBuildDate><atom:link href="https://open-verify.cc/en/verifytask/index.xml" rel="self" type="application/rss+xml"/><item><title>UT Practical Session Phase 3: UT Verification Practice for the ITLB Module of the 3rd-Generation Xiangshan (Kunminghu) Architecture (Ongoing)</title><link>https://open-verify.cc/en/verifytask/02_itlb/</link><pubDate>Wed, 19 Feb 2025 10:47:39 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/02_itlb/</guid><description>Learn the Microarchitecture Design of Xiangshan’s ITLB Through Verification</description></item><item><title>UT Practical Training Phase 2: Third Generation Xiangshan (Kunming Lake) Architecture IFU Module UT Verification Practice (In Progress)</title><link>https://open-verify.cc/en/verifytask/01_ifu/</link><pubDate>Wed, 11 Dec 2024 10:47:18 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/01_ifu/</guid><description>Learning the microarchitecture design of Xiangshan IFU during verification.</description></item><item><title>Phase 1: Kunminghu BPU module UT verification practice(Finished)</title><link>https://open-verify.cc/en/verifytask/00_bpu/</link><pubDate>Thu, 11 Jan 2024 08:47:18 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/00_bpu/</guid><description>Learning the microarchitecture design of the Xiangshan BPU through verification</description></item></channel></rss>