{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367268930819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367268930822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 16:55:30 2013 " "Processing started: Mon Apr 29 16:55:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367268930822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367268930822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Int_Test -c Int_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Int_Test -c Int_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367268930823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1367268931491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inc_Logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Inc_Logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Increase_Logic-rtl " "Found design unit 1: Increase_Logic-rtl" {  } { { "Inc_Logic.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Inc_Logic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Increase_Logic " "Found entity 1: Increase_Logic" {  } { { "Inc_Logic.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Inc_Logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlop_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file FlipFlop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_TB-TB " "Found design unit 1: dff_TB-TB" {  } { { "FlipFlop_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/FlipFlop_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932373 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CFG_TB " "Found design unit 2: CFG_TB" {  } { { "FlipFlop_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/FlipFlop_tb.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932373 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_TB " "Found entity 1: dff_TB" {  } { { "FlipFlop_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/FlipFlop_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TG_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TG_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG_tb-tb " "Found design unit 1: TG_tb-tb" {  } { { "TG_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/TG_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932379 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG_tb " "Found entity 1: TG_tb" {  } { { "TG_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/TG_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG-rtl " "Found design unit 1: TG-rtl" {  } { { "TG.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/TG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932385 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG " "Found entity 1: TG" {  } { { "TG.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/TG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932390 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-rtl " "Found design unit 1: mux8-rtl" {  } { { "mux8.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux8.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932395 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-rtl " "Found design unit 1: mux4-rtl" {  } { { "mux4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932400 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932406 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-behav " "Found design unit 1: FlipFlop-behav" {  } { { "FlipFlop.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/FlipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932411 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/FlipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Int_Test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Int_Test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Int_Test-imp " "Found design unit 1: Int_Test-imp" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Int_Test " "Found entity 1: Int_Test" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PreDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PreDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode-rtl " "Found design unit 1: predecode-rtl" {  } { { "PreDecoder.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/PreDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932422 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode " "Found entity 1: predecode" {  } { { "PreDecoder.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/PreDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RCL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RCL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Logic-rtl " "Found design unit 1: Control_Logic-rtl" {  } { { "RCL.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/RCL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Logic " "Found entity 1: Control_Logic" {  } { { "RCL.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/RCL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inv8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Inv8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inverter8b-rtl " "Found design unit 1: Inverter8b-rtl" {  } { { "Inv8b.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Inv8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inverter8b " "Found entity 1: Inverter8b" {  } { { "Inv8b.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Inv8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-rtl " "Found design unit 1: mux3-rtl" {  } { { "mux3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932443 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-rtl " "Found design unit 1: mux5-rtl" {  } { { "mux5.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932456 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Star1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Star1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star1-rtl " "Found design unit 1: star1-rtl" {  } { { "Star1.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932462 ""} { "Info" "ISGN_ENTITY_NAME" "1 star1 " "Found entity 1: star1" {  } { { "Star1.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Star2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Star2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star2-rtl " "Found design unit 1: star2-rtl" {  } { { "Star2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932468 ""} { "Info" "ISGN_ENTITY_NAME" "1 star2 " "Found entity 1: star2" {  } { { "Star2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Star3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Star3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star3-rtl " "Found design unit 1: star3-rtl" {  } { { "Star3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932475 ""} { "Info" "ISGN_ENTITY_NAME" "1 star3 " "Found entity 1: star3" {  } { { "Star3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7-rtl " "Found design unit 1: mux7-rtl" {  } { { "mux7.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux7.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932481 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Found entity 1: mux7" {  } { { "mux7.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "star4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file star4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star4-rtl " "Found design unit 1: star4-rtl" {  } { { "star4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/star4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268932487 ""} { "Info" "ISGN_ENTITY_NAME" "1 star4 " "Found entity 1: star4" {  } { { "star4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/star4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268932487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268932487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Int_Test " "Elaborating entity \"Int_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1367268932630 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Addrbus Int_Test.vhd(8) " "VHDL Signal Declaration warning at Int_Test.vhd(8): used implicit default value for signal \"Addrbus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932635 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Clk Int_Test.vhd(13) " "VHDL Signal Declaration warning at Int_Test.vhd(13): used implicit default value for signal \"Clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932635 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BRC Int_Test.vhd(14) " "VHDL Signal Declaration warning at Int_Test.vhd(14): used implicit default value for signal \"BRC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932636 "|Int_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VEC1 Int_Test.vhd(14) " "Verilog HDL or VHDL warning at Int_Test.vhd(14): object \"VEC1\" assigned a value but never read" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367268932636 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DB Int_Test.vhd(15) " "VHDL Signal Declaration warning at Int_Test.vhd(15): used implicit default value for signal \"DB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932636 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADH Int_Test.vhd(15) " "VHDL Signal Declaration warning at Int_Test.vhd(15): used implicit default value for signal \"ADH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932636 "|Int_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tcstate Int_Test.vhd(18) " "Verilog HDL or VHDL warning at Int_Test.vhd(18): object \"tcstate\" assigned a value but never read" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367268932637 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCH_Pre_In Int_Test.vhd(20) " "VHDL Signal Declaration warning at Int_Test.vhd(20): used implicit default value for signal \"PCH_Pre_In\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932637 "|Int_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AI Int_Test.vhd(21) " "Verilog HDL or VHDL warning at Int_Test.vhd(21): object \"AI\" assigned a value but never read" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367268932638 "|Int_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BI Int_Test.vhd(21) " "Verilog HDL or VHDL warning at Int_Test.vhd(21): object \"BI\" assigned a value but never read" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367268932638 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADD Int_Test.vhd(21) " "VHDL Signal Declaration warning at Int_Test.vhd(21): used implicit default value for signal \"ADD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932638 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DL_DB Int_Test.vhd(22) " "VHDL Signal Declaration warning at Int_Test.vhd(22): used implicit default value for signal \"DL_DB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932638 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DL_ADL Int_Test.vhd(22) " "VHDL Signal Declaration warning at Int_Test.vhd(22): used implicit default value for signal \"DL_ADL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932639 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DL_ADH Int_Test.vhd(22) " "VHDL Signal Declaration warning at Int_Test.vhd(22): used implicit default value for signal \"DL_ADH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932639 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCL_PCL Int_Test.vhd(22) " "VHDL Signal Declaration warning at Int_Test.vhd(22): used implicit default value for signal \"PCL_PCL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932639 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADL_PCL Int_Test.vhd(22) " "VHDL Signal Declaration warning at Int_Test.vhd(22): used implicit default value for signal \"ADL_PCL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932639 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCL_DB Int_Test.vhd(22) " "VHDL Signal Declaration warning at Int_Test.vhd(22): used implicit default value for signal \"PCL_DB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932640 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCL_ADL Int_Test.vhd(22) " "VHDL Signal Declaration warning at Int_Test.vhd(22): used implicit default value for signal \"PCL_ADL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932640 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCH_PCH Int_Test.vhd(23) " "VHDL Signal Declaration warning at Int_Test.vhd(23): used implicit default value for signal \"PCH_PCH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932640 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADH_PCH Int_Test.vhd(23) " "VHDL Signal Declaration warning at Int_Test.vhd(23): used implicit default value for signal \"ADH_PCH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932641 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCH_DB Int_Test.vhd(23) " "VHDL Signal Declaration warning at Int_Test.vhd(23): used implicit default value for signal \"PCH_DB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932641 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCH_ADH Int_Test.vhd(23) " "VHDL Signal Declaration warning at Int_Test.vhd(23): used implicit default value for signal \"PCH_ADH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932641 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DB_BAR_ADD Int_Test.vhd(23) " "VHDL Signal Declaration warning at Int_Test.vhd(23): used implicit default value for signal \"DB_BAR_ADD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932642 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DB_ADD Int_Test.vhd(23) " "VHDL Signal Declaration warning at Int_Test.vhd(23): used implicit default value for signal \"DB_ADD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932642 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADL_ADD Int_Test.vhd(23) " "VHDL Signal Declaration warning at Int_Test.vhd(23): used implicit default value for signal \"ADL_ADD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932642 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_ADD Int_Test.vhd(24) " "VHDL Signal Declaration warning at Int_Test.vhd(24): used implicit default value for signal \"O_ADD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932642 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SB_ADD Int_Test.vhd(24) " "VHDL Signal Declaration warning at Int_Test.vhd(24): used implicit default value for signal \"SB_ADD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932643 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ACR Int_Test.vhd(24) " "VHDL Signal Declaration warning at Int_Test.vhd(24): used implicit default value for signal \"ACR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932643 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADD_ADL Int_Test.vhd(24) " "VHDL Signal Declaration warning at Int_Test.vhd(24): used implicit default value for signal \"ADD_ADL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932643 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADD_SB Int_Test.vhd(24) " "VHDL Signal Declaration warning at Int_Test.vhd(24): used implicit default value for signal \"ADD_SB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932643 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SB_S Int_Test.vhd(24) " "VHDL Signal Declaration warning at Int_Test.vhd(24): used implicit default value for signal \"SB_S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932644 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SB_X Int_Test.vhd(25) " "VHDL Signal Declaration warning at Int_Test.vhd(25): used implicit default value for signal \"SB_X\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932644 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "X_SB Int_Test.vhd(25) " "VHDL Signal Declaration warning at Int_Test.vhd(25): used implicit default value for signal \"X_SB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932644 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SB_Y Int_Test.vhd(25) " "VHDL Signal Declaration warning at Int_Test.vhd(25): used implicit default value for signal \"SB_Y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932645 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Y_SB Int_Test.vhd(25) " "VHDL Signal Declaration warning at Int_Test.vhd(25): used implicit default value for signal \"Y_SB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932645 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SB_AC Int_Test.vhd(25) " "VHDL Signal Declaration warning at Int_Test.vhd(25): used implicit default value for signal \"SB_AC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932645 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AC_DB Int_Test.vhd(25) " "VHDL Signal Declaration warning at Int_Test.vhd(25): used implicit default value for signal \"AC_DB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932645 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AC_SB Int_Test.vhd(25) " "VHDL Signal Declaration warning at Int_Test.vhd(25): used implicit default value for signal \"AC_SB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932645 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S_SB Int_Test.vhd(25) " "VHDL Signal Declaration warning at Int_Test.vhd(25): used implicit default value for signal \"S_SB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932646 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S_ADL Int_Test.vhd(25) " "VHDL Signal Declaration warning at Int_Test.vhd(25): used implicit default value for signal \"S_ADL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932646 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SB_ADH Int_Test.vhd(26) " "VHDL Signal Declaration warning at Int_Test.vhd(26): used implicit default value for signal \"SB_ADH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932647 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SB_DB Int_Test.vhd(26) " "VHDL Signal Declaration warning at Int_Test.vhd(26): used implicit default value for signal \"SB_DB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932647 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_ADH Int_Test.vhd(27) " "VHDL Signal Declaration warning at Int_Test.vhd(27): used implicit default value for signal \"O_ADH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932648 "|Int_Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_ADL Int_Test.vhd(27) " "VHDL Signal Declaration warning at Int_Test.vhd(27): used implicit default value for signal \"O_ADL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367268932648 "|Int_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_Co Int_Test.vhd(30) " "Verilog HDL or VHDL warning at Int_Test.vhd(30): object \"PC_Co\" assigned a value but never read" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367268932648 "|Int_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "predecode predecode:PreDecodeLogic " "Elaborating entity \"predecode\" for hierarchy \"predecode:PreDecodeLogic\"" {  } { { "Int_Test.vhd" "PreDecodeLogic" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:IRInput " "Elaborating entity \"mux2\" for hierarchy \"mux2:IRInput\"" {  } { { "Int_Test.vhd" "IRInput" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:IR " "Elaborating entity \"reg\" for hierarchy \"reg:IR\"" {  } { { "Int_Test.vhd" "IR" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG TG:Timing " "Elaborating entity \"TG\" for hierarchy \"TG:Timing\"" {  } { { "Int_Test.vhd" "Timing" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increase_Logic Increase_Logic:PCLCarryin " "Elaborating entity \"Increase_Logic\" for hierarchy \"Increase_Logic:PCLCarryin\"" {  } { { "Int_Test.vhd" "PCLCarryin" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter8b Inverter8b:DBBar " "Elaborating entity \"Inverter8b\" for hierarchy \"Inverter8b:DBBar\"" {  } { { "Int_Test.vhd" "DBBar" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:BIInput " "Elaborating entity \"mux3\" for hierarchy \"mux3:BIInput\"" {  } { { "Int_Test.vhd" "BIInput" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "star1 star1:Star1Logic " "Elaborating entity \"star1\" for hierarchy \"star1:Star1Logic\"" {  } { { "Int_Test.vhd" "Star1Logic" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:DBBus " "Elaborating entity \"mux5\" for hierarchy \"mux5:DBBus\"" {  } { { "Int_Test.vhd" "DBBus" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "star2 star2:Star2Logic " "Elaborating entity \"star2\" for hierarchy \"star2:Star2Logic\"" {  } { { "Int_Test.vhd" "Star2Logic" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "star3 star3:Star3Logic " "Elaborating entity \"star3\" for hierarchy \"star3:Star3Logic\"" {  } { { "Int_Test.vhd" "Star3Logic" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7 mux7:SBBus " "Elaborating entity \"mux7\" for hierarchy \"mux7:SBBus\"" {  } { { "Int_Test.vhd" "SBBus" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "star4 star4:Star4Logic " "Elaborating entity \"star4\" for hierarchy \"star4:Star4Logic\"" {  } { { "Int_Test.vhd" "Star4Logic" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:ADHBus " "Elaborating entity \"mux4\" for hierarchy \"mux4:ADHBus\"" {  } { { "Int_Test.vhd" "ADHBus" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367268932798 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[0\] GND " "Pin \"Addrbus\[0\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[1\] GND " "Pin \"Addrbus\[1\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[2\] GND " "Pin \"Addrbus\[2\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[3\] GND " "Pin \"Addrbus\[3\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[4\] GND " "Pin \"Addrbus\[4\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[5\] GND " "Pin \"Addrbus\[5\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[6\] GND " "Pin \"Addrbus\[6\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[7\] GND " "Pin \"Addrbus\[7\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[8\] GND " "Pin \"Addrbus\[8\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[9\] GND " "Pin \"Addrbus\[9\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[10\] GND " "Pin \"Addrbus\[10\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[11\] GND " "Pin \"Addrbus\[11\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[12\] GND " "Pin \"Addrbus\[12\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[13\] GND " "Pin \"Addrbus\[13\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[14\] GND " "Pin \"Addrbus\[14\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addrbus\[15\] GND " "Pin \"Addrbus\[15\]\" is stuck at GND" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367268933726 "|Int_Test|Addrbus[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1367268933726 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1367268933741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1367268934092 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1367268934092 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367268934164 "|Int_Test|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Databus\[0\] " "No output dependent on input pin \"Databus\[0\]\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367268934164 "|Int_Test|Databus[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Databus\[1\] " "No output dependent on input pin \"Databus\[1\]\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367268934164 "|Int_Test|Databus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Databus\[2\] " "No output dependent on input pin \"Databus\[2\]\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367268934164 "|Int_Test|Databus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Databus\[3\] " "No output dependent on input pin \"Databus\[3\]\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367268934164 "|Int_Test|Databus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Databus\[4\] " "No output dependent on input pin \"Databus\[4\]\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367268934164 "|Int_Test|Databus[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Databus\[5\] " "No output dependent on input pin \"Databus\[5\]\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367268934164 "|Int_Test|Databus[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Databus\[6\] " "No output dependent on input pin \"Databus\[6\]\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367268934164 "|Int_Test|Databus[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Databus\[7\] " "No output dependent on input pin \"Databus\[7\]\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367268934164 "|Int_Test|Databus[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367268934164 "|Int_Test|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1367268934164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1367268934166 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1367268934166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1367268934166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367268934290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 16:55:34 2013 " "Processing ended: Mon Apr 29 16:55:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367268934290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367268934290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367268934290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367268934290 ""}
