<stg><name>dpu_keygen_Pipeline_VITIS_LOOP_62_8</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc90:0 %k_1 = load i6 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc90:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc90:2 %icmp_ln62 = icmp_eq  i6 %k_1, i6 48

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc90:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc90:4 %add_ln62 = add i6 %k_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc90:5 %br_ln62 = br i1 %icmp_ln62, void %for.inc90.split, void %for.end92.exitStub

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
for.inc90.split:0 %k_9_cast38 = zext i6 %k_1

]]></Node>
<StgValue><ssdm name="k_9_cast38"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc90.split:2 %tr_addr = getelementptr i8 %tr, i64 0, i64 %k_9_cast38

]]></Node>
<StgValue><ssdm name="tr_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="6">
<![CDATA[
for.inc90.split:3 %tr_load = load i6 %tr_addr

]]></Node>
<StgValue><ssdm name="tr_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc90.split:8 %store_ln62 = store i6 %add_ln62, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
for.end92.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc90.split:1 %specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71

]]></Node>
<StgValue><ssdm name="specloopname_ln62"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="6">
<![CDATA[
for.inc90.split:3 %tr_load = load i6 %tr_addr

]]></Node>
<StgValue><ssdm name="tr_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc90.split:4 %zext_ln62_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln62_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
for.inc90.split:5 %zext_ln62 = zext i7 %zext_ln62_cast

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc90.split:6 %sk_addr_2 = getelementptr i8 %sk, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="sk_addr_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc90.split:7 %store_ln62 = store i8 %tr_load, i12 %sk_addr_2

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.split:9 %br_ln62 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="tr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="sk" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="k" fromId="38" toId="5">
</dataflow>
<dataflow id="41" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="sk" to="specinterface_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="44" from="empty_69" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="49" from="empty_70" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="53" from="empty_70" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="54" from="empty_70" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="55" from="empty_70" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="60" from="empty_70" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="61" from="empty_70" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="k" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="67" from="k" to="k_1" fromId="5" toId="9">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_38" to="specpipeline_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="75" from="p_str" to="specpipeline_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="k_1" to="icmp_ln62" fromId="9" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_77" to="icmp_ln62" fromId="77" toId="11">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_81" to="speclooptripcount_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_81" to="speclooptripcount_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_81" to="speclooptripcount_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="85" from="k_1" to="add_ln62" fromId="9" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="add_ln62" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="icmp_ln62" to="br_ln62" fromId="11" toId="14">
</dataflow>
<dataflow id="89" from="k_1" to="k_9_cast38" fromId="9" toId="15">
</dataflow>
<dataflow id="90" from="tr" to="tr_addr" fromId="36" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_91" to="tr_addr" fromId="91" toId="16">
</dataflow>
<dataflow id="93" from="k_9_cast38" to="tr_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="94" from="tr_addr" to="tr_load" fromId="16" toId="17">
</dataflow>
<dataflow id="95" from="add_ln62" to="store_ln62" fromId="13" toId="18">
</dataflow>
<dataflow id="96" from="k" to="store_ln62" fromId="5" toId="18">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopName" to="specloopname_ln62" fromId="97" toId="19">
</dataflow>
<dataflow id="100" from="empty_71" to="specloopname_ln62" fromId="99" toId="19">
</dataflow>
<dataflow id="101" from="tr_addr" to="tr_load" fromId="16" toId="20">
</dataflow>
<dataflow id="103" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="zext_ln62_cast" fromId="102" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_104" to="zext_ln62_cast" fromId="104" toId="21">
</dataflow>
<dataflow id="106" from="k_1" to="zext_ln62_cast" fromId="9" toId="21">
</dataflow>
<dataflow id="107" from="zext_ln62_cast" to="zext_ln62" fromId="21" toId="22">
</dataflow>
<dataflow id="108" from="sk" to="sk_addr_2" fromId="37" toId="23">
</dataflow>
<dataflow id="109" from="StgValue_91" to="sk_addr_2" fromId="91" toId="23">
</dataflow>
<dataflow id="110" from="zext_ln62" to="sk_addr_2" fromId="22" toId="23">
</dataflow>
<dataflow id="111" from="tr_load" to="store_ln62" fromId="20" toId="24">
</dataflow>
<dataflow id="112" from="sk_addr_2" to="store_ln62" fromId="23" toId="24">
</dataflow>
<dataflow id="113" from="icmp_ln62" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
