

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Oct 21 13:15:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   331268|   331268|  3.313 ms|  3.313 ms|  331269|  331269|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |   331008|   331008|      1293|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp = alloca i64 1" [dft_256/dft.cpp:9]   --->   Operation 8 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_11_1, i32 %real_sample, i32 %temp"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln15 = store i9 0, i9 %k" [dft_256/dft.cpp:15]   --->   Operation 10 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [dft_256/dft.cpp:5]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_output"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_output"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_11_1, i32 %real_sample, i32 %temp"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_17_3" [dft_256/dft.cpp:15]   --->   Operation 21 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%k_1 = load i9 %k" [dft_256/dft.cpp:18]   --->   Operation 22 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.66ns)   --->   "%icmp_ln15 = icmp_eq  i9 %k_1, i9 256" [dft_256/dft.cpp:15]   --->   Operation 23 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %k_1, i9 1" [dft_256/dft.cpp:15]   --->   Operation 25 'add' 'add_ln15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %VITIS_LOOP_17_3.split, void %for.end29" [dft_256/dft.cpp:15]   --->   Operation 26 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i9 %k_1" [dft_256/dft.cpp:15]   --->   Operation 27 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i9 %k_1" [dft_256/dft.cpp:18]   --->   Operation 28 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%real_output_addr = getelementptr i32 %real_output, i64 0, i64 %zext_ln15" [dft_256/dft.cpp:19]   --->   Operation 29 'getelementptr' 'real_output_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%real_output_load = load i8 %real_output_addr" [dft_256/dft.cpp:19]   --->   Operation 30 'load' 'real_output_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %zext_ln15" [dft_256/dft.cpp:20]   --->   Operation 31 'getelementptr' 'imag_output_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%imag_output_load = load i8 %imag_output_addr" [dft_256/dft.cpp:20]   --->   Operation 32 'load' 'imag_output_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln15 = store i9 %add_ln15, i9 %k" [dft_256/dft.cpp:15]   --->   Operation 33 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [dft_256/dft.cpp:23]   --->   Operation 34 'ret' 'ret_ln23' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%real_output_load = load i8 %real_output_addr" [dft_256/dft.cpp:19]   --->   Operation 35 'load' 'real_output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 36 [1/2] (3.25ns)   --->   "%imag_output_load = load i8 %imag_output_addr" [dft_256/dft.cpp:20]   --->   Operation 36 'load' 'imag_output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %real_output_load" [dft_256/dft.cpp:19]   --->   Operation 37 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %imag_output_load" [dft_256/dft.cpp:20]   --->   Operation 38 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (3.50ns)   --->   "%call_ln20 = call void @dft_Pipeline_VITIS_LOOP_17_3, i32 %bitcast_ln20, i32 %bitcast_ln19, i32 %imag_output, i8 %trunc_ln18, i32 %real_output, i8 %trunc_ln18, i32 %temp, i32 %cos_coefficients_table, i32 %sin_coefficients_table" [dft_256/dft.cpp:20]   --->   Operation 39 'call' 'call_ln20' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dft_256/dft.cpp:7]   --->   Operation 40 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln20 = call void @dft_Pipeline_VITIS_LOOP_17_3, i32 %bitcast_ln20, i32 %bitcast_ln19, i32 %imag_output, i8 %trunc_ln18, i32 %real_output, i8 %trunc_ln18, i32 %temp, i32 %cos_coefficients_table, i32 %sin_coefficients_table" [dft_256/dft.cpp:20]   --->   Operation 41 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_17_3" [dft_256/dft.cpp:15]   --->   Operation 42 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('k') [7]  (0 ns)
	'store' operation ('store_ln15', dft_256/dft.cpp:15) of constant 0 on local variable 'k' [19]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.41ns
The critical path consists of the following:
	'load' operation ('k', dft_256/dft.cpp:18) on local variable 'k' [22]  (0 ns)
	'add' operation ('add_ln15', dft_256/dft.cpp:15) [25]  (1.82 ns)
	'store' operation ('store_ln15', dft_256/dft.cpp:15) of variable 'add_ln15', dft_256/dft.cpp:15 on local variable 'k' [38]  (1.59 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('real_output_load', dft_256/dft.cpp:19) on array 'real_output' [32]  (3.25 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	'call' operation ('call_ln20', dft_256/dft.cpp:20) to 'dft_Pipeline_VITIS_LOOP_17_3' [37]  (3.5 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
