/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     contains prototypes for the field accessor functions
 *     and register accessor functions for the ohp_core block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/pm55_60_19_96ch_top_map.xml
 *     block_uri "file:../docs/rda/pm55_60_19_generic_reg.xml"
 *     block_part_number "PM55_60_19_a"
 *     block_mnemonic "OHP_CORE"
 * 
 *****************************************************************************/

/*--------------------------------------------------------------------------------.
 | The pattern for accessing ohp_core io functions is:
 | {
 |     ohp_core_buffer_t b[1];
 |     ohp_core_buffer_init( b, h );
 |     value = ohp_core_field_<FIELD>_get( b, h );
 |     ohp_core_field_<FIELD>_set( b, h , value );
 | ...
 |     ohp_core_buffer_flush( b );
 | }
 | 
 | alternatively, if register coalescing is not needed then omit the buffer like:
 | 
 | value = ohp_core_field_<FIELD>_get( NULL, h );
 | ohp_core_field_<FIELD>_set( NULL, h , value );
 | 
 +-------------------------------------------------------------------------------*/

/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------.
 | 
 | +----------------------------------+
 | | Register 0x00000000 OHP_CFG_CTRL |
 | +----------------------------------+
 | | bit  0 R/W  OHP_EN               |
 | | bit  4 R/W  STGA_GCC_EN          |
 | | bit  8 R/W  STGB_GCC_EN          |
 | +----------------------------------+
 | 
 | void   ohp_core_field_OHP_EN_set      ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_OHP_EN_get      ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_STGA_GCC_EN_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_STGA_GCC_EN_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_STGB_GCC_EN_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_STGB_GCC_EN_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | +----------------------------------+
 | | Register 0x00000004 SCH_RXFA_CFG |
 | +----------------------------------+
 | | bit  0  R/W  RXFA_SCH_EN         |
 | | bit  8  R/W  RXFA_SCH_REQ        |
 | | bit  16 R/W  RXFA_SCH_FORCE      |
 | +----------------------------------+
 | 
 | void   ohp_core_field_RXFA_SCH_EN_set    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXFA_SCH_EN_get    ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_RXFA_SCH_REQ_set   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXFA_SCH_REQ_get   ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_RXFA_SCH_FORCE_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXFA_SCH_FORCE_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | +----------------------------------+
 | | Register 0x00000008 SCH_RXFB_CFG |
 | +----------------------------------+
 | | bit  0  R/W  RXFB_SCH_EN         |
 | | bit  8  R/W  RXFB_SCH_REQ        |
 | | bit  16 R/W  RXFB_SCH_FORCE      |
 | +----------------------------------+
 | 
 | void   ohp_core_field_RXFB_SCH_EN_set    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXFB_SCH_EN_get    ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_RXFB_SCH_REQ_set   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXFB_SCH_REQ_get   ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_RXFB_SCH_FORCE_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXFB_SCH_FORCE_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | +---------------------------------+
 | | Register 0x0000000c STGA_SA_UID |
 | +---------------------------------+
 | | bit  31:0 R/W  STGA_SADDR_UID   |
 | +---------------------------------+
 | 
 | void   ohp_core_field_STGA_SADDR_UID_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_STGA_SADDR_UID_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_range_STGA_SADDR_UID_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_field_range_STGA_SADDR_UID_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +---------------------------------+
 | | Register 0x00000010 STGB_SA_UID |
 | +---------------------------------+
 | | bit  31:0 R/W  STGB_SADDR_UID   |
 | +---------------------------------+
 | 
 | void   ohp_core_field_STGB_SADDR_UID_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_STGB_SADDR_UID_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_range_STGB_SADDR_UID_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_field_range_STGB_SADDR_UID_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +---------------------------------+
 | | Register 0x00000014 STGA_DA_UID |
 | +---------------------------------+
 | | bit  31:0 R/W  STGA_DADDR_UID   |
 | +---------------------------------+
 | 
 | void   ohp_core_field_STGA_DADDR_UID_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_STGA_DADDR_UID_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_range_STGA_DADDR_UID_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_field_range_STGA_DADDR_UID_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +---------------------------------+
 | | Register 0x00000018 STGB_DA_UID |
 | +---------------------------------+
 | | bit  31:0 R/W  STGB_DADDR_UID   |
 | +---------------------------------+
 | 
 | void   ohp_core_field_STGB_DADDR_UID_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_STGB_DADDR_UID_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_range_STGB_DADDR_UID_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_field_range_STGB_DADDR_UID_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +-----------------------------------+
 | | Register 0x0000001c RXFA_PWR_CTRL |
 | +-----------------------------------+
 | | bit  5:0 R/W  RXFA_SD_CONFIG      |
 | +-----------------------------------+
 | 
 | void   ohp_core_field_RXFA_SD_CONFIG_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXFA_SD_CONFIG_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_range_RXFA_SD_CONFIG_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_field_range_RXFA_SD_CONFIG_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +-----------------------------------+
 | | Register 0x00000020 RXFB_PWR_CTRL |
 | +-----------------------------------+
 | | bit  5:0 R/W  RXFB_SD_CONFIG      |
 | +-----------------------------------+
 | 
 | void   ohp_core_field_RXFB_SD_CONFIG_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXFB_SD_CONFIG_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_range_RXFB_SD_CONFIG_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_field_range_RXFB_SD_CONFIG_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +-----------------------------------+
 | | Register 0x00000024 TXFA_PWR_CTRL |
 | +-----------------------------------+
 | | bit  5:0 R/W  TXFA_SD_CONFIG      |
 | +-----------------------------------+
 | 
 | void   ohp_core_field_TXFA_SD_CONFIG_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_TXFA_SD_CONFIG_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_range_TXFA_SD_CONFIG_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_field_range_TXFA_SD_CONFIG_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +-----------------------------------+
 | | Register 0x00000028 TXFB_PWR_CTRL |
 | +-----------------------------------+
 | | bit  5:0 R/W  TXFB_SD_CONFIG      |
 | +-----------------------------------+
 | 
 | void   ohp_core_field_TXFB_SD_CONFIG_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_TXFB_SD_CONFIG_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_range_TXFB_SD_CONFIG_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_field_range_TXFB_SD_CONFIG_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +--------------------------------------------+
 | | Register (0x0000002c + (N) * 4) STGA_CH_EN |
 | |     N[0..95]                               |
 | +--------------------------------------------+
 | | bit  0 R/W  STGA_CH_EN_CTRL                |
 | +--------------------------------------------+
 | 
 | void   ohp_core_lfield_STGA_CH_EN_CTRL_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_STGA_CH_EN_CTRL_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_range_STGA_CH_EN_CTRL_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_STGA_CH_EN_CTRL_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +--------------------------------------------+
 | | Register (0x000001ac + (N) * 4) STGB_CH_EN |
 | |     N[0..95]                               |
 | +--------------------------------------------+
 | | bit  0 R/W  STGB_CH_EN_CTRL                |
 | +--------------------------------------------+
 | 
 | void   ohp_core_lfield_STGB_CH_EN_CTRL_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_STGB_CH_EN_CTRL_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_range_STGB_CH_EN_CTRL_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_STGB_CH_EN_CTRL_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +---------------------------------------------+
 | | Register (0x0000032c + (N) * 4) TXFA_OFFSET |
 | |     N[0..95]                                |
 | +---------------------------------------------+
 | | bit  8:0 R/W  TXFA_INS_OFFSET               |
 | +---------------------------------------------+
 | 
 | void   ohp_core_lfield_TXFA_INS_OFFSET_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_TXFA_INS_OFFSET_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_range_TXFA_INS_OFFSET_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_TXFA_INS_OFFSET_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +---------------------------------------------+
 | | Register (0x000004ac + (N) * 4) TXFB_OFFSET |
 | |     N[0..95]                                |
 | +---------------------------------------------+
 | | bit  8:0 R/W  TXFB_INS_OFFSET               |
 | +---------------------------------------------+
 | 
 | void   ohp_core_lfield_TXFB_INS_OFFSET_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_TXFB_INS_OFFSET_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_range_TXFB_INS_OFFSET_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_TXFB_INS_OFFSET_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +------------------------------------------------+
 | | Register (0x0000062c + (N) * 4) TXFA_GCC0_MASK |
 | |     N[0..2]                                    |
 | +------------------------------------------------+
 | | bit  31:0 R/W  TXFA_GCC0_INS_MASK              |
 | +------------------------------------------------+
 | 
 | void   ohp_core_lfield_TXFA_GCC0_INS_MASK_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_TXFA_GCC0_INS_MASK_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_range_TXFA_GCC0_INS_MASK_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_TXFA_GCC0_INS_MASK_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +------------------------------------------------+
 | | Register (0x00000638 + (N) * 4) TXFA_GCC1_MASK |
 | |     N[0..2]                                    |
 | +------------------------------------------------+
 | | bit  31:0 R/W  TXFA_GCC1_INS_MASK              |
 | +------------------------------------------------+
 | 
 | void   ohp_core_lfield_TXFA_GCC1_INS_MASK_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_TXFA_GCC1_INS_MASK_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_range_TXFA_GCC1_INS_MASK_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_TXFA_GCC1_INS_MASK_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +------------------------------------------------+
 | | Register (0x00000644 + (N) * 4) TXFA_GCC2_MASK |
 | |     N[0..2]                                    |
 | +------------------------------------------------+
 | | bit  31:0 R/W  TXFA_GCC2_INS_MASK              |
 | +------------------------------------------------+
 | 
 | void   ohp_core_lfield_TXFA_GCC2_INS_MASK_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_TXFA_GCC2_INS_MASK_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_range_TXFA_GCC2_INS_MASK_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_TXFA_GCC2_INS_MASK_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +------------------------------------------------+
 | | Register (0x00000650 + (N) * 4) TXFB_GCC0_MASK |
 | |     N[0..2]                                    |
 | +------------------------------------------------+
 | | bit  31:0 R/W  TXFB_GCC0_INS_MASK              |
 | +------------------------------------------------+
 | 
 | void   ohp_core_lfield_TXFB_GCC0_INS_MASK_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_TXFB_GCC0_INS_MASK_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_range_TXFB_GCC0_INS_MASK_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_TXFB_GCC0_INS_MASK_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +------------------------------------------------+
 | | Register (0x0000065c + (N) * 4) TXFB_GCC1_MASK |
 | |     N[0..2]                                    |
 | +------------------------------------------------+
 | | bit  31:0 R/W  TXFB_GCC1_INS_MASK              |
 | +------------------------------------------------+
 | 
 | void   ohp_core_lfield_TXFB_GCC1_INS_MASK_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_TXFB_GCC1_INS_MASK_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_range_TXFB_GCC1_INS_MASK_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_TXFB_GCC1_INS_MASK_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +------------------------------------------------+
 | | Register (0x00000668 + (N) * 4) TXFB_GCC2_MASK |
 | |     N[0..2]                                    |
 | +------------------------------------------------+
 | | bit  31:0 R/W  TXFB_GCC2_INS_MASK              |
 | +------------------------------------------------+
 | 
 | void   ohp_core_lfield_TXFB_GCC2_INS_MASK_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_TXFB_GCC2_INS_MASK_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_range_TXFB_GCC2_INS_MASK_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_TXFB_GCC2_INS_MASK_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +-------------------------------------------+
 | | Register 0x00000674 RXFA_CFC_FULL_INT_EN0 |
 | +-------------------------------------------+
 | | bit  31:0 R/W  RXFA_CFC_FULL_E            |
 | +-------------------------------------------+
 | 
 | void   ohp_core_lfield_RXFA_CFC_FULL_E_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_RXFA_CFC_FULL_E_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_range_RXFA_CFC_FULL_E_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_RXFA_CFC_FULL_E_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +----------------------------------------+
 | | Register 0x00000680 RXFA_CFC_FULL_INT0 |
 | +----------------------------------------+
 | | bit  31:0 R/W  RXFA_CFC_FULL_I         |
 | +----------------------------------------+
 | 
 | void      ohp_core_lfield_RXFA_CFC_FULL_I_set_to_clear       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void      ohp_core_lfield_RXFA_CFC_FULL_I_get                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void      ohp_core_lfield_range_RXFA_CFC_FULL_I_set_to_clear ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32    ohp_core_lfield_range_RXFA_CFC_FULL_I_get          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | PMC_ERROR ohp_core_lfield_range_RXFA_CFC_FULL_I_poll_bit     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | PMC_ERROR ohp_core_lfield_RXFA_CFC_FULL_I_poll_bit           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3], UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | +-------------------------------------------+
 | | Register 0x0000068c RXFB_CFC_FULL_INT_EN0 |
 | +-------------------------------------------+
 | | bit  31:0 R/W  RXFB_CFC_FULL_E            |
 | +-------------------------------------------+
 | 
 | void   ohp_core_lfield_RXFB_CFC_FULL_E_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_RXFB_CFC_FULL_E_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_range_RXFB_CFC_FULL_E_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_RXFB_CFC_FULL_E_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +----------------------------------------+
 | | Register 0x00000698 RXFB_CFC_FULL_INT0 |
 | +----------------------------------------+
 | | bit  31:0 R/W  RXFB_CFC_FULL_I         |
 | +----------------------------------------+
 | 
 | void      ohp_core_lfield_RXFB_CFC_FULL_I_set_to_clear       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void      ohp_core_lfield_RXFB_CFC_FULL_I_get                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void      ohp_core_lfield_range_RXFB_CFC_FULL_I_set_to_clear ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32    ohp_core_lfield_range_RXFB_CFC_FULL_I_get          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | PMC_ERROR ohp_core_lfield_range_RXFB_CFC_FULL_I_poll_bit     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | PMC_ERROR ohp_core_lfield_RXFB_CFC_FULL_I_poll_bit           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3], UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | +----------------------------------------+
 | | Register 0x000006a4 RXFA_TXDLY_INT_EN0 |
 | +----------------------------------------+
 | | bit  31:0 R/W  RXFA_TXDLY_E            |
 | +----------------------------------------+
 | 
 | void   ohp_core_lfield_RXFA_TXDLY_E_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_RXFA_TXDLY_E_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_range_RXFA_TXDLY_E_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_RXFA_TXDLY_E_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +-------------------------------------+
 | | Register 0x000006b0 RXFA_TXDLY_INT0 |
 | +-------------------------------------+
 | | bit  31:0 R/W  RXFA_TXDLY_I         |
 | +-------------------------------------+
 | 
 | void      ohp_core_lfield_RXFA_TXDLY_I_set_to_clear       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void      ohp_core_lfield_RXFA_TXDLY_I_get                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void      ohp_core_lfield_range_RXFA_TXDLY_I_set_to_clear ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32    ohp_core_lfield_range_RXFA_TXDLY_I_get          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | PMC_ERROR ohp_core_lfield_range_RXFA_TXDLY_I_poll_bit     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | PMC_ERROR ohp_core_lfield_RXFA_TXDLY_I_poll_bit           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3], UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | +----------------------------------------+
 | | Register 0x000006bc RXFB_TXDLY_INT_EN0 |
 | +----------------------------------------+
 | | bit  31:0 R/W  RXFB_TXDLY_E            |
 | +----------------------------------------+
 | 
 | void   ohp_core_lfield_RXFB_TXDLY_E_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_RXFB_TXDLY_E_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void   ohp_core_lfield_range_RXFB_TXDLY_E_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_RXFB_TXDLY_E_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +-------------------------------------+
 | | Register 0x000006c8 RXFB_TXDLY_INT0 |
 | +-------------------------------------+
 | | bit  31:0 R/W  RXFB_TXDLY_I         |
 | +-------------------------------------+
 | 
 | void      ohp_core_lfield_RXFB_TXDLY_I_set_to_clear       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void      ohp_core_lfield_RXFB_TXDLY_I_get                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3] )
 | void      ohp_core_lfield_range_RXFB_TXDLY_I_set_to_clear ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32    ohp_core_lfield_range_RXFB_TXDLY_I_get          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | PMC_ERROR ohp_core_lfield_range_RXFB_TXDLY_I_poll_bit     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | PMC_ERROR ohp_core_lfield_RXFB_TXDLY_I_poll_bit           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[3], UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | +---------------------------------------+
 | | Register 0x000006d4 RXMAC_UID_FAIL_EN |
 | +---------------------------------------+
 | | bit  0 R/W  RXMAC_UID_FAIL_E          |
 | +---------------------------------------+
 | 
 | void   ohp_core_field_RXMAC_UID_FAIL_E_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXMAC_UID_FAIL_E_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | +------------------------------------------+
 | | Register 0x000006d8 RXMAC_FRMRID_FAIL_EN |
 | +------------------------------------------+
 | | bit  0 R/W  RXMAC_FRMRID_FAIL_E          |
 | +------------------------------------------+
 | 
 | void   ohp_core_field_RXMAC_FRMRID_FAIL_E_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXMAC_FRMRID_FAIL_E_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | +----------------------------------------+
 | | Register 0x000006dc RXMAC_CHID_FAIL_EN |
 | +----------------------------------------+
 | | bit  0 R/W  RXMAC_CHID_FAIL_E          |
 | +----------------------------------------+
 | 
 | void   ohp_core_field_RXMAC_CHID_FAIL_E_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXMAC_CHID_FAIL_E_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | +-----------------------------------------+
 | | Register 0x000006e0 RXMAC_PKTERR_INT_EN |
 | +-----------------------------------------+
 | | bit  0 R/W  RXMAC_PKTERR_E              |
 | +-----------------------------------------+
 | 
 | void   ohp_core_field_RXMAC_PKTERR_E_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXMAC_PKTERR_E_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | +-----------------------------------------+
 | | Register 0x000006e4 RXMAC_RXFIFO_ERR_EN |
 | +-----------------------------------------+
 | | bit  0 R/W  RXMAC_FIFO_ERR_E            |
 | +-----------------------------------------+
 | 
 | void   ohp_core_field_RXMAC_FIFO_ERR_E_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_RXMAC_FIFO_ERR_E_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | +----------------------------------------+
 | | Register 0x000006e8 RXMAC_UID_FAIL_INT |
 | +----------------------------------------+
 | | bit  0 R/W  RXMAC_UID_FAIL_I           |
 | +----------------------------------------+
 | 
 | void      ohp_core_field_RXMAC_UID_FAIL_I_set_to_clear ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32    ohp_core_field_RXMAC_UID_FAIL_I_get          ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_field_RXMAC_UID_FAIL_I_poll_bit     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | +-------------------------------------------+
 | | Register 0x000006ec RXMAC_FRMRID_FAIL_INT |
 | +-------------------------------------------+
 | | bit  0 R/W  RXMAC_FRMRID_FAIL_I           |
 | +-------------------------------------------+
 | 
 | void      ohp_core_field_RXMAC_FRMRID_FAIL_I_set_to_clear ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32    ohp_core_field_RXMAC_FRMRID_FAIL_I_get          ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_field_RXMAC_FRMRID_FAIL_I_poll_bit     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | +-----------------------------------------+
 | | Register 0x000006f0 RXMAC_CHID_FAIL_INT |
 | +-----------------------------------------+
 | | bit  0 R/W  RXMAC_CHID_FAIL_I           |
 | +-----------------------------------------+
 | 
 | void      ohp_core_field_RXMAC_CHID_FAIL_I_set_to_clear ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32    ohp_core_field_RXMAC_CHID_FAIL_I_get          ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_field_RXMAC_CHID_FAIL_I_poll_bit     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | +--------------------------------------+
 | | Register 0x000006f4 RXMAC_PKTERR_INT |
 | +--------------------------------------+
 | | bit  0 R/W  RXMAC_PKTERR_I           |
 | +--------------------------------------+
 | 
 | void      ohp_core_field_RXMAC_PKTERR_I_set_to_clear ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32    ohp_core_field_RXMAC_PKTERR_I_get          ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_field_RXMAC_PKTERR_I_poll_bit     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | +------------------------------------------+
 | | Register 0x000006f8 RXMAC_RXFIFO_ERR_INT |
 | +------------------------------------------+
 | | bit  0 R/W  RXMAC_FIFO_ERR_I             |
 | +------------------------------------------+
 | 
 | void      ohp_core_field_RXMAC_FIFO_ERR_I_set_to_clear ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32    ohp_core_field_RXMAC_FIFO_ERR_I_get          ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_field_RXMAC_FIFO_ERR_I_poll_bit     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | +-----------------------------------------------+
 | | Register (0x00000800 + (N) * 4) RXFA_EXT_MASK |
 | |     N[0..95]                                  |
 | +-----------------------------------------------+
 | | bit  15:0 R/W  RXFA_EXT_MASK                  |
 | +-----------------------------------------------+
 | 
 | void   ohp_core_lfield_RXFA_EXT_MASK_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_RXFA_EXT_MASK_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_range_RXFA_EXT_MASK_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_RXFA_EXT_MASK_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +-----------------------------------------------+
 | | Register (0x00000a00 + (N) * 4) RXFB_EXT_MASK |
 | |     N[0..95]                                  |
 | +-----------------------------------------------+
 | | bit  15:0 R/W  RXFB_EXT_MASK                  |
 | +-----------------------------------------------+
 | 
 | void   ohp_core_lfield_RXFB_EXT_MASK_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_RXFB_EXT_MASK_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_range_RXFB_EXT_MASK_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_RXFB_EXT_MASK_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +-----------------------------------------------+
 | | Register (0x00000c00 + (N) * 4) TXFA_INS_MASK |
 | |     N[0..95]                                  |
 | +-----------------------------------------------+
 | | bit  15:0 R/W  TXFA_INS_MASK                  |
 | +-----------------------------------------------+
 | 
 | void   ohp_core_lfield_TXFA_INS_MASK_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_TXFA_INS_MASK_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_range_TXFA_INS_MASK_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_TXFA_INS_MASK_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +-----------------------------------------------+
 | | Register (0x00000e00 + (N) * 4) TXFB_INS_MASK |
 | |     N[0..95]                                  |
 | +-----------------------------------------------+
 | | bit  15:0 R/W  TXFB_INS_MASK                  |
 | +-----------------------------------------------+
 | 
 | void   ohp_core_lfield_TXFB_INS_MASK_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_TXFB_INS_MASK_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_range_TXFB_INS_MASK_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_TXFB_INS_MASK_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +--------------------------------------------------+
 | | Register (0x00001000 + (N) * 4) RXFA_CH_SCHEDULE |
 | |     N[0..95]                                     |
 | +--------------------------------------------------+
 | | bit  7:0 R/W  SRV_CH_ID_A                        |
 | +--------------------------------------------------+
 | 
 | void   ohp_core_lfield_SRV_CH_ID_A_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_SRV_CH_ID_A_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_range_SRV_CH_ID_A_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_SRV_CH_ID_A_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +--------------------------------------------------+
 | | Register (0x00001200 + (N) * 4) RXFB_CH_SCHEDULE |
 | |     N[0..95]                                     |
 | +--------------------------------------------------+
 | | bit  7:0 R/W  SRV_CH_ID_B                        |
 | +--------------------------------------------------+
 | 
 | void   ohp_core_lfield_SRV_CH_ID_B_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_SRV_CH_ID_B_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value[96] )
 | void   ohp_core_lfield_range_SRV_CH_ID_B_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_lfield_range_SRV_CH_ID_B_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +----------------------------------+
 | | Register 0x00001384 CFC_DEBUG_ID |
 | +----------------------------------+
 | | bit  1:0 R/W  CFC_DBG_ID         |
 | +----------------------------------+
 | 
 | void   ohp_core_field_CFC_DBG_ID_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_CFC_DBG_ID_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_range_CFC_DBG_ID_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_field_range_CFC_DBG_ID_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +------------------------------------+
 | | Register 0x00001388 CFC_DEBUG_CTRL |
 | +------------------------------------+
 | | bit  16   R/W  CFC_DBG_TRIG        |
 | | bit  10:0 R/W  CFC_DBG_RADDR       |
 | +------------------------------------+
 | 
 | void   ohp_core_field_CFC_DBG_RADDR_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_CFC_DBG_RADDR_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_range_CFC_DBG_RADDR_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit, UINT32 value )
 | UINT32 ohp_core_field_range_CFC_DBG_RADDR_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | void   ohp_core_field_CFC_DBG_TRIG_set        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_CFC_DBG_TRIG_get        ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | +-------------------------------------+
 | | Register 0x0000138c CFC_DEBUG_RDATA |
 | +-------------------------------------+
 | | bit  31:0 R  CFC_DBG_RDATA          |
 | +-------------------------------------+
 | 
 | UINT32 ohp_core_field_CFC_DBG_RDATA_get       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | UINT32 ohp_core_field_range_CFC_DBG_RDATA_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 start_bit, UINT32 stop_bit )
 | 
 | +--------------------------------------+
 | | Register 0x00001390 OHP_ENET_IO_CTRL |
 | +--------------------------------------+
 | | bit  0  R/W  SGMII_TX_FLIP           |
 | | bit  8  R/W  SGMII_RX_FLIP           |
 | | bit  16 R/W  FEGE_TX_FLIP            |
 | | bit  24 R/W  FEGE_RX_FLIP            |
 | +--------------------------------------+
 | 
 | void   ohp_core_field_SGMII_TX_FLIP_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_SGMII_TX_FLIP_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_SGMII_RX_FLIP_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_SGMII_RX_FLIP_get ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_FEGE_TX_FLIP_set  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_FEGE_TX_FLIP_get  ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void   ohp_core_field_FEGE_RX_FLIP_set  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | UINT32 ohp_core_field_FEGE_RX_FLIP_get  ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------*/
#ifndef _OHP_CORE_IO_H
#define _OHP_CORE_IO_H

#include "odu_ohp_loc.h"
#include "ohp_core_regs.h"
#include "ohp_core_io_inline.h"


/*---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------.
 | TSB access functions
 +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
 | These functions do not need to be accessed directly,... just included here for completeness.
 +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
 | void      ohp_core_buffer_init               ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | void      ohp_core_buffer_flush              ( ohp_core_buffer_t *b )
 | UINT32    ohp_core_reg_read                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mem_type, UINT32 reg )
 | void      ohp_core_reg_write                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mem_type, UINT32 reg, UINT32 value )
 | void      ohp_core_field_set                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mem_type, UINT32 reg, UINT32 mask, UINT32 unused_mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_action_on_write_field_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mem_type, UINT32 reg, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_burst_read                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mem_type, UINT32 reg, UINT32 len, UINT32 *value )
 | void      ohp_core_burst_write               ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mem_type, UINT32 reg, UINT32 len, UINT32 *value )
 | PMC_ERROR ohp_core_poll_bit                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mem_type, UINT32 reg, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------*/

/*------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------.
 | Functions to Access Registers
 +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
 | These functions can be used if for some reason the field getters & setters are not appropriate.
 +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
 | void      ohp_core_reg_OHP_CFG_CTRL_write                              ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_OHP_CFG_CTRL_field_set                          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_OHP_CFG_CTRL_read                               ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_STGA_SA_UID_write                               ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_STGA_SA_UID_field_set                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_STGA_SA_UID_read                                ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_STGB_SA_UID_write                               ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_STGB_SA_UID_field_set                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_STGB_SA_UID_read                                ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_STGA_DA_UID_write                               ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_STGA_DA_UID_field_set                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_STGA_DA_UID_read                                ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_STGB_DA_UID_write                               ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_STGB_DA_UID_field_set                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_STGB_DA_UID_read                                ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFA_PWR_CTRL_write                             ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_PWR_CTRL_field_set                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_PWR_CTRL_read                              ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFB_PWR_CTRL_write                             ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_PWR_CTRL_field_set                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_PWR_CTRL_read                              ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_TXFA_PWR_CTRL_write                             ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_TXFA_PWR_CTRL_field_set                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_TXFA_PWR_CTRL_read                              ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_TXFB_PWR_CTRL_write                             ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_TXFB_PWR_CTRL_field_set                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_TXFB_PWR_CTRL_read                              ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_CFC_DEBUG_ID_write                              ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_CFC_DEBUG_ID_field_set                          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_CFC_DEBUG_ID_read                               ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_CFC_DEBUG_CTRL_write                            ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_CFC_DEBUG_CTRL_field_set                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_CFC_DEBUG_CTRL_read                             ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_OHP_ENET_IO_CTRL_write                          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_OHP_ENET_IO_CTRL_field_set                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_OHP_ENET_IO_CTRL_read                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_TXFA_GCC0_MASK_array_burst_write                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_TXFA_GCC0_MASK_array_field_set                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_TXFA_GCC0_MASK_array_burst_read                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_TXFA_GCC0_MASK_array_read                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_TXFA_GCC1_MASK_array_burst_write                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_TXFA_GCC1_MASK_array_field_set                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_TXFA_GCC1_MASK_array_burst_read                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_TXFA_GCC1_MASK_array_read                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_TXFA_GCC2_MASK_array_burst_write                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_TXFA_GCC2_MASK_array_field_set                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_TXFA_GCC2_MASK_array_burst_read                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_TXFA_GCC2_MASK_array_read                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_TXFB_GCC0_MASK_array_burst_write                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_TXFB_GCC0_MASK_array_field_set                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_TXFB_GCC0_MASK_array_burst_read                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_TXFB_GCC0_MASK_array_read                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_TXFB_GCC1_MASK_array_burst_write                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_TXFB_GCC1_MASK_array_field_set                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_TXFB_GCC1_MASK_array_burst_read                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_TXFB_GCC1_MASK_array_read                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_TXFB_GCC2_MASK_array_burst_write                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_TXFB_GCC2_MASK_array_field_set                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_TXFB_GCC2_MASK_array_burst_read                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_TXFB_GCC2_MASK_array_read                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_STGA_CH_EN_array_burst_write                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_STGA_CH_EN_array_field_set                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_STGA_CH_EN_array_burst_read                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_STGA_CH_EN_array_read                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_STGB_CH_EN_array_burst_write                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_STGB_CH_EN_array_field_set                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_STGB_CH_EN_array_burst_read                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_STGB_CH_EN_array_read                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_TXFA_OFFSET_array_burst_write                   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_TXFA_OFFSET_array_field_set                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_TXFA_OFFSET_array_burst_read                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_TXFA_OFFSET_array_read                          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_TXFB_OFFSET_array_burst_write                   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_TXFB_OFFSET_array_field_set                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_TXFB_OFFSET_array_burst_read                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_TXFB_OFFSET_array_read                          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_SCH_RXFA_CFG_write                              ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_SCH_RXFA_CFG_field_set                          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_SCH_RXFA_CFG_read                               ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_SCH_RXFB_CFG_write                              ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_SCH_RXFB_CFG_field_set                          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_SCH_RXFB_CFG_read                               ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFA_CFC_FULL_INT_EN0_write                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_CFC_FULL_INT_EN0_field_set                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_CFC_FULL_INT_EN0_read                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFA_CFC_FULL_INT_EN1_write                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_CFC_FULL_INT_EN1_field_set                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_CFC_FULL_INT_EN1_read                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFA_CFC_FULL_INT_EN2_write                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_CFC_FULL_INT_EN2_field_set                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_CFC_FULL_INT_EN2_read                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFB_CFC_FULL_INT_EN0_write                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_CFC_FULL_INT_EN0_field_set                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_CFC_FULL_INT_EN0_read                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFB_CFC_FULL_INT_EN1_write                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_CFC_FULL_INT_EN1_field_set                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_CFC_FULL_INT_EN1_read                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFB_CFC_FULL_INT_EN2_write                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_CFC_FULL_INT_EN2_field_set                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_CFC_FULL_INT_EN2_read                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFA_TXDLY_INT_EN0_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_TXDLY_INT_EN0_field_set                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_TXDLY_INT_EN0_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFA_TXDLY_INT_EN1_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_TXDLY_INT_EN1_field_set                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_TXDLY_INT_EN1_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFA_TXDLY_INT_EN2_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_TXDLY_INT_EN2_field_set                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_TXDLY_INT_EN2_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFB_TXDLY_INT_EN0_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_TXDLY_INT_EN0_field_set                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_TXDLY_INT_EN0_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFB_TXDLY_INT_EN1_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_TXDLY_INT_EN1_field_set                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_TXDLY_INT_EN1_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFB_TXDLY_INT_EN2_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_TXDLY_INT_EN2_field_set                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_TXDLY_INT_EN2_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXMAC_UID_FAIL_EN_write                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXMAC_UID_FAIL_EN_field_set                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXMAC_UID_FAIL_EN_read                          ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXMAC_FRMRID_FAIL_EN_write                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXMAC_FRMRID_FAIL_EN_field_set                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXMAC_FRMRID_FAIL_EN_read                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXMAC_CHID_FAIL_EN_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXMAC_CHID_FAIL_EN_field_set                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXMAC_CHID_FAIL_EN_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXMAC_PKTERR_INT_EN_write                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXMAC_PKTERR_INT_EN_field_set                   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXMAC_PKTERR_INT_EN_read                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXMAC_RXFIFO_ERR_EN_write                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXMAC_RXFIFO_ERR_EN_field_set                   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXMAC_RXFIFO_ERR_EN_read                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 | void      ohp_core_reg_RXFA_CFC_FULL_INT0_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_CFC_FULL_INT0_action_on_write_field_set    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_CFC_FULL_INT0_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFA_CFC_FULL_INT0_poll_bit                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFA_CFC_FULL_INT1_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_CFC_FULL_INT1_action_on_write_field_set    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_CFC_FULL_INT1_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFA_CFC_FULL_INT1_poll_bit                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFA_CFC_FULL_INT2_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_CFC_FULL_INT2_action_on_write_field_set    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_CFC_FULL_INT2_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFA_CFC_FULL_INT2_poll_bit                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFB_CFC_FULL_INT0_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_CFC_FULL_INT0_action_on_write_field_set    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_CFC_FULL_INT0_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFB_CFC_FULL_INT0_poll_bit                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFB_CFC_FULL_INT1_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_CFC_FULL_INT1_action_on_write_field_set    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_CFC_FULL_INT1_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFB_CFC_FULL_INT1_poll_bit                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFB_CFC_FULL_INT2_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_CFC_FULL_INT2_action_on_write_field_set    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_CFC_FULL_INT2_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFB_CFC_FULL_INT2_poll_bit                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFA_TXDLY_INT0_write                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_TXDLY_INT0_action_on_write_field_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_TXDLY_INT0_read                            ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFA_TXDLY_INT0_poll_bit                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFA_TXDLY_INT1_write                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_TXDLY_INT1_action_on_write_field_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_TXDLY_INT1_read                            ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFA_TXDLY_INT1_poll_bit                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFA_TXDLY_INT2_write                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFA_TXDLY_INT2_action_on_write_field_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFA_TXDLY_INT2_read                            ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFA_TXDLY_INT2_poll_bit                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFB_TXDLY_INT0_write                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_TXDLY_INT0_action_on_write_field_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_TXDLY_INT0_read                            ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFB_TXDLY_INT0_poll_bit                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFB_TXDLY_INT1_write                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_TXDLY_INT1_action_on_write_field_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_TXDLY_INT1_read                            ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFB_TXDLY_INT1_poll_bit                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFB_TXDLY_INT2_write                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXFB_TXDLY_INT2_action_on_write_field_set       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXFB_TXDLY_INT2_read                            ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXFB_TXDLY_INT2_poll_bit                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXMAC_UID_FAIL_INT_write                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXMAC_UID_FAIL_INT_action_on_write_field_set    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXMAC_UID_FAIL_INT_read                         ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXMAC_UID_FAIL_INT_poll_bit                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXMAC_FRMRID_FAIL_INT_write                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXMAC_FRMRID_FAIL_INT_action_on_write_field_set ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXMAC_FRMRID_FAIL_INT_read                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXMAC_FRMRID_FAIL_INT_poll_bit                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXMAC_CHID_FAIL_INT_write                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXMAC_CHID_FAIL_INT_action_on_write_field_set   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXMAC_CHID_FAIL_INT_read                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXMAC_CHID_FAIL_INT_poll_bit                    ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXMAC_PKTERR_INT_write                          ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXMAC_PKTERR_INT_action_on_write_field_set      ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXMAC_PKTERR_INT_read                           ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXMAC_PKTERR_INT_poll_bit                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXMAC_RXFIFO_ERR_INT_write                      ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 value )
 | void      ohp_core_reg_RXMAC_RXFIFO_ERR_INT_action_on_write_field_set  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 ofs, UINT32 value )
 | UINT32    ohp_core_reg_RXMAC_RXFIFO_ERR_INT_read                       ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | PMC_ERROR ohp_core_reg_RXMAC_RXFIFO_ERR_INT_poll_bit                   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 mask, UINT32 value, UINT32 max_count, UINT32 *num_failed_polls, UINT32 delay_between_polls_in_microseconds )
 | 
 | void      ohp_core_reg_RXFA_EXT_MASK_array_burst_write                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_RXFA_EXT_MASK_array_field_set                   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_RXFA_EXT_MASK_array_burst_read                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_RXFA_EXT_MASK_array_read                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_RXFB_EXT_MASK_array_burst_write                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_RXFB_EXT_MASK_array_field_set                   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_RXFB_EXT_MASK_array_burst_read                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_RXFB_EXT_MASK_array_read                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_TXFA_INS_MASK_array_burst_write                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_TXFA_INS_MASK_array_field_set                   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_TXFA_INS_MASK_array_burst_read                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_TXFA_INS_MASK_array_read                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_TXFB_INS_MASK_array_burst_write                 ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_TXFB_INS_MASK_array_field_set                   ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_TXFB_INS_MASK_array_burst_read                  ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_TXFB_INS_MASK_array_read                        ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_RXFA_CH_SCHEDULE_array_burst_write              ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_RXFA_CH_SCHEDULE_array_field_set                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_RXFA_CH_SCHEDULE_array_burst_read               ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_RXFA_CH_SCHEDULE_array_read                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | void      ohp_core_reg_RXFB_CH_SCHEDULE_array_burst_write              ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | void      ohp_core_reg_RXFB_CH_SCHEDULE_array_field_set                ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N, UINT32 mask, UINT32 ofs, UINT32 value )
 | void      ohp_core_reg_RXFB_CH_SCHEDULE_array_burst_read               ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 ofs, UINT32 len, UINT32 *value )
 | UINT32    ohp_core_reg_RXFB_CH_SCHEDULE_array_read                     ( ohp_core_buffer_t *b, ohp_core_handle_t *h, UINT32 N )
 | 
 | UINT32    ohp_core_reg_CFC_DEBUG_RDATA_read                            ( ohp_core_buffer_t *b, ohp_core_handle_t *h )
 | 
 +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------*/
#endif /* _OHP_CORE_IO_H */
