Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 12 16:19:28 2024
| Host         : yqgg running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    72          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (104)
5. checking no_input_delay (7)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: buzzing/clk_div_reg[23]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: clk_div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (104)
--------------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.372        0.000                      0                 3225        0.119        0.000                      0                 3225        4.600        0.000                       0                  1471  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.372        0.000                      0                 3225        0.119        0.000                      0                 3225        4.600        0.000                       0                  1471  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 clk_div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 0.572ns (8.621%)  route 6.063ns (91.379%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.393     4.408    clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.223     4.631 r  clk_div_reg[19]/Q
                         net (fo=2, routed)           0.617     5.248    nolabel_line96/clk_div_reg__0[6]
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.043     5.291 r  nolabel_line96/image[199]_i_35/O
                         net (fo=3, routed)           0.444     5.736    debounce3/image[199]_i_3
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.043     5.779 r  debounce3/image[199]_i_13/O
                         net (fo=9, routed)           0.439     6.218    debounce3/clk_div_reg[21]
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.043     6.261 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.882     8.143    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     8.188 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.448    10.637    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X15Y69         LUT6 (Prop_lut6_I5_O)        0.132    10.769 r  nolabel_line96/image_tover[15]_i_2/O
                         net (fo=1, routed)           0.232    11.000    nolabel_line96/image_tover[15]_i_2_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I0_O)        0.043    11.043 r  nolabel_line96/image_tover[15]_i_1/O
                         net (fo=1, routed)           0.000    11.043    nolabel_line96_n_184
    SLICE_X15Y69         FDRE                                         r  image_tover_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.314    14.089    clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  image_tover_reg[15]/C
                         clock pessimism              0.328    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)        0.034    14.416    image_tover_reg[15]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 clk_div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.572ns (8.706%)  route 5.998ns (91.294%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 14.085 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.393     4.408    clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.223     4.631 r  clk_div_reg[19]/Q
                         net (fo=2, routed)           0.617     5.248    nolabel_line96/clk_div_reg__0[6]
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.043     5.291 r  nolabel_line96/image[199]_i_35/O
                         net (fo=3, routed)           0.444     5.736    debounce3/image[199]_i_3
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.043     5.779 r  debounce3/image[199]_i_13/O
                         net (fo=9, routed)           0.439     6.218    debounce3/clk_div_reg[21]
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.043     6.261 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.882     8.143    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     8.188 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.516    10.704    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X17Y71         LUT6 (Prop_lut6_I5_O)        0.132    10.836 r  nolabel_line96/image_tover[13]_i_2/O
                         net (fo=1, routed)           0.099    10.935    nolabel_line96/image_tover[13]_i_2_n_0
    SLICE_X17Y71         LUT6 (Prop_lut6_I0_O)        0.043    10.978 r  nolabel_line96/image_tover[13]_i_1/O
                         net (fo=1, routed)           0.000    10.978    nolabel_line96_n_186
    SLICE_X17Y71         FDRE                                         r  image_tover_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.310    14.085    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  image_tover_reg[13]/C
                         clock pessimism              0.328    14.413    
                         clock uncertainty           -0.035    14.378    
    SLICE_X17Y71         FDRE (Setup_fdre_C_D)        0.033    14.411    image_tover_reg[13]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 0.629ns (9.654%)  route 5.886ns (90.346%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.396     4.411    clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  clk_div_reg[11]/Q
                         net (fo=2, routed)           0.368     5.002    JudgeImg/clk_div_reg__0[10]
    SLICE_X31Y70         LUT4 (Prop_lut4_I1_O)        0.043     5.045 r  JudgeImg/image[199]_i_33/O
                         net (fo=1, routed)           0.274     5.319    JudgeImg/image[199]_i_33_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.043     5.362 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.288     5.650    nolabel_line96/occupy[150]_i_2
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.043     5.693 r  nolabel_line96/image[199]_i_20/O
                         net (fo=22, routed)          0.636     6.329    nolabel_line96/clk_div_reg[2]_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.043     6.372 f  nolabel_line96/image[198]_i_5/O
                         net (fo=114, routed)         1.734     8.105    nolabel_line96/clk_div_reg[25]_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I1_O)        0.054     8.159 f  nolabel_line96/image[197]_i_3/O
                         net (fo=123, routed)         2.359    10.518    nolabel_line96/clk_div_reg[25]_2
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.137    10.655 r  nolabel_line96/image_tleft[93]_i_2/O
                         net (fo=1, routed)           0.228    10.884    nolabel_line96/image_tleft[93]_i_2_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.043    10.927 r  nolabel_line96/image_tleft[93]_i_1/O
                         net (fo=1, routed)           0.000    10.927    nolabel_line96_n_911
    SLICE_X45Y84         FDRE                                         r  image_tleft_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.266    14.041    clk_IBUF_BUFG
    SLICE_X45Y84         FDRE                                         r  image_tleft_reg[93]/C
                         clock pessimism              0.328    14.369    
                         clock uncertainty           -0.035    14.334    
    SLICE_X45Y84         FDRE (Setup_fdre_C_D)        0.034    14.368    image_tleft_reg[93]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 clk_div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.572ns (8.702%)  route 6.001ns (91.298%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.393     4.408    clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.223     4.631 r  clk_div_reg[19]/Q
                         net (fo=2, routed)           0.617     5.248    nolabel_line96/clk_div_reg__0[6]
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.043     5.291 r  nolabel_line96/image[199]_i_35/O
                         net (fo=3, routed)           0.444     5.736    debounce3/image[199]_i_3
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.043     5.779 r  debounce3/image[199]_i_13/O
                         net (fo=9, routed)           0.439     6.218    debounce3/clk_div_reg[21]
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.043     6.261 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.882     8.143    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     8.188 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.401    10.589    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.132    10.721 r  nolabel_line96/image_tover[4]_i_2/O
                         net (fo=1, routed)           0.217    10.939    nolabel_line96/image_tover[4]_i_2_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I0_O)        0.043    10.982 r  nolabel_line96/image_tover[4]_i_1/O
                         net (fo=1, routed)           0.000    10.982    nolabel_line96_n_195
    SLICE_X12Y69         FDRE                                         r  image_tover_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.314    14.089    clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  image_tover_reg[4]/C
                         clock pessimism              0.328    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.064    14.446    image_tover_reg[4]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 clk_div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 0.572ns (8.850%)  route 5.891ns (91.150%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 14.085 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.393     4.408    clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.223     4.631 r  clk_div_reg[19]/Q
                         net (fo=2, routed)           0.617     5.248    nolabel_line96/clk_div_reg__0[6]
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.043     5.291 r  nolabel_line96/image[199]_i_35/O
                         net (fo=3, routed)           0.444     5.736    debounce3/image[199]_i_3
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.043     5.779 r  debounce3/image[199]_i_13/O
                         net (fo=9, routed)           0.439     6.218    debounce3/clk_div_reg[21]
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.043     6.261 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.882     8.143    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     8.188 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.400    10.589    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.132    10.721 r  nolabel_line96/image_tover[26]_i_2/O
                         net (fo=1, routed)           0.108    10.828    nolabel_line96/image_tover[26]_i_2_n_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.043    10.871 r  nolabel_line96/image_tover[26]_i_1/O
                         net (fo=1, routed)           0.000    10.871    nolabel_line96_n_173
    SLICE_X12Y72         FDRE                                         r  image_tover_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.310    14.085    clk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  image_tover_reg[26]/C
                         clock pessimism              0.328    14.413    
                         clock uncertainty           -0.035    14.378    
    SLICE_X12Y72         FDRE (Setup_fdre_C_D)        0.064    14.442    image_tover_reg[26]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.629ns (9.851%)  route 5.756ns (90.149%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.040 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.396     4.411    clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  clk_div_reg[11]/Q
                         net (fo=2, routed)           0.368     5.002    JudgeImg/clk_div_reg__0[10]
    SLICE_X31Y70         LUT4 (Prop_lut4_I1_O)        0.043     5.045 r  JudgeImg/image[199]_i_33/O
                         net (fo=1, routed)           0.274     5.319    JudgeImg/image[199]_i_33_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.043     5.362 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.288     5.650    nolabel_line96/occupy[150]_i_2
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.043     5.693 r  nolabel_line96/image[199]_i_20/O
                         net (fo=22, routed)          0.636     6.329    nolabel_line96/clk_div_reg[2]_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.043     6.372 f  nolabel_line96/image[198]_i_5/O
                         net (fo=114, routed)         1.734     8.105    nolabel_line96/clk_div_reg[25]_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I1_O)        0.054     8.159 f  nolabel_line96/image[197]_i_3/O
                         net (fo=123, routed)         2.225    10.384    nolabel_line96/clk_div_reg[25]_2
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.137    10.521 r  nolabel_line96/image_tleft[91]_i_2/O
                         net (fo=1, routed)           0.232    10.753    nolabel_line96/image_tleft[91]_i_2_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I0_O)        0.043    10.796 r  nolabel_line96/image_tleft[91]_i_1/O
                         net (fo=1, routed)           0.000    10.796    nolabel_line96_n_913
    SLICE_X45Y83         FDRE                                         r  image_tleft_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.265    14.040    clk_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  image_tleft_reg[91]/C
                         clock pessimism              0.328    14.368    
                         clock uncertainty           -0.035    14.333    
    SLICE_X45Y83         FDRE (Setup_fdre_C_D)        0.034    14.367    image_tleft_reg[91]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 clk_div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 0.587ns (9.218%)  route 5.781ns (90.782%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.393     4.408    clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.223     4.631 r  clk_div_reg[19]/Q
                         net (fo=2, routed)           0.617     5.248    nolabel_line96/clk_div_reg__0[6]
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.043     5.291 r  nolabel_line96/image[199]_i_35/O
                         net (fo=3, routed)           0.444     5.736    debounce3/image[199]_i_3
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.043     5.779 r  debounce3/image[199]_i_13/O
                         net (fo=9, routed)           0.439     6.218    debounce3/clk_div_reg[21]
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.043     6.261 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.938     8.199    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X31Y99         LUT2 (Prop_lut2_I0_O)        0.055     8.254 f  nolabel_line96/image_tleft[173]_i_3/O
                         net (fo=123, routed)         2.103    10.357    nolabel_line96/image_tleft[173]_i_3_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.137    10.494 r  nolabel_line96/image_tleft[59]_i_2/O
                         net (fo=1, routed)           0.239    10.733    nolabel_line96/image_tleft[59]_i_2_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.043    10.776 r  nolabel_line96/image_tleft[59]_i_1/O
                         net (fo=1, routed)           0.000    10.776    nolabel_line96_n_945
    SLICE_X34Y73         FDRE                                         r  image_tleft_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.262    14.037    clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  image_tleft_reg[59]/C
                         clock pessimism              0.328    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.034    14.364    image_tleft_reg[59]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 clk_div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 0.572ns (8.882%)  route 5.868ns (91.118%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.393     4.408    clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.223     4.631 r  clk_div_reg[19]/Q
                         net (fo=2, routed)           0.617     5.248    nolabel_line96/clk_div_reg__0[6]
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.043     5.291 r  nolabel_line96/image[199]_i_35/O
                         net (fo=3, routed)           0.444     5.736    debounce3/image[199]_i_3
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.043     5.779 r  debounce3/image[199]_i_13/O
                         net (fo=9, routed)           0.439     6.218    debounce3/clk_div_reg[21]
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.043     6.261 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.882     8.143    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     8.188 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.122    10.311    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.132    10.443 r  nolabel_line96/image_tover[18]_i_2/O
                         net (fo=1, routed)           0.363    10.805    nolabel_line96/image_tover[18]_i_2_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.043    10.848 r  nolabel_line96/image_tover[18]_i_1/O
                         net (fo=1, routed)           0.000    10.848    nolabel_line96_n_181
    SLICE_X14Y71         FDRE                                         r  image_tover_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.311    14.086    clk_IBUF_BUFG
    SLICE_X14Y71         FDRE                                         r  image_tover_reg[18]/C
                         clock pessimism              0.328    14.414    
                         clock uncertainty           -0.035    14.379    
    SLICE_X14Y71         FDRE (Setup_fdre_C_D)        0.065    14.444    image_tover_reg[18]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 clk_div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.529ns (8.221%)  route 5.906ns (91.779%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.393     4.408    clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.223     4.631 f  clk_div_reg[19]/Q
                         net (fo=2, routed)           0.617     5.248    nolabel_line96/clk_div_reg__0[6]
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.043     5.291 f  nolabel_line96/image[199]_i_35/O
                         net (fo=3, routed)           0.444     5.736    debounce3/image[199]_i_3
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.043     5.779 f  debounce3/image[199]_i_13/O
                         net (fo=9, routed)           0.439     6.218    debounce3/clk_div_reg[21]
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.043     6.261 r  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.882     8.143    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     8.188 r  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.523    10.711    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X16Y72         LUT5 (Prop_lut5_I1_O)        0.132    10.843 r  nolabel_line96/image_tover[24]_i_1/O
                         net (fo=1, routed)           0.000    10.843    nolabel_line96_n_175
    SLICE_X16Y72         FDRE                                         r  image_tover_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.309    14.084    clk_IBUF_BUFG
    SLICE_X16Y72         FDRE                                         r  image_tover_reg[24]/C
                         clock pessimism              0.328    14.412    
                         clock uncertainty           -0.035    14.377    
    SLICE_X16Y72         FDRE (Setup_fdre_C_D)        0.065    14.442    image_tover_reg[24]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 0.629ns (9.892%)  route 5.730ns (90.108%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.396     4.411    clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  clk_div_reg[11]/Q
                         net (fo=2, routed)           0.368     5.002    JudgeImg/clk_div_reg__0[10]
    SLICE_X31Y70         LUT4 (Prop_lut4_I1_O)        0.043     5.045 r  JudgeImg/image[199]_i_33/O
                         net (fo=1, routed)           0.274     5.319    JudgeImg/image[199]_i_33_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.043     5.362 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.288     5.650    nolabel_line96/occupy[150]_i_2
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.043     5.693 r  nolabel_line96/image[199]_i_20/O
                         net (fo=22, routed)          0.636     6.329    nolabel_line96/clk_div_reg[2]_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.043     6.372 f  nolabel_line96/image[198]_i_5/O
                         net (fo=114, routed)         1.734     8.105    nolabel_line96/clk_div_reg[25]_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I1_O)        0.054     8.159 f  nolabel_line96/image[197]_i_3/O
                         net (fo=123, routed)         2.185    10.344    nolabel_line96/clk_div_reg[25]_2
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.137    10.481 r  nolabel_line96/image_tleft[82]_i_2/O
                         net (fo=1, routed)           0.246    10.727    nolabel_line96/image_tleft[82]_i_2_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.043    10.770 r  nolabel_line96/image_tleft[82]_i_1/O
                         net (fo=1, routed)           0.000    10.770    nolabel_line96_n_922
    SLICE_X44Y79         FDRE                                         r  image_tleft_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.262    14.037    clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  image_tleft_reg[82]/C
                         clock pessimism              0.328    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)        0.064    14.394    image_tleft_reg[82]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  3.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 debounce3/pbshift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/pbshift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.118ns (39.724%)  route 0.179ns (60.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.602     1.848    debounce3/clk_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  debounce3/pbshift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.118     1.966 r  debounce3/pbshift_reg[6]/Q
                         net (fo=10, routed)          0.179     2.145    debounce3/p_0_out__2[7]
    SLICE_X44Y100        FDRE                                         r  debounce3/pbshift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.748     2.233    debounce3/clk_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  debounce3/pbshift_reg[7]/C
                         clock pessimism             -0.247     1.986    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.040     2.026    debounce3/pbshift_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 image_tright_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tright_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.146ns (32.877%)  route 0.298ns (67.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.581     1.827    clk_IBUF_BUFG
    SLICE_X22Y100        FDRE                                         r  image_tright_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.118     1.945 r  image_tright_reg[153]/Q
                         net (fo=7, routed)           0.298     2.243    nolabel_line96/image_tright_reg[198]_0[153]
    SLICE_X21Y97         LUT6 (Prop_lut6_I4_O)        0.028     2.271 r  nolabel_line96/image_tright[163]_i_1/O
                         net (fo=1, routed)           0.000     2.271    nolabel_line96_n_640
    SLICE_X21Y97         FDRE                                         r  image_tright_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.853     2.338    clk_IBUF_BUFG
    SLICE_X21Y97         FDRE                                         r  image_tright_reg[163]/C
                         clock pessimism             -0.247     2.091    
    SLICE_X21Y97         FDRE (Hold_fdre_C_D)         0.060     2.151    image_tright_reg[163]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 image_tleft_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.140%)  route 0.226ns (63.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.632     1.878    clk_IBUF_BUFG
    SLICE_X23Y95         FDRE                                         r  image_tleft_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDRE (Prop_fdre_C_Q)         0.100     1.978 r  image_tleft_reg[164]/Q
                         net (fo=7, routed)           0.226     2.204    nolabel_line96/image_tleft_reg[198]_0[164]
    SLICE_X20Y100        LUT6 (Prop_lut6_I4_O)        0.028     2.232 r  nolabel_line96/image_tleft[174]_i_1/O
                         net (fo=1, routed)           0.000     2.232    nolabel_line96_n_830
    SLICE_X20Y100        FDRE                                         r  image_tleft_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.781     2.266    clk_IBUF_BUFG
    SLICE_X20Y100        FDRE                                         r  image_tleft_reg[174]/C
                         clock pessimism             -0.247     2.019    
    SLICE_X20Y100        FDRE (Hold_fdre_C_D)         0.087     2.106    image_tleft_reg[174]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 position_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.016%)  route 0.105ns (44.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.625     1.871    clk_IBUF_BUFG
    SLICE_X17Y80         FDRE                                         r  position_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.100     1.971 r  position_reg[29]/Q
                         net (fo=12, routed)          0.105     2.075    nolabel_line96/position_reg[198]_0[29]
    SLICE_X16Y80         LUT6 (Prop_lut6_I4_O)        0.028     2.103 r  nolabel_line96/position[39]_i_1/O
                         net (fo=1, routed)           0.000     2.103    nolabel_line96_n_561
    SLICE_X16Y80         FDRE                                         r  position_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.843     2.328    clk_IBUF_BUFG
    SLICE_X16Y80         FDRE                                         r  position_reg[39]/C
                         clock pessimism             -0.446     1.882    
    SLICE_X16Y80         FDRE (Hold_fdre_C_D)         0.087     1.969    position_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 position_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.917%)  route 0.105ns (45.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.632     1.878    clk_IBUF_BUFG
    SLICE_X19Y92         FDRE                                         r  position_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y92         FDRE (Prop_fdre_C_Q)         0.100     1.978 r  position_reg[165]/Q
                         net (fo=11, routed)          0.105     2.083    nolabel_line96/position_reg[198]_0[165]
    SLICE_X18Y92         LUT6 (Prop_lut6_I4_O)        0.028     2.111 r  nolabel_line96/position[175]_i_1/O
                         net (fo=1, routed)           0.000     2.111    nolabel_line96_n_425
    SLICE_X18Y92         FDRE                                         r  position_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.852     2.337    clk_IBUF_BUFG
    SLICE_X18Y92         FDRE                                         r  position_reg[175]/C
                         clock pessimism             -0.448     1.889    
    SLICE_X18Y92         FDRE (Hold_fdre_C_D)         0.087     1.976    position_reg[175]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 position_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.286%)  route 0.112ns (46.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.632     1.878    clk_IBUF_BUFG
    SLICE_X15Y91         FDRE                                         r  position_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.100     1.978 r  position_reg[179]/Q
                         net (fo=12, routed)          0.112     2.090    nolabel_line96/position_reg[198]_0[179]
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.028     2.118 r  nolabel_line96/position[189]_i_1/O
                         net (fo=1, routed)           0.000     2.118    nolabel_line96_n_411
    SLICE_X12Y90         FDRE                                         r  position_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.852     2.337    clk_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  position_reg[189]/C
                         clock pessimism             -0.445     1.892    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.087     1.979    position_reg[189]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 debounce3/pbreg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.174ns (37.521%)  route 0.290ns (62.479%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.550     1.796    debounce3/clk_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  debounce3/pbreg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.118     1.914 r  debounce3/pbreg_reg_rep__0/Q
                         net (fo=114, routed)         0.108     2.022    debounce3/pbreg_reg_rep__0_n_0
    SLICE_X45Y98         LUT4 (Prop_lut4_I0_O)        0.028     2.050 r  debounce3/image_tover[130]_i_3/O
                         net (fo=1, routed)           0.182     2.232    nolabel_line96/image_tover_reg[130]
    SLICE_X45Y98         LUT6 (Prop_lut6_I2_O)        0.028     2.260 r  nolabel_line96/image_tover[130]_i_1/O
                         net (fo=1, routed)           0.000     2.260    nolabel_line96_n_69
    SLICE_X45Y98         FDRE                                         r  image_tover_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.821     2.306    clk_IBUF_BUFG
    SLICE_X45Y98         FDRE                                         r  image_tover_reg[130]/C
                         clock pessimism             -0.247     2.059    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.060     2.119    image_tover_reg[130]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 image_tright_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tright_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.128ns (26.004%)  route 0.364ns (73.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.582     1.828    clk_IBUF_BUFG
    SLICE_X19Y101        FDRE                                         r  image_tright_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y101        FDRE (Prop_fdre_C_Q)         0.100     1.928 r  image_tright_reg[168]/Q
                         net (fo=7, routed)           0.364     2.292    nolabel_line96/image_tright_reg[198]_0[168]
    SLICE_X16Y98         LUT6 (Prop_lut6_I4_O)        0.028     2.320 r  nolabel_line96/image_tright[178]_i_1/O
                         net (fo=1, routed)           0.000     2.320    nolabel_line96_n_625
    SLICE_X16Y98         FDRE                                         r  image_tright_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.854     2.339    clk_IBUF_BUFG
    SLICE_X16Y98         FDRE                                         r  image_tright_reg[178]/C
                         clock pessimism             -0.247     2.092    
    SLICE_X16Y98         FDRE (Hold_fdre_C_D)         0.087     2.179    image_tright_reg[178]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 debounce1/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/pbshift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.972%)  route 0.108ns (52.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.593     1.839    debounce1/clk_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  debounce1/pbshift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.100     1.939 r  debounce1/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.108     2.047    debounce1/p_0_out__0[5]
    SLICE_X52Y89         FDRE                                         r  debounce1/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.812     2.297    debounce1/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  debounce1/pbshift_reg[5]/C
                         clock pessimism             -0.447     1.850    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.047     1.897    debounce1/pbshift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 buzzing/prompt_reg[118]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzing/prompt_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.157ns (73.862%)  route 0.056ns (26.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.600     1.846    buzzing/clk_IBUF_BUFG
    SLICE_X26Y67         FDSE                                         r  buzzing/prompt_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDSE (Prop_fdse_C_Q)         0.091     1.937 r  buzzing/prompt_reg[118]/Q
                         net (fo=1, routed)           0.056     1.992    buzzing/p_2_in[122]
    SLICE_X26Y67         LUT5 (Prop_lut5_I0_O)        0.066     2.058 r  buzzing/prompt[122]_i_1/O
                         net (fo=1, routed)           0.000     2.058    buzzing/prompt[122]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  buzzing/prompt_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.817     2.302    buzzing/clk_IBUF_BUFG
    SLICE_X26Y67         FDRE                                         r  buzzing/prompt_reg[122]/C
                         clock pessimism             -0.456     1.846    
    SLICE_X26Y67         FDRE (Hold_fdre_C_D)         0.060     1.906    buzzing/prompt_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X21Y78   occupy_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X21Y78   occupy_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X21Y79   occupy_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X21Y78   occupy_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X21Y78   occupy_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X27Y77   pre_rst_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X28Y63   score_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X28Y63   score_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X28Y62   score_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y78   occupy_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y78   occupy_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y78   occupy_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y78   occupy_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y79   occupy_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y79   occupy_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y78   occupy_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y78   occupy_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y78   occupy_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y78   occupy_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X27Y77   beginning_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X27Y77   beginning_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X30Y68   clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X30Y68   clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X30Y70   clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X30Y70   clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X30Y70   clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X30Y70   clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X30Y71   clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X30Y71   clk_div_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.136ns  (logic 1.987ns (7.905%)  route 23.149ns (92.095%))
  Logic Levels:           17  (CARRY4=4 FDRE=1 LUT2=2 LUT4=2 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          1.388     1.647    v0/y[1]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     1.814 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.621     2.435    v0/co_i_74_n_7
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.559 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     2.559    v0/co_i_83_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.752 r  v0/co_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.752    v0/co_i_66_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.863 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.673     3.536    v0/show_up/PCOUT[5]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.660 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     3.660    v0/co_i_47_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.776 r  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.423     4.199    v0/show_up/pr_cover0[5]
    SLICE_X25Y45         LUT2 (Prop_lut2_I0_O)        0.129     4.328 r  v0/co_i_11/O
                         net (fo=4716, routed)       16.616    20.944    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X22Y14         LUT6 (Prop_lut6_I0_O)        0.136    21.080 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_261/O
                         net (fo=1, routed)           0.361    21.441    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_261_n_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I4_O)        0.043    21.484 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_194/O
                         net (fo=1, routed)           0.000    21.484    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_194_n_0
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I0_O)      0.101    21.585 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_87/O
                         net (fo=1, routed)           0.575    22.160    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_87_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I5_O)        0.123    22.283 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.386    22.669    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_28_n_0
    SLICE_X18Y18         LUT6 (Prop_lut6_I1_O)        0.043    22.712 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.615    23.327    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.043    23.370 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.370    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.108    23.478 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.110    24.589    show_up/color_cover[3]
    SLICE_X29Y43         LUT4 (Prop_lut4_I0_O)        0.124    24.713 r  show_up/r[3]_i_6/O
                         net (fo=1, routed)           0.381    25.093    v0/r_reg[3]_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I5_O)        0.043    25.136 r  v0/r[3]_i_1/O
                         net (fo=1, routed)           0.000    25.136    v0/color[3]
    SLICE_X30Y48         FDRE                                         r  v0/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/g_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.128ns  (logic 1.994ns (7.935%)  route 23.134ns (92.065%))
  Logic Levels:           17  (CARRY4=4 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          1.388     1.647    v0/y[1]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     1.814 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.621     2.435    v0/co_i_74_n_7
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.559 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     2.559    v0/co_i_83_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.752 r  v0/co_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.752    v0/co_i_66_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.863 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.673     3.536    v0/show_up/PCOUT[5]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.660 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     3.660    v0/co_i_47_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.776 r  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.423     4.199    v0/show_up/pr_cover0[5]
    SLICE_X25Y45         LUT2 (Prop_lut2_I0_O)        0.129     4.328 r  v0/co_i_11/O
                         net (fo=4716, routed)       16.374    20.702    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.136    20.838 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_157/O
                         net (fo=1, routed)           0.432    21.270    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_157_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.043    21.313 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_84/O
                         net (fo=1, routed)           0.618    21.931    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_84_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I3_O)        0.043    21.974 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_32/O
                         net (fo=1, routed)           0.700    22.674    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_32_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.043    22.717 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    22.717    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_11_n_0
    SLICE_X13Y28         MUXF7 (Prop_muxf7_I0_O)      0.107    22.824 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.781    23.605    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_5_n_0
    SLICE_X23Y35         LUT5 (Prop_lut5_I2_O)        0.124    23.729 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.729    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X23Y35         MUXF7 (Prop_muxf7_I1_O)      0.108    23.837 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.449    24.286    show_up/color_end[5]
    SLICE_X32Y35         LUT4 (Prop_lut4_I2_O)        0.124    24.410 r  show_up/g[1]_i_3/O
                         net (fo=1, routed)           0.675    25.085    show_up/g[1]_i_3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.043    25.128 r  show_up/g[1]_i_1/O
                         net (fo=1, routed)           0.000    25.128    v0/d_in[1]
    SLICE_X32Y45         FDRE                                         r  v0/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/g_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.993ns  (logic 1.995ns (7.982%)  route 22.998ns (92.018%))
  Logic Levels:           17  (CARRY4=4 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          1.388     1.647    v0/y[1]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     1.814 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.621     2.435    v0/co_i_74_n_7
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.559 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     2.559    v0/co_i_83_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.752 r  v0/co_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.752    v0/co_i_66_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.863 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.673     3.536    v0/show_up/PCOUT[5]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.660 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     3.660    v0/co_i_47_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.776 r  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.423     4.199    v0/show_up/pr_cover0[5]
    SLICE_X25Y45         LUT2 (Prop_lut2_I0_O)        0.129     4.328 r  v0/co_i_11/O
                         net (fo=4716, routed)       16.345    20.673    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X20Y25         LUT6 (Prop_lut6_I0_O)        0.136    20.809 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_307/O
                         net (fo=1, routed)           0.459    21.268    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_307_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.043    21.311 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_177/O
                         net (fo=1, routed)           0.431    21.742    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_177_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.043    21.785 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_70/O
                         net (fo=1, routed)           0.000    21.785    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_70_n_0
    SLICE_X21Y26         MUXF7 (Prop_muxf7_I1_O)      0.108    21.893 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_24/O
                         net (fo=1, routed)           0.587    22.479    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_24_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    22.603 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.734    23.337    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_7_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I2_O)        0.043    23.380 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.380    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X26Y34         MUXF7 (Prop_muxf7_I1_O)      0.108    23.488 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.541    24.029    show_up/color_end[4]
    SLICE_X32Y34         LUT4 (Prop_lut4_I2_O)        0.124    24.153 r  show_up/g[0]_i_3/O
                         net (fo=1, routed)           0.797    24.950    v0/g_reg[0]_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.043    24.993 r  v0/g[0]_i_1/O
                         net (fo=1, routed)           0.000    24.993    v0/color[4]
    SLICE_X32Y48         FDRE                                         r  v0/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.952ns  (logic 1.860ns (7.454%)  route 23.092ns (92.546%))
  Logic Levels:           17  (CARRY4=4 FDRE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          1.388     1.647    v0/y[1]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     1.814 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.621     2.435    v0/co_i_74_n_7
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.559 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     2.559    v0/co_i_83_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.752 r  v0/co_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.752    v0/co_i_66_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.863 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.673     3.536    v0/show_up/PCOUT[5]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.660 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     3.660    v0/co_i_47_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.776 f  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.423     4.199    v0/show_up/pr_cover0[5]
    SLICE_X25Y45         LUT2 (Prop_lut2_I0_O)        0.129     4.328 f  v0/co_i_11/O
                         net (fo=4716, routed)       16.409    20.737    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.136    20.873 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_133/O
                         net (fo=2, routed)           0.480    21.352    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_133_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I3_O)        0.043    21.395 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.633    22.028    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_170_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.043    22.071 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_84/O
                         net (fo=1, routed)           0.000    22.071    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_84_n_0
    SLICE_X6Y39          MUXF7 (Prop_muxf7_I0_O)      0.115    22.186 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_37/O
                         net (fo=1, routed)           0.000    22.186    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_37_n_0
    SLICE_X6Y39          MUXF8 (Prop_muxf8_I0_O)      0.046    22.232 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.601    22.833    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_13_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.125    22.958 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.685    23.643    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_3_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.043    23.686 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.453    24.139    show_up/color_end[8]
    SLICE_X32Y34         LUT4 (Prop_lut4_I2_O)        0.043    24.182 r  show_up/b[0]_i_3/O
                         net (fo=1, routed)           0.726    24.909    v0/b_reg[0]_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.043    24.952 r  v0/b[0]_i_1/O
                         net (fo=1, routed)           0.000    24.952    v0/color[8]
    SLICE_X32Y48         FDRE                                         r  v0/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.854ns  (logic 1.660ns (6.679%)  route 23.194ns (93.321%))
  Logic Levels:           16  (CARRY4=4 FDRE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          1.388     1.647    v0/y[1]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     1.814 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.621     2.435    v0/co_i_74_n_7
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.559 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     2.559    v0/co_i_83_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.752 r  v0/co_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.752    v0/co_i_66_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.863 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.673     3.536    v0/show_up/PCOUT[5]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.660 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     3.660    v0/co_i_47_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.776 f  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.423     4.199    v0/show_up/pr_cover0[5]
    SLICE_X25Y45         LUT2 (Prop_lut2_I0_O)        0.129     4.328 f  v0/co_i_11/O
                         net (fo=4716, routed)       16.409    20.737    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.136    20.873 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_133/O
                         net (fo=2, routed)           0.455    21.327    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_133_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.043    21.370 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_48/O
                         net (fo=1, routed)           0.440    21.811    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_48_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.043    21.854 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.632    22.485    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I1_O)        0.043    22.528 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.750    23.279    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_7_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I1_O)        0.043    23.322 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.349    23.671    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.043    23.714 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.355    24.069    show_up/color_end[0]
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.043    24.112 r  show_up/r[0]_i_3/O
                         net (fo=1, routed)           0.699    24.811    v0/r_reg[0]_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.043    24.854 r  v0/r[0]_i_1/O
                         net (fo=1, routed)           0.000    24.854    v0/color[0]
    SLICE_X31Y48         FDRE                                         r  v0/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.734ns  (logic 1.805ns (7.298%)  route 22.929ns (92.702%))
  Logic Levels:           16  (CARRY4=4 FDRE=1 LUT2=2 LUT4=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          1.388     1.647    v0/y[1]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     1.814 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.621     2.435    v0/co_i_74_n_7
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.559 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     2.559    v0/co_i_83_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.752 r  v0/co_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.752    v0/co_i_66_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.863 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.673     3.536    v0/show_up/PCOUT[5]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.660 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     3.660    v0/co_i_47_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.776 r  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.423     4.199    v0/show_up/pr_cover0[5]
    SLICE_X25Y45         LUT2 (Prop_lut2_I0_O)        0.129     4.328 r  v0/co_i_11/O
                         net (fo=4716, routed)       16.484    20.813    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X20Y17         LUT6 (Prop_lut6_I3_O)        0.136    20.949 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_121/O
                         net (fo=2, routed)           0.528    21.476    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_121_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I4_O)        0.043    21.519 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_45/O
                         net (fo=1, routed)           0.183    21.702    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_45_n_0
    SLICE_X16Y14         LUT6 (Prop_lut6_I0_O)        0.043    21.745 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.554    22.299    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_15_n_0
    SLICE_X16Y16         LUT6 (Prop_lut6_I0_O)        0.043    22.342 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.773    23.115    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_4_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I1_O)        0.043    23.158 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.158    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_1_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.107    23.265 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           0.724    23.990    show_up/color_cover[11]
    SLICE_X30Y38         LUT4 (Prop_lut4_I0_O)        0.124    24.114 r  show_up/b[3]_i_3/O
                         net (fo=1, routed)           0.578    24.691    show_up/b[3]_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.043    24.734 r  show_up/b[3]_i_1/O
                         net (fo=1, routed)           0.000    24.734    v0/d_in[3]
    SLICE_X31Y45         FDRE                                         r  v0/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/g_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.694ns  (logic 2.139ns (8.662%)  route 22.555ns (91.338%))
  Logic Levels:           17  (CARRY4=4 FDRE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          1.388     1.647    v0/y[1]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     1.814 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.621     2.435    v0/co_i_74_n_7
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.559 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     2.559    v0/co_i_83_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.752 r  v0/co_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.752    v0/co_i_66_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.863 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.673     3.536    v0/show_up/PCOUT[5]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.660 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     3.660    v0/co_i_47_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.776 r  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.423     4.199    v0/show_up/pr_cover0[5]
    SLICE_X25Y45         LUT2 (Prop_lut2_I0_O)        0.129     4.328 r  v0/co_i_11/O
                         net (fo=4716, routed)       16.162    20.490    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X23Y19         LUT6 (Prop_lut6_I0_O)        0.136    20.626 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_227/O
                         net (fo=1, routed)           0.000    20.626    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_227_n_0
    SLICE_X23Y19         MUXF7 (Prop_muxf7_I1_O)      0.108    20.734 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_105/O
                         net (fo=1, routed)           0.538    21.272    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_105_n_0
    SLICE_X23Y20         LUT5 (Prop_lut5_I0_O)        0.124    21.396 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    21.396    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_39_n_0
    SLICE_X23Y20         MUXF7 (Prop_muxf7_I0_O)      0.107    21.503 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.574    22.077    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.201 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.442    22.643    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_3_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I0_O)        0.043    22.686 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    22.686    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X24Y18         MUXF7 (Prop_muxf7_I0_O)      0.107    22.793 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           0.923    23.716    show_up/color_cover[7]
    SLICE_X29Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.840 r  show_up/g[3]_i_3/O
                         net (fo=1, routed)           0.811    24.651    v0/g_reg[3]_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I5_O)        0.043    24.694 r  v0/g[3]_i_1/O
                         net (fo=1, routed)           0.000    24.694    v0/color[7]
    SLICE_X30Y48         FDRE                                         r  v0/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.484ns  (logic 1.806ns (7.376%)  route 22.678ns (92.624%))
  Logic Levels:           16  (CARRY4=4 FDRE=1 LUT2=2 LUT4=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          1.388     1.647    v0/y[1]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     1.814 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.621     2.435    v0/co_i_74_n_7
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.559 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     2.559    v0/co_i_83_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.752 r  v0/co_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.752    v0/co_i_66_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.863 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.673     3.536    v0/show_up/PCOUT[5]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.660 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     3.660    v0/co_i_47_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.776 r  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.423     4.199    v0/show_up/pr_cover0[5]
    SLICE_X25Y45         LUT2 (Prop_lut2_I0_O)        0.129     4.328 r  v0/co_i_11/O
                         net (fo=4716, routed)       16.395    20.723    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.136    20.859 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_289/O
                         net (fo=1, routed)           0.371    21.230    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_289_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.043    21.273 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_136/O
                         net (fo=1, routed)           0.383    21.656    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_136_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.043    21.699 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_56/O
                         net (fo=1, routed)           0.000    21.699    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_56_n_0
    SLICE_X28Y17         MUXF7 (Prop_muxf7_I1_O)      0.108    21.807 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.498    22.305    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_18_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124    22.429 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.456    22.884    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.043    22.927 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=1, routed)           0.808    23.735    show_up/color_cover[10]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.043    23.778 r  show_up/b[2]_i_3/O
                         net (fo=1, routed)           0.663    24.441    v0/b_reg[2]_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.043    24.484 r  v0/b[2]_i_1/O
                         net (fo=1, routed)           0.000    24.484    v0/color[10]
    SLICE_X32Y48         FDRE                                         r  v0/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.289ns  (logic 1.996ns (8.218%)  route 22.293ns (91.782%))
  Logic Levels:           17  (CARRY4=4 FDRE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          1.388     1.647    v0/y[1]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     1.814 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.621     2.435    v0/co_i_74_n_7
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.559 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     2.559    v0/co_i_83_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.752 r  v0/co_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.752    v0/co_i_66_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.863 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.673     3.536    v0/show_up/PCOUT[5]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.660 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     3.660    v0/co_i_47_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.776 r  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.423     4.199    v0/show_up/pr_cover0[5]
    SLICE_X25Y45         LUT2 (Prop_lut2_I0_O)        0.129     4.328 r  v0/co_i_11/O
                         net (fo=4716, routed)       15.818    20.146    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.136    20.282 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_350/O
                         net (fo=1, routed)           0.446    20.728    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_350_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I3_O)        0.043    20.771 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_249/O
                         net (fo=1, routed)           0.000    20.771    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_249_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.107    20.878 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.878    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_121_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I1_O)      0.043    20.921 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_47/O
                         net (fo=1, routed)           0.925    21.846    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_47_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I3_O)        0.126    21.972 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    21.972    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_14_n_0
    SLICE_X51Y21         MUXF7 (Prop_muxf7_I1_O)      0.108    22.080 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.734    22.814    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    22.938 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.683    23.621    show_up/color_cover[2]
    SLICE_X31Y39         LUT4 (Prop_lut4_I0_O)        0.043    23.664 r  show_up/r[2]_i_5/O
                         net (fo=1, routed)           0.582    24.246    show_up/r[2]_i_5_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.043    24.289 r  show_up/r[2]_i_1/O
                         net (fo=1, routed)           0.000    24.289    v0/d_in[0]
    SLICE_X32Y45         FDRE                                         r  v0/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.278ns  (logic 1.981ns (8.160%)  route 22.297ns (91.840%))
  Logic Levels:           17  (CARRY4=4 FDRE=1 LUT2=2 LUT4=2 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          1.388     1.647    v0/y[1]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     1.814 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.621     2.435    v0/co_i_74_n_7
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.559 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     2.559    v0/co_i_83_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.752 r  v0/co_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.752    v0/co_i_66_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.863 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.673     3.536    v0/show_up/PCOUT[5]
    SLICE_X25Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.660 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     3.660    v0/co_i_47_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     3.776 r  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.423     4.199    v0/show_up/pr_cover0[5]
    SLICE_X25Y45         LUT2 (Prop_lut2_I0_O)        0.129     4.328 r  v0/co_i_11/O
                         net (fo=4716, routed)       15.544    19.872    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.136    20.008 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_239/O
                         net (fo=1, routed)           0.000    20.008    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_239_n_0
    SLICE_X8Y46          MUXF7 (Prop_muxf7_I1_O)      0.103    20.111 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_134/O
                         net (fo=1, routed)           0.391    20.502    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_134_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.123    20.625 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_58/O
                         net (fo=1, routed)           0.445    21.070    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_58_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.043    21.113 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    21.113    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_22_n_0
    SLICE_X10Y47         MUXF7 (Prop_muxf7_I0_O)      0.101    21.214 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.676    21.889    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_8_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I0_O)        0.123    22.012 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.927    22.939    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.043    22.982 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.440    23.423    show_up/color_end[1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I2_O)        0.043    23.466 r  show_up/r[1]_i_3/O
                         net (fo=1, routed)           0.770    24.235    v0/r_reg[1]_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.043    24.278 r  v0/r[1]_i_1/O
                         net (fo=1, routed)           0.000    24.278    v0/color[1]
    SLICE_X31Y48         FDRE                                         r  v0/r_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/rdn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.128ns (58.256%)  route 0.092ns (41.744%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE                         0.000     0.000 r  v0/v_count_reg[8]/C
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.100     0.100 f  v0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.092     0.192    v0/v_count_reg_n_0_[8]
    SLICE_X20Y54         LUT6 (Prop_lut6_I4_O)        0.028     0.220 r  v0/rdn_i_1/O
                         net (fo=1, routed)           0.000     0.220    v0/rdn_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  v0/rdn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/lyric_reg[625]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/lyric_reg[125]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.118ns (53.144%)  route 0.104ns (46.856%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE                         0.000     0.000 r  buzzing/lyric_reg[625]/C
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  buzzing/lyric_reg[625]/Q
                         net (fo=5, routed)           0.104     0.222    buzzing/p_9_in[1]
    SLICE_X22Y52         SRLC32E                                      r  buzzing/lyric_reg[125]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/row_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.146ns (65.585%)  route 0.077ns (34.415%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE                         0.000     0.000 r  v0/v_count_reg[3]/C
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  v0/v_count_reg[3]/Q
                         net (fo=12, routed)          0.077     0.195    v0/v_count_reg_n_0_[3]
    SLICE_X19Y55         LUT6 (Prop_lut6_I4_O)        0.028     0.223 r  v0/row_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.223    v0/row[5]
    SLICE_X19Y55         FDRE                                         r  v0/row_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/lyric_reg[624]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/lyric_reg[124]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.118ns (52.155%)  route 0.108ns (47.845%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE                         0.000     0.000 r  buzzing/lyric_reg[624]/C
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  buzzing/lyric_reg[624]/Q
                         net (fo=5, routed)           0.108     0.226    buzzing/p_9_in[0]
    SLICE_X22Y59         SRLC32E                                      r  buzzing/lyric_reg[124]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/lyric_reg[626]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/lyric_reg[126]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.118ns (51.652%)  route 0.110ns (48.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE                         0.000     0.000 r  buzzing/lyric_reg[626]/C
    SLICE_X22Y57         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  buzzing/lyric_reg[626]/Q
                         net (fo=8, routed)           0.110     0.228    buzzing/p_9_in[2]
    SLICE_X22Y56         SRLC32E                                      r  buzzing/lyric_reg[126]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.157ns (67.599%)  route 0.075ns (32.401%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE                         0.000     0.000 r  v0/h_count_reg[8]/C
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  v0/h_count_reg[8]/Q
                         net (fo=7, routed)           0.075     0.166    v0/h_count_reg[8]
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.066     0.232 r  v0/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.232    v0/h_count[9]_i_1_n_0
    SLICE_X15Y54         FDRE                                         r  v0/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/row_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.146ns (58.590%)  route 0.103ns (41.410%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE                         0.000     0.000 r  v0/v_count_reg[4]/C
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  v0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.103     0.221    v0/v_count_reg_n_0_[4]
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.028     0.249 r  v0/row_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.249    v0/row[4]
    SLICE_X19Y55         FDRE                                         r  v0/row_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.155ns (60.400%)  route 0.102ns (39.600%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE                         0.000     0.000 r  v0/v_count_reg[7]/C
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  v0/v_count_reg[7]/Q
                         net (fo=8, routed)           0.102     0.193    v0/v_count_reg_n_0_[7]
    SLICE_X21Y54         LUT6 (Prop_lut6_I4_O)        0.064     0.257 r  v0/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.257    v0/v_count[8]_i_1_n_0
    SLICE_X21Y54         FDRE                                         r  v0/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/v_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.517%)  route 0.136ns (51.483%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE                         0.000     0.000 r  v0/v_count_reg[1]/C
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  v0/v_count_reg[1]/Q
                         net (fo=14, routed)          0.136     0.236    v0/v_count_reg_n_0_[1]
    SLICE_X21Y54         LUT2 (Prop_lut2_I1_O)        0.028     0.264 r  v0/v_count[1]_i_1/O
                         net (fo=2, routed)           0.000     0.264    v0/row[1]
    SLICE_X21Y54         FDRE                                         r  v0/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/lyric_reg[380]_srl32/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            buzzing/lyric_reg[508]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         SRLC32E                      0.000     0.000 r  buzzing/lyric_reg[380]_srl32/CLK
    SLICE_X22Y58         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.271 r  buzzing/lyric_reg[380]_srl32/Q31
                         net (fo=1, routed)           0.000     0.271    buzzing/lyric_reg[380]_srl32_n_1
    SLICE_X22Y58         SRLC32E                                      r  buzzing/lyric_reg[508]_srl32/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.810ns  (logic 4.817ns (44.558%)  route 5.994ns (55.442%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.404     4.419    clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.204     4.623 r  score_reg[2]/Q
                         net (fo=15, routed)          0.598     5.222    display/c/Q[2]
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.126     5.348 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.348    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.615 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.615    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.668 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.668    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.834 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.561     6.395    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X31Y63         LUT4 (Prop_lut4_I2_O)        0.123     6.518 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.720    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.970 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.602     7.572    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.043     7.615 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.526     8.141    display/c/d/hundreds0[1]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.043     8.184 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.360     8.544    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.049     8.593 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.601     9.194    display/c/HEX[1]
    SLICE_X27Y58         LUT4 (Prop_lut4_I0_O)        0.145     9.339 r  display/c/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.543    11.882    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.348    15.230 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.230    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.801ns  (logic 4.725ns (43.744%)  route 6.076ns (56.256%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.404     4.419    clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.204     4.623 r  score_reg[2]/Q
                         net (fo=15, routed)          0.598     5.222    display/c/Q[2]
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.126     5.348 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.348    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.615 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.615    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.668 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.668    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.834 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.561     6.395    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X31Y63         LUT4 (Prop_lut4_I2_O)        0.123     6.518 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.720    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.970 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.602     7.572    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.043     7.615 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.526     8.141    display/c/d/hundreds0[1]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.043     8.184 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.360     8.544    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.049     8.593 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.601     9.194    display/c/HEX[1]
    SLICE_X27Y58         LUT4 (Prop_lut4_I0_O)        0.136     9.330 r  display/c/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.625    11.955    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265    15.220 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.220    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.746ns  (logic 4.822ns (44.869%)  route 5.924ns (55.131%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.404     4.419    clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.204     4.623 r  score_reg[2]/Q
                         net (fo=15, routed)          0.598     5.222    display/c/Q[2]
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.126     5.348 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.348    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.615 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.615    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.668 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.668    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.834 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.561     6.395    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X31Y63         LUT4 (Prop_lut4_I2_O)        0.123     6.518 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.720    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.970 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.602     7.572    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.043     7.615 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.526     8.141    display/c/d/hundreds0[1]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.043     8.184 f  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.360     8.544    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.049     8.593 f  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.518     9.111    display/c/HEX[1]
    SLICE_X27Y58         LUT4 (Prop_lut4_I2_O)        0.147     9.258 r  display/c/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.556    11.815    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    15.165 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.165    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.720ns  (logic 4.837ns (45.124%)  route 5.883ns (54.876%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.404     4.419    clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.204     4.623 r  score_reg[2]/Q
                         net (fo=15, routed)          0.598     5.222    display/c/Q[2]
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.126     5.348 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.348    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.615 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.615    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.668 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.668    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.834 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.561     6.395    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X31Y63         LUT4 (Prop_lut4_I2_O)        0.123     6.518 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.720    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.970 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.602     7.572    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.043     7.615 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.526     8.141    display/c/d/hundreds0[1]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.043     8.184 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.360     8.544    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.049     8.593 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.545     9.138    display/c/HEX[1]
    SLICE_X27Y58         LUT4 (Prop_lut4_I0_O)        0.145     9.283 r  display/c/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.488    11.771    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.368    15.139 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.139    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.624ns  (logic 4.748ns (44.691%)  route 5.876ns (55.309%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.404     4.419    clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.204     4.623 r  score_reg[2]/Q
                         net (fo=15, routed)          0.598     5.222    display/c/Q[2]
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.126     5.348 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.348    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.615 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.615    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.668 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.668    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.834 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.561     6.395    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X31Y63         LUT4 (Prop_lut4_I2_O)        0.123     6.518 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.720    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.970 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.602     7.572    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.043     7.615 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.526     8.141    display/c/d/hundreds0[1]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.043     8.184 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.360     8.544    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.049     8.593 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.518     9.111    display/c/HEX[1]
    SLICE_X27Y58         LUT4 (Prop_lut4_I3_O)        0.136     9.247 r  display/c/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.508    11.756    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    15.044 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.044    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.602ns  (logic 4.742ns (44.732%)  route 5.859ns (55.268%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.404     4.419    clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.204     4.623 r  score_reg[2]/Q
                         net (fo=15, routed)          0.598     5.222    display/c/Q[2]
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.126     5.348 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.348    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.615 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.615    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.668 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.668    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.834 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.561     6.395    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X31Y63         LUT4 (Prop_lut4_I2_O)        0.123     6.518 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.720    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.970 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.602     7.572    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.043     7.615 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.526     8.141    display/c/d/hundreds0[1]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.043     8.184 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.360     8.544    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.049     8.593 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.545     9.138    display/c/HEX[1]
    SLICE_X27Y58         LUT4 (Prop_lut4_I1_O)        0.136     9.274 r  display/c/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.465    11.739    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    15.021 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.021    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.507ns  (logic 4.743ns (45.138%)  route 5.765ns (54.862%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.404     4.419    clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.204     4.623 r  score_reg[2]/Q
                         net (fo=15, routed)          0.598     5.222    display/c/Q[2]
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.126     5.348 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.348    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.615 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.615    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.668 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.668    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.834 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.561     6.395    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X31Y63         LUT4 (Prop_lut4_I2_O)        0.123     6.518 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.720    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.970 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.602     7.572    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.043     7.615 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.526     8.141    display/c/d/hundreds0[1]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.043     8.184 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.360     8.544    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.049     8.593 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.337     8.931    display/c/HEX[1]
    SLICE_X27Y59         LUT4 (Prop_lut4_I3_O)        0.136     9.067 r  display/c/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.577    11.644    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    14.927 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.927    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/c/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.096ns  (logic 3.639ns (51.285%)  route 3.457ns (48.715%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.405     4.420    display/c/clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  display/c/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.223     4.643 f  display/c/div_res_reg[18]/Q
                         net (fo=12, routed)          0.734     5.377    display/c/div_res[18]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.054     5.431 r  display/c/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.723     8.154    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.362    11.516 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.516    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/c/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 3.542ns (51.227%)  route 3.372ns (48.773%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.405     4.420    display/c/clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  display/c/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.223     4.643 r  display/c/div_res_reg[18]/Q
                         net (fo=12, routed)          0.728     5.371    display/c/div_res[18]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.043     5.414 r  display/c/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.644     8.058    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.276    11.334 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.334    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/c/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 3.528ns (51.103%)  route 3.375ns (48.897%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.405     4.420    display/c/clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  display/c/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.223     4.643 f  display/c/div_res_reg[18]/Q
                         net (fo=12, routed)          0.734     5.377    display/c/div_res[18]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.043     5.420 r  display/c/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.642     8.062    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.262    11.323 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.323    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.185ns (20.236%)  route 0.729ns (79.763%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.597     1.843    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.091     1.934 r  state_reg[1]/Q
                         net (fo=14, routed)          0.527     2.460    show_up/state[0]
    SLICE_X29Y43         LUT4 (Prop_lut4_I1_O)        0.066     2.526 r  show_up/r[3]_i_6/O
                         net (fo=1, routed)           0.203     2.729    v0/r_reg[3]_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I5_O)        0.028     2.757 r  v0/r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.757    v0/color[3]
    SLICE_X30Y48         FDRE                                         r  v0/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.185ns (20.161%)  route 0.733ns (79.839%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.597     1.843    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.091     1.934 r  state_reg[1]/Q
                         net (fo=14, routed)          0.588     2.521    show_up/state[0]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.066     2.587 r  show_up/g[2]_i_3/O
                         net (fo=1, routed)           0.145     2.732    show_up/g[2]_i_3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.028     2.760 r  show_up/g[2]_i_1/O
                         net (fo=1, routed)           0.000     2.760    v0/d_in[2]
    SLICE_X32Y45         FDRE                                         r  v0/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shape_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.996ns  (logic 0.239ns (23.985%)  route 0.757ns (76.015%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.599     1.845    clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  shape_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  shape_reg[2]/Q
                         net (fo=13, routed)          0.605     2.550    show_up/b_reg[3]_0
    SLICE_X33Y45         MUXF7 (Prop_muxf7_S_O)       0.071     2.621 r  show_up/b_reg[3]_i_2/O
                         net (fo=1, routed)           0.152     2.773    show_up/b_reg[3]_i_2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I1_O)        0.068     2.841 r  show_up/b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.841    v0/d_in[3]
    SLICE_X31Y45         FDRE                                         r  v0/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shape_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.032ns  (logic 0.243ns (23.547%)  route 0.789ns (76.453%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.599     1.845    clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  shape_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  shape_reg[2]/Q
                         net (fo=13, routed)          0.559     2.503    show_up/b_reg[3]_0
    SLICE_X38Y45         MUXF7 (Prop_muxf7_S_O)       0.075     2.578 r  show_up/r_reg[2]_i_2/O
                         net (fo=1, routed)           0.230     2.809    show_up/r_reg[2]_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.068     2.877 r  show_up/r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.877    v0/d_in[0]
    SLICE_X32Y45         FDRE                                         r  v0/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shape_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.066ns  (logic 0.275ns (25.788%)  route 0.791ns (74.212%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.599     1.845    clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  shape_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  shape_reg[1]/Q
                         net (fo=25, routed)          0.524     2.469    show_up/r_reg[0]_i_4_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.028     2.497 r  show_up/g[3]_i_6/O
                         net (fo=1, routed)           0.000     2.497    show_up/g[3]_i_6_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I1_O)      0.051     2.548 r  show_up/g_reg[3]_i_4/O
                         net (fo=1, routed)           0.213     2.760    v0/g_reg[3]_1
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.068     2.828 r  v0/g[3]_i_2/O
                         net (fo=1, routed)           0.055     2.883    v0/g[3]_i_2_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.028     2.911 r  v0/g[3]_i_1/O
                         net (fo=1, routed)           0.000     2.911    v0/color[7]
    SLICE_X30Y48         FDRE                                         r  v0/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shape_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.127ns  (logic 0.275ns (24.404%)  route 0.852ns (75.596%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.599     1.845    clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  shape_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  shape_reg[1]/Q
                         net (fo=25, routed)          0.392     2.336    show_up/r_reg[0]_i_4_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.028     2.364 r  show_up/b[0]_i_6/O
                         net (fo=1, routed)           0.000     2.364    show_up/b[0]_i_6_n_0
    SLICE_X37Y52         MUXF7 (Prop_muxf7_I1_O)      0.051     2.415 r  show_up/b_reg[0]_i_4/O
                         net (fo=1, routed)           0.300     2.715    v0/b_reg[0]_1
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.068     2.783 r  v0/b[0]_i_2/O
                         net (fo=1, routed)           0.160     2.944    v0/b[0]_i_2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.028     2.972 r  v0/b[0]_i_1/O
                         net (fo=1, routed)           0.000     2.972    v0/color[8]
    SLICE_X32Y48         FDRE                                         r  v0/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shape_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.274ns (23.123%)  route 0.911ns (76.877%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.599     1.845    clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  shape_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  shape_reg[1]/Q
                         net (fo=25, routed)          0.470     2.415    show_up/r_reg[0]_i_4_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.028     2.443 r  show_up/r[0]_i_5/O
                         net (fo=1, routed)           0.000     2.443    show_up/r[0]_i_5_n_0
    SLICE_X35Y48         MUXF7 (Prop_muxf7_I0_O)      0.050     2.493 r  show_up/r_reg[0]_i_4/O
                         net (fo=1, routed)           0.216     2.709    v0/r_reg[0]_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.068     2.777 r  v0/r[0]_i_2/O
                         net (fo=1, routed)           0.225     3.002    v0/r[0]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I1_O)        0.028     3.030 r  v0/r[0]_i_1/O
                         net (fo=1, routed)           0.000     3.030    v0/color[0]
    SLICE_X31Y48         FDRE                                         r  v0/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shape_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.216ns  (logic 0.275ns (22.608%)  route 0.941ns (77.392%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.599     1.845    clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  shape_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  shape_reg[0]/Q
                         net (fo=25, routed)          0.464     2.409    show_up/r_reg[0]_i_4_1
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.028     2.437 r  show_up/b[2]_i_6/O
                         net (fo=1, routed)           0.000     2.437    show_up/b[2]_i_6_n_0
    SLICE_X34Y52         MUXF7 (Prop_muxf7_I1_O)      0.051     2.488 r  show_up/b_reg[2]_i_4/O
                         net (fo=1, routed)           0.272     2.760    v0/b_reg[2]_1
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.068     2.828 r  v0/b[2]_i_2/O
                         net (fo=1, routed)           0.205     3.033    v0/b[2]_i_2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.028     3.061 r  v0/b[2]_i_1/O
                         net (fo=1, routed)           0.000     3.061    v0/color[10]
    SLICE_X32Y48         FDRE                                         r  v0/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.225ns  (logic 0.226ns (18.451%)  route 0.999ns (81.549%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.597     1.843    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.091     1.934 r  state_reg[1]/Q
                         net (fo=14, routed)          0.732     2.665    show_up/state[0]
    SLICE_X32Y38         LUT4 (Prop_lut4_I1_O)        0.067     2.732 r  show_up/b[1]_i_3/O
                         net (fo=1, routed)           0.267     3.000    v0/b_reg[1]_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.068     3.068 r  v0/b[1]_i_1/O
                         net (fo=1, routed)           0.000     3.068    v0/color[9]
    SLICE_X32Y48         FDRE                                         r  v0/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.231ns  (logic 0.185ns (15.030%)  route 1.046ns (84.970%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.597     1.843    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.091     1.934 f  state_reg[1]/Q
                         net (fo=14, routed)          0.732     2.665    v0/state[0]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.066     2.731 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.314     3.046    show_up/b_reg[3]
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.028     3.074 r  show_up/g[1]_i_1/O
                         net (fo=1, routed)           0.000     3.074    v0/d_in[1]
    SLICE_X32Y45         FDRE                                         r  v0/g_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2833 Endpoints
Min Delay          2833 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.193ns  (logic 1.045ns (12.758%)  route 7.148ns (87.242%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=24, routed)          2.827     3.595    nolabel_line96/SW_IBUF[0]
    SLICE_X31Y74         LUT5 (Prop_lut5_I4_O)        0.043     3.638 f  nolabel_line96/image[198]_i_5/O
                         net (fo=114, routed)         1.734     5.372    nolabel_line96/clk_div_reg[25]_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I1_O)        0.054     5.426 f  nolabel_line96/image[197]_i_3/O
                         net (fo=123, routed)         2.359     7.785    nolabel_line96/clk_div_reg[25]_2
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.137     7.922 r  nolabel_line96/image_tleft[93]_i_2/O
                         net (fo=1, routed)           0.228     8.150    nolabel_line96/image_tleft[93]_i_2_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.043     8.193 r  nolabel_line96/image_tleft[93]_i_1/O
                         net (fo=1, routed)           0.000     8.193    nolabel_line96_n_911
    SLICE_X45Y84         FDRE                                         r  image_tleft_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.266     4.041    clk_IBUF_BUFG
    SLICE_X45Y84         FDRE                                         r  image_tleft_reg[93]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tover_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.110ns  (logic 1.031ns (12.716%)  route 7.079ns (87.284%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=24, routed)          2.516     3.284    debounce3/SW_IBUF[0]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.043     3.327 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.882     5.210    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     5.255 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.448     7.703    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X15Y69         LUT6 (Prop_lut6_I5_O)        0.132     7.835 r  nolabel_line96/image_tover[15]_i_2/O
                         net (fo=1, routed)           0.232     8.067    nolabel_line96/image_tover[15]_i_2_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I0_O)        0.043     8.110 r  nolabel_line96/image_tover[15]_i_1/O
                         net (fo=1, routed)           0.000     8.110    nolabel_line96_n_184
    SLICE_X15Y69         FDRE                                         r  image_tover_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.314     4.089    clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  image_tover_reg[15]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.063ns  (logic 1.045ns (12.965%)  route 7.017ns (87.035%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=24, routed)          2.827     3.595    nolabel_line96/SW_IBUF[0]
    SLICE_X31Y74         LUT5 (Prop_lut5_I4_O)        0.043     3.638 f  nolabel_line96/image[198]_i_5/O
                         net (fo=114, routed)         1.734     5.372    nolabel_line96/clk_div_reg[25]_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I1_O)        0.054     5.426 f  nolabel_line96/image[197]_i_3/O
                         net (fo=123, routed)         2.225     7.651    nolabel_line96/clk_div_reg[25]_2
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.137     7.788 r  nolabel_line96/image_tleft[91]_i_2/O
                         net (fo=1, routed)           0.232     8.020    nolabel_line96/image_tleft[91]_i_2_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I0_O)        0.043     8.063 r  nolabel_line96/image_tleft[91]_i_1/O
                         net (fo=1, routed)           0.000     8.063    nolabel_line96_n_913
    SLICE_X45Y83         FDRE                                         r  image_tleft_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.265     4.040    clk_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  image_tleft_reg[91]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tover_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.048ns  (logic 1.031ns (12.814%)  route 7.017ns (87.186%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=24, routed)          2.516     3.284    debounce3/SW_IBUF[0]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.043     3.327 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.882     5.210    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     5.255 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.401     7.656    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.132     7.788 r  nolabel_line96/image_tover[4]_i_2/O
                         net (fo=1, routed)           0.217     8.005    nolabel_line96/image_tover[4]_i_2_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I0_O)        0.043     8.048 r  nolabel_line96/image_tover[4]_i_1/O
                         net (fo=1, routed)           0.000     8.048    nolabel_line96_n_195
    SLICE_X12Y69         FDRE                                         r  image_tover_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.314     4.089    clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  image_tover_reg[4]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tover_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.045ns  (logic 1.031ns (12.820%)  route 7.013ns (87.180%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=24, routed)          2.516     3.284    debounce3/SW_IBUF[0]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.043     3.327 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.882     5.210    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     5.255 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.516     7.771    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X17Y71         LUT6 (Prop_lut6_I5_O)        0.132     7.903 r  nolabel_line96/image_tover[13]_i_2/O
                         net (fo=1, routed)           0.099     8.001    nolabel_line96/image_tover[13]_i_2_n_0
    SLICE_X17Y71         LUT6 (Prop_lut6_I0_O)        0.043     8.044 r  nolabel_line96/image_tover[13]_i_1/O
                         net (fo=1, routed)           0.000     8.044    nolabel_line96_n_186
    SLICE_X17Y71         FDRE                                         r  image_tover_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.310     4.085    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  image_tover_reg[13]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.036ns  (logic 1.045ns (13.007%)  route 6.991ns (86.993%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=24, routed)          2.827     3.595    nolabel_line96/SW_IBUF[0]
    SLICE_X31Y74         LUT5 (Prop_lut5_I4_O)        0.043     3.638 f  nolabel_line96/image[198]_i_5/O
                         net (fo=114, routed)         1.734     5.372    nolabel_line96/clk_div_reg[25]_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I1_O)        0.054     5.426 f  nolabel_line96/image[197]_i_3/O
                         net (fo=123, routed)         2.185     7.611    nolabel_line96/clk_div_reg[25]_2
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.137     7.748 r  nolabel_line96/image_tleft[82]_i_2/O
                         net (fo=1, routed)           0.246     7.993    nolabel_line96/image_tleft[82]_i_2_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.043     8.036 r  nolabel_line96/image_tleft[82]_i_1/O
                         net (fo=1, routed)           0.000     8.036    nolabel_line96_n_922
    SLICE_X44Y79         FDRE                                         r  image_tleft_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.262     4.037    clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  image_tleft_reg[82]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tright_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.993ns  (logic 1.045ns (13.077%)  route 6.948ns (86.923%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=24, routed)          2.825     3.594    debounce3/SW_IBUF[0]
    SLICE_X33Y74         LUT3 (Prop_lut3_I2_O)        0.043     3.637 f  debounce3/image_tover[197]_i_8/O
                         net (fo=113, routed)         1.884     5.521    nolabel_line96/image_tright_reg[71]_0
    SLICE_X19Y97         LUT2 (Prop_lut2_I0_O)        0.054     5.575 f  nolabel_line96/image_tover[197]_i_3/O
                         net (fo=123, routed)         2.007     7.581    nolabel_line96/image_tover[197]_i_3_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.137     7.718 r  nolabel_line96/image_tright[53]_i_2/O
                         net (fo=1, routed)           0.232     7.950    nolabel_line96/image_tright[53]_i_2_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I0_O)        0.043     7.993 r  nolabel_line96/image_tright[53]_i_1/O
                         net (fo=1, routed)           0.000     7.993    nolabel_line96_n_750
    SLICE_X33Y71         FDRE                                         r  image_tright_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.264     4.039    clk_IBUF_BUFG
    SLICE_X33Y71         FDRE                                         r  image_tright_reg[53]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.944ns  (logic 1.045ns (13.158%)  route 6.899ns (86.842%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=24, routed)          2.827     3.595    nolabel_line96/SW_IBUF[0]
    SLICE_X31Y74         LUT5 (Prop_lut5_I4_O)        0.043     3.638 f  nolabel_line96/image[198]_i_5/O
                         net (fo=114, routed)         1.734     5.372    nolabel_line96/clk_div_reg[25]_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I1_O)        0.054     5.426 f  nolabel_line96/image[197]_i_3/O
                         net (fo=123, routed)         2.094     7.519    nolabel_line96/clk_div_reg[25]_2
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.137     7.656 r  nolabel_line96/image_tleft[84]_i_2/O
                         net (fo=1, routed)           0.244     7.901    nolabel_line96/image_tleft[84]_i_2_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.043     7.944 r  nolabel_line96/image_tleft[84]_i_1/O
                         net (fo=1, routed)           0.000     7.944    nolabel_line96_n_920
    SLICE_X44Y81         FDRE                                         r  image_tleft_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.263     4.038    clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  image_tleft_reg[84]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tover_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.938ns  (logic 1.031ns (12.992%)  route 6.906ns (87.008%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=24, routed)          2.516     3.284    debounce3/SW_IBUF[0]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.043     3.327 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         1.882     5.210    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     5.255 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.400     7.655    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.132     7.787 r  nolabel_line96/image_tover[26]_i_2/O
                         net (fo=1, routed)           0.108     7.895    nolabel_line96/image_tover[26]_i_2_n_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.043     7.938 r  nolabel_line96/image_tover[26]_i_1/O
                         net (fo=1, routed)           0.000     7.938    nolabel_line96_n_173
    SLICE_X12Y72         FDRE                                         r  image_tover_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.310     4.085    clk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  image_tover_reg[26]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.916ns  (logic 1.143ns (14.443%)  route 6.772ns (85.557%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=24, routed)          2.728     3.497    debounce3/SW_IBUF[0]
    SLICE_X32Y72         LUT3 (Prop_lut3_I2_O)        0.054     3.551 f  debounce3/image[199]_i_22/O
                         net (fo=113, routed)         1.795     5.345    nolabel_line96/position_reg[49]
    SLICE_X13Y78         LUT2 (Prop_lut2_I0_O)        0.146     5.491 f  nolabel_line96/image[108]_i_3/O
                         net (fo=123, routed)         1.887     7.378    nolabel_line96/image[108]_i_3_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.132     7.510 r  nolabel_line96/image[99]_i_2/O
                         net (fo=1, routed)           0.363     7.873    nolabel_line96/image[99]_i_2_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I0_O)        0.043     7.916 r  nolabel_line96/image[99]_i_1/O
                         net (fo=1, routed)           0.000     7.916    nolabel_line96_n_301
    SLICE_X38Y86         FDRE                                         r  image_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.270     4.045    clk_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  image_reg[99]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buzzing/lyric_reg[626]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/note_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.202ns (40.002%)  route 0.303ns (59.998%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE                         0.000     0.000 r  buzzing/lyric_reg[626]/C
    SLICE_X22Y57         FDRE (Prop_fdre_C_Q)         0.118     0.118 f  buzzing/lyric_reg[626]/Q
                         net (fo=8, routed)           0.155     0.273    buzzing/p_9_in[2]
    SLICE_X20Y58         LUT6 (Prop_lut6_I5_O)        0.028     0.301 r  buzzing/note_i_8/O
                         net (fo=1, routed)           0.095     0.395    buzzing/note_i_8_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.028     0.423 r  buzzing/note_i_2/O
                         net (fo=1, routed)           0.054     0.477    buzzing/note_i_2_n_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I0_O)        0.028     0.505 r  buzzing/note_i_1/O
                         net (fo=1, routed)           0.000     0.505    buzzing/note_i_1_n_0
    SLICE_X20Y59         FDRE                                         r  buzzing/note_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.851     2.336    buzzing/clk_IBUF_BUFG
    SLICE_X20Y59         FDRE                                         r  buzzing/note_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            beginning_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.180ns (10.391%)  route 1.549ns (89.609%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.549     1.700    SW_IBUF[0]
    SLICE_X27Y77         LUT5 (Prop_lut5_I2_O)        0.028     1.728 r  beginning_i_1/O
                         net (fo=1, routed)           0.000     1.728    beginning_i_1_n_0
    SLICE_X27Y77         FDRE                                         r  beginning_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.812     2.297    clk_IBUF_BUFG
    SLICE_X27Y77         FDRE                                         r  beginning_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pre_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.182ns (10.495%)  route 1.549ns (89.505%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.549     1.700    SW_IBUF[0]
    SLICE_X27Y77         LUT4 (Prop_lut4_I0_O)        0.030     1.730 r  pre_rst_i_1/O
                         net (fo=1, routed)           0.000     1.730    pre_rst_i_1_n_0
    SLICE_X27Y77         FDRE                                         r  pre_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.812     2.297    clk_IBUF_BUFG
    SLICE_X27Y77         FDRE                                         r  pre_rst_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            position_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.180ns (9.981%)  route 1.620ns (90.019%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.462     1.614    SW_IBUF[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I1_O)        0.028     1.642 r  position[199]_i_1/O
                         net (fo=400, routed)         0.157     1.799    position[199]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  position_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.812     2.297    clk_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  position_reg[55]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            position_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.180ns (9.906%)  route 1.633ns (90.094%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.462     1.614    SW_IBUF[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I1_O)        0.028     1.642 r  position[199]_i_1/O
                         net (fo=400, routed)         0.171     1.813    position[199]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  position_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.812     2.297    clk_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  position_reg[51]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            position_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.180ns (9.906%)  route 1.633ns (90.094%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.462     1.614    SW_IBUF[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I1_O)        0.028     1.642 r  position[199]_i_1/O
                         net (fo=400, routed)         0.171     1.813    position[199]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  position_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.812     2.297    clk_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  position_reg[52]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            position_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.180ns (9.896%)  route 1.635ns (90.104%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.462     1.614    SW_IBUF[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I1_O)        0.028     1.642 r  position[199]_i_1/O
                         net (fo=400, routed)         0.173     1.815    position[199]_i_1_n_0
    SLICE_X26Y77         FDRE                                         r  position_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.812     2.297    clk_IBUF_BUFG
    SLICE_X26Y77         FDRE                                         r  position_reg[23]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            position_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.180ns (9.894%)  route 1.635ns (90.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.462     1.614    SW_IBUF[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I1_O)        0.028     1.642 r  position[199]_i_1/O
                         net (fo=400, routed)         0.173     1.815    position[199]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  position_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.812     2.297    clk_IBUF_BUFG
    SLICE_X28Y77         FDRE                                         r  position_reg[50]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            occupy_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.845ns  (logic 0.180ns (9.735%)  route 1.665ns (90.265%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.462     1.614    SW_IBUF[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I1_O)        0.028     1.642 r  position[199]_i_1/O
                         net (fo=400, routed)         0.203     1.845    position[199]_i_1_n_0
    SLICE_X29Y79         FDRE                                         r  occupy_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.814     2.299    clk_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  occupy_reg[51]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            position_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.847ns  (logic 0.180ns (9.724%)  route 1.667ns (90.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.462     1.614    SW_IBUF[0]
    SLICE_X28Y76         LUT4 (Prop_lut4_I1_O)        0.028     1.642 r  position[199]_i_1/O
                         net (fo=400, routed)         0.205     1.847    position[199]_i_1_n_0
    SLICE_X30Y78         FDRE                                         r  position_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        0.813     2.298    clk_IBUF_BUFG
    SLICE_X30Y78         FDRE                                         r  position_reg[49]/C





