$date
	Sat Oct 22 19:15:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#979958
b10 &
b10 %
1$
b10 !
1"
#979959
0"
#979962
b1 &
b1 %
1#
#979966
b0 &
0#
b0 %
0$
#2017635
b11010 !
1"
#2017638
b11010 &
b11010 %
1$
#2017639
0"
#2017642
b1101 &
b1101 %
#2017646
b101000 &
b101000 %
#2017650
b10100 &
b10100 %
#2017654
b1010 &
b1010 %
#2017658
b101 &
b101 %
#2017662
b10000 &
b10000 %
#2017666
b1000 &
b1000 %
#2017670
b100 &
b100 %
#2017674
b10 &
b10 %
#2017678
b1 &
1#
b1 %
#2017682
b0 &
b0 %
0#
0$
#3021083
b1011 !
1"
#3021086
b1011 &
b1011 %
1$
#3021087
0"
#3021090
b100010 &
b100010 %
#3021094
b10001 &
b10001 %
#3021098
b110100 &
b110100 %
#3021102
b11010 &
b11010 %
#3021106
b1101 &
b1101 %
#3021110
b101000 &
b101000 %
#3021114
b10100 &
b10100 %
#3021118
b1010 &
b1010 %
#3021122
b101 &
b101 %
#3021126
b10000 &
b10000 %
#3021130
b1000 &
b1000 %
#3021134
b100 &
b100 %
#3021138
b10 &
b10 %
#3021142
b1 &
1#
b1 %
#3021146
b0 &
b0 %
0#
0$
#4500012
