Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 28 10:52:27 2026
| Host         : LAPTOP-GM1L3F93 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file rv32i_top_Soc_timing_summary_routed.rpt -pb rv32i_top_Soc_timing_summary_routed.pb -rpx rv32i_top_Soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rv32i_top_Soc
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  14          
SYNTH-15   Warning   Byte wide write enable not inferred         8           
TIMING-18  Warning   Missing input or output delay               22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.876        0.000                      0                 1875        0.069        0.000                      0                 1875        7.000        0.000                       0                   927  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.876        0.000                      0                 1875        0.069        0.000                      0                 1875        7.000        0.000                       0                   927  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 prog_ram/ram_reg_3_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg2/addr1_reg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk fall@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 2.854ns (46.711%)  route 3.256ns (53.289%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.419 - 7.500 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.722     5.430    prog_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  prog_ram/ram_reg_3_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.884 r  prog_ram/ram_reg_3_0/DOBDO[0]
                         net (fo=2, routed)           0.899     8.783    core/dec/instruction_in[24]
    SLICE_X9Y45          LUT6 (Prop_lut6_I2_O)        0.124     8.907 r  core/dec/wReg_s2_out[4]_INST_0_i_2/O
                         net (fo=3, routed)           1.108    10.014    core/dec/wReg_s2_out[4]_INST_0_i_2_n_0
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  core/dec/wReg_s2_out[4]_INST_0_i_1/O
                         net (fo=4, routed)           0.895    11.034    core/dec/wreg_s2[4]
    SLICE_X26Y56         LUT3 (Prop_lut3_I2_O)        0.152    11.186 r  core/dec/wReg_s2_out[4]_INST_0/O
                         net (fo=2, routed)           0.354    11.539    core/reg_module/sram_reg2/addr1[4]
    SLICE_X27Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        7.500     7.500 f  
    U18                                               0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.959 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.839    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.930 f  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.489    12.419    core/reg_module/sram_reg2/clk0
    SLICE_X27Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.277    12.696    
                         clock uncertainty           -0.035    12.660    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)       -0.245    12.415    core/reg_module/sram_reg2/addr1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 core/reg_module/sram_reg2/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/rJumping1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 4.244ns (31.076%)  route 9.413ns (68.924%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 19.909 - 15.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.704     5.412    core/reg_module/sram_reg2/clk0
    RAMB36_X1Y11         RAMB36E1                                     r  core/reg_module/sram_reg2/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.866 r  core/reg_module/sram_reg2/mem_reg/DOBDO[4]
                         net (fo=1, routed)           0.931     8.797    core/reg_module/wR2out[4]
    SLICE_X27Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.921 r  core/reg_module/r2out[4]_INST_0/O
                         net (fo=1, routed)           0.430     9.351    core/wRs2Data_toFlush[4]
    SLICE_X27Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.475 r  core/dataBusOut[4]_INST_0/O
                         net (fo=8, routed)           0.702    10.178    core/dataBusOut[4]
    SLICE_X25Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  core/alu_i_68/O
                         net (fo=107, routed)         1.870    12.172    core/alu/B[4]
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.152    12.324 r  core/alu/out[26]_INST_0_i_10/O
                         net (fo=4, routed)           0.865    13.189    core/alu/out[26]_INST_0_i_10_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.326    13.515 r  core/alu/out[26]_INST_0_i_6/O
                         net (fo=2, routed)           0.993    14.508    core/alu/out[26]_INST_0_i_6_n_0
    SLICE_X20Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.632 r  core/alu/out[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.446    15.078    core/alu/out[26]_INST_0_i_2_n_0
    SLICE_X24Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.202 r  core/alu/out[26]_INST_0/O
                         net (fo=4, routed)           0.818    16.020    core/wAluOut[26]
    SLICE_X22Y70         LUT4 (Prop_lut4_I1_O)        0.118    16.138 r  core/rJumping1_i_7/O
                         net (fo=1, routed)           0.823    16.961    core/rJumping1_i_7_n_0
    SLICE_X22Y70         LUT5 (Prop_lut5_I1_O)        0.326    17.287 r  core/rJumping1_i_6/O
                         net (fo=1, routed)           0.558    17.845    core/rJumping1_i_6_n_0
    SLICE_X21Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.969 r  core/rJumping1_i_4/O
                         net (fo=1, routed)           0.407    18.376    core/rJumping1_i_4_n_0
    SLICE_X21Y68         LUT6 (Prop_lut6_I4_O)        0.124    18.500 r  core/rJumping1_i_1/O
                         net (fo=1, routed)           0.568    19.068    core/rJumping1_i_1_n_0
    SLICE_X21Y68         FDRE                                         r  core/rJumping1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.479    19.909    core/clk
    SLICE_X21Y68         FDRE                                         r  core/rJumping1_reg/C
                         clock pessimism              0.291    20.200    
                         clock uncertainty           -0.035    20.164    
    SLICE_X21Y68         FDRE (Setup_fdre_C_D)       -0.061    20.103    core/rJumping1_reg
  -------------------------------------------------------------------
                         required time                         20.103    
                         arrival time                         -19.068    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 prog_ram/ram_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg1/addr1_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk fall@7.500ns - clk rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.826ns (47.234%)  route 3.157ns (52.766%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 12.417 - 7.500 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.723     5.431    prog_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  prog_ram/ram_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.885 r  prog_ram/ram_reg_2_0/DOBDO[1]
                         net (fo=2, routed)           0.975     8.860    core/dec/instruction_in[17]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.984 r  core/dec/wReg_s1_out[2]_INST_0_i_2/O
                         net (fo=2, routed)           1.116    10.100    core/dec/wReg_s1_out[2]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT2 (Prop_lut2_I1_O)        0.124    10.224 r  core/dec/wReg_s1_out[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.584    10.808    core/dec/wreg_s1[2]
    SLICE_X21Y57         LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  core/dec/wReg_s1_out[2]_INST_0/O
                         net (fo=2, routed)           0.482    11.414    core/reg_module/sram_reg1/addr1[2]
    SLICE_X21Y59         FDRE                                         r  core/reg_module/sram_reg1/addr1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        7.500     7.500 f  
    U18                                               0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.959 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.839    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.930 f  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.487    12.417    core/reg_module/sram_reg1/clk0
    SLICE_X21Y59         FDRE                                         r  core/reg_module/sram_reg1/addr1_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.277    12.694    
                         clock uncertainty           -0.035    12.658    
    SLICE_X21Y59         FDRE (Setup_fdre_C_D)       -0.064    12.594    core/reg_module/sram_reg1/addr1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 prog_ram/ram_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg1/addr1_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk fall@7.500ns - clk rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.854ns (49.276%)  route 2.938ns (50.724%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.418 - 7.500 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.723     5.431    prog_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  prog_ram/ram_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.885 r  prog_ram/ram_reg_2_0/DOBDO[2]
                         net (fo=2, routed)           1.005     8.890    core/dec/instruction_in[18]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.014 r  core/dec/wReg_s1_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.171     9.185    core/dec/wReg_s1_out[3]_INST_0_i_2_n_0
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.309 r  core/dec/wReg_s1_out[3]_INST_0_i_1/O
                         net (fo=6, routed)           1.417    10.726    core/dec/wreg_s1[3]
    SLICE_X21Y57         LUT3 (Prop_lut3_I2_O)        0.152    10.878 r  core/dec/wReg_s1_out[3]_INST_0/O
                         net (fo=2, routed)           0.345    11.222    core/reg_module/sram_reg1/addr1[3]
    SLICE_X21Y58         FDRE                                         r  core/reg_module/sram_reg1/addr1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        7.500     7.500 f  
    U18                                               0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.959 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.839    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.930 f  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.488    12.418    core/reg_module/sram_reg1/clk0
    SLICE_X21Y58         FDRE                                         r  core/reg_module/sram_reg1/addr1_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.277    12.695    
                         clock uncertainty           -0.035    12.659    
    SLICE_X21Y58         FDRE (Setup_fdre_C_D)       -0.245    12.414    core/reg_module/sram_reg1/addr1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 prog_ram/ram_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg1/addr1_reg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk fall@7.500ns - clk rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 2.696ns (46.750%)  route 3.071ns (53.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.413 - 7.500 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.723     5.431    prog_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  prog_ram/ram_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.885 r  prog_ram/ram_reg_2_0/DOBDO[0]
                         net (fo=2, routed)           1.076     8.960    core/dec/instruction_in[16]
    SLICE_X10Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.084 r  core/dec/wReg_s1_out[1]_INST_0_i_1/O
                         net (fo=5, routed)           1.370    10.455    core/dec/wReg_s1_out[1]_INST_0_i_1_n_0
    SLICE_X22Y56         LUT4 (Prop_lut4_I1_O)        0.118    10.573 r  core/dec/wReg_s1_out[1]_INST_0/O
                         net (fo=2, routed)           0.625    11.197    core/reg_module/sram_reg1/addr1[1]
    SLICE_X24Y60         FDRE                                         r  core/reg_module/sram_reg1/addr1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        7.500     7.500 f  
    U18                                               0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.959 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.839    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.930 f  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.483    12.413    core/reg_module/sram_reg1/clk0
    SLICE_X24Y60         FDRE                                         r  core/reg_module/sram_reg1/addr1_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.277    12.690    
                         clock uncertainty           -0.035    12.654    
    SLICE_X24Y60         FDRE (Setup_fdre_C_D)       -0.242    12.412    core/reg_module/sram_reg1/addr1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 prog_ram/ram_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg1/addr1_reg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk fall@7.500ns - clk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.731ns (47.392%)  route 3.032ns (52.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.413 - 7.500 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.723     5.431    prog_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  prog_ram/ram_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.885 r  prog_ram/ram_reg_2_0/DOBDO[3]
                         net (fo=2, routed)           0.791     8.676    core/dec/instruction_in[19]
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  core/dec/wReg_s1_out[4]_INST_0_i_1/O
                         net (fo=5, routed)           1.415    10.214    core/dec/wReg_s1_out[4]_INST_0_i_1_n_0
    SLICE_X20Y54         LUT4 (Prop_lut4_I1_O)        0.153    10.367 r  core/dec/wReg_s1_out[4]_INST_0/O
                         net (fo=2, routed)           0.826    11.193    core/reg_module/sram_reg1/addr1[4]
    SLICE_X24Y60         FDRE                                         r  core/reg_module/sram_reg1/addr1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        7.500     7.500 f  
    U18                                               0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.959 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.839    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.930 f  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.483    12.413    core/reg_module/sram_reg1/clk0
    SLICE_X24Y60         FDRE                                         r  core/reg_module/sram_reg1/addr1_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.277    12.690    
                         clock uncertainty           -0.035    12.654    
    SLICE_X24Y60         FDRE (Setup_fdre_C_D)       -0.230    12.424    core/reg_module/sram_reg1/addr1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 prog_ram/ram_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg2/addr1_reg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk fall@7.500ns - clk rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 2.852ns (48.511%)  route 3.027ns (51.489%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.419 - 7.500 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.705     5.413    prog_ram/clk
    RAMB36_X1Y10         RAMB36E1                                     r  prog_ram/ram_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.867 r  prog_ram/ram_reg_2_1/DOBDO[1]
                         net (fo=2, routed)           1.152     9.018    core/dec/instruction_in[21]
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.142 r  core/dec/wReg_s2_out[1]_INST_0_i_2/O
                         net (fo=3, routed)           0.502     9.644    core/dec/wReg_s2_out[1]_INST_0_i_2_n_0
    SLICE_X23Y56         LUT2 (Prop_lut2_I1_O)        0.124     9.768 r  core/dec/wReg_s2_out[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.834    10.602    core/dec/wreg_s2[1]
    SLICE_X26Y56         LUT3 (Prop_lut3_I2_O)        0.150    10.752 r  core/dec/wReg_s2_out[1]_INST_0/O
                         net (fo=2, routed)           0.540    11.292    core/reg_module/sram_reg2/addr1[1]
    SLICE_X26Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        7.500     7.500 f  
    U18                                               0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.959 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.839    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.930 f  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.489    12.419    core/reg_module/sram_reg2/clk0
    SLICE_X26Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.425    12.844    
                         clock uncertainty           -0.035    12.809    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)       -0.280    12.529    core/reg_module/sram_reg2/addr1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 prog_ram/ram_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg2/addr1_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk fall@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 3.022ns (50.038%)  route 3.017ns (49.962%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.419 - 7.500 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.705     5.413    prog_ram/clk
    RAMB36_X1Y10         RAMB36E1                                     r  prog_ram/ram_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  prog_ram/ram_reg_2_1/DOBDO[3]
                         net (fo=2, routed)           1.034     8.901    core/dec/instruction_in[23]
    SLICE_X22Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.025 r  core/dec/wReg_s2_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.559     9.584    core/dec/wReg_s2_out[3]_INST_0_i_2_n_0
    SLICE_X22Y52         LUT2 (Prop_lut2_I1_O)        0.118     9.702 r  core/dec/wReg_s2_out[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.931    10.633    core/dec/wreg_s2[3]
    SLICE_X26Y56         LUT3 (Prop_lut3_I2_O)        0.326    10.959 r  core/dec/wReg_s2_out[3]_INST_0/O
                         net (fo=2, routed)           0.493    11.452    core/reg_module/sram_reg2/addr1[3]
    SLICE_X26Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        7.500     7.500 f  
    U18                                               0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.959 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.839    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.930 f  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.489    12.419    core/reg_module/sram_reg2/clk0
    SLICE_X26Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.425    12.844    
                         clock uncertainty           -0.035    12.809    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)       -0.055    12.754    core/reg_module/sram_reg2/addr1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 prog_ram/ram_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg2/addr1_reg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk fall@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 3.022ns (50.360%)  route 2.979ns (49.640%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.419 - 7.500 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.705     5.413    prog_ram/clk
    RAMB36_X1Y10         RAMB36E1                                     r  prog_ram/ram_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.867 r  prog_ram/ram_reg_2_1/DOBDO[0]
                         net (fo=2, routed)           1.054     8.921    core/dec/instruction_in[20]
    SLICE_X22Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.045 r  core/dec/wReg_s2_out[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.732     9.777    core/dec/wReg_s2_out[0]_INST_0_i_2_n_0
    SLICE_X20Y53         LUT2 (Prop_lut2_I1_O)        0.116     9.893 r  core/dec/wReg_s2_out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.842    10.735    core/dec/wreg_s2[0]
    SLICE_X26Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.063 r  core/dec/wReg_s2_out[0]_INST_0/O
                         net (fo=2, routed)           0.351    11.413    core/reg_module/sram_reg2/addr1[0]
    SLICE_X26Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        7.500     7.500 f  
    U18                                               0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.959 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.839    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.930 f  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.489    12.419    core/reg_module/sram_reg2/clk0
    SLICE_X26Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.425    12.844    
                         clock uncertainty           -0.035    12.809    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)       -0.064    12.745    core/reg_module/sram_reg2/addr1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 prog_ram/ram_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg2/addr1_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk fall@7.500ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.854ns (52.000%)  route 2.634ns (48.000%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.419 - 7.500 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.705     5.413    prog_ram/clk
    RAMB36_X1Y10         RAMB36E1                                     r  prog_ram/ram_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.867 r  prog_ram/ram_reg_2_1/DOBDO[2]
                         net (fo=2, routed)           0.622     8.489    core/dec/instruction_in[22]
    SLICE_X22Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.613 r  core/dec/wReg_s2_out[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.441     9.054    core/dec/wReg_s2_out[2]_INST_0_i_2_n_0
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.178 r  core/dec/wReg_s2_out[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.815     9.993    core/dec/wreg_s2[2]
    SLICE_X21Y52         LUT3 (Prop_lut3_I2_O)        0.152    10.145 r  core/dec/wReg_s2_out[2]_INST_0/O
                         net (fo=2, routed)           0.756    10.901    core/reg_module/sram_reg2/addr1[2]
    SLICE_X26Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        7.500     7.500 f  
    U18                                               0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.959 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.839    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.930 f  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.489    12.419    core/reg_module/sram_reg2/clk0
    SLICE_X26Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.425    12.844    
                         clock uncertainty           -0.035    12.809    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)       -0.260    12.549    core/reg_module/sram_reg2/addr1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  1.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 core/rReg_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg2/addr0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.516%)  route 0.223ns (63.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.558     1.508    core/clk
    SLICE_X21Y55         FDRE                                         r  core/rReg_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  core/rReg_d2_reg[0]/Q
                         net (fo=3, routed)           0.223     1.859    core/reg_module/sram_reg2/addr0[0]
    SLICE_X25Y55         FDRE                                         r  core/reg_module/sram_reg2/addr0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.827     2.025    core/reg_module/sram_reg2/clk0
    SLICE_X25Y55         FDRE                                         r  core/reg_module/sram_reg2/addr0_reg_reg[0]/C
                         clock pessimism             -0.252     1.773    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.017     1.790    core/reg_module/sram_reg2/addr0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            io_port_module/rPin_sync2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.587     1.537    io_port_module/clk
    SLICE_X37Y58         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  io_port_module/rPin_sync1_reg[6]/Q
                         net (fo=1, routed)           0.056     1.734    io_port_module/rPin_sync1[6]
    SLICE_X37Y58         FDRE                                         r  io_port_module/rPin_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.857     2.055    io_port_module/clk
    SLICE_X37Y58         FDRE                                         r  io_port_module/rPin_sync2_reg[6]/C
                         clock pessimism             -0.518     1.537    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.075     1.612    io_port_module/rPin_sync2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            io_port_module/rPin_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.589     1.539    io_port_module/clk
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPin_sync1_reg[7]/Q
                         net (fo=1, routed)           0.059     1.739    io_port_module/rPin_sync1[7]
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.859     2.057    io_port_module/clk
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync2_reg[7]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.076     1.615    io_port_module/rPin_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            io_port_module/rPin_sync2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.589     1.539    io_port_module/clk
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPin_sync1_reg[5]/Q
                         net (fo=1, routed)           0.058     1.738    io_port_module/rPin_sync1[5]
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.859     2.057    io_port_module/clk
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync2_reg[5]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.071     1.610    io_port_module/rPin_sync2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rx_echo_module/tx_fifo/WrAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rx_echo_module/tx_fifo/buffer_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.799%)  route 0.232ns (62.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.550     1.500    rx_echo_module/tx_fifo/clk
    SLICE_X27Y25         FDRE                                         r  rx_echo_module/tx_fifo/WrAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  rx_echo_module/tx_fifo/WrAddr_reg[3]/Q
                         net (fo=6, routed)           0.232     1.873    rx_echo_module/tx_fifo/WrAddr_reg[3]
    RAMB18_X1Y10         RAMB18E1                                     r  rx_echo_module/tx_fifo/buffer_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.861     2.059    rx_echo_module/tx_fifo/clk
    RAMB18_X1Y10         RAMB18E1                                     r  rx_echo_module/tx_fifo/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.560    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.743    rx_echo_module/tx_fifo/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            io_port_module/rPin_sync2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.589     1.539    io_port_module/clk
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPin_sync1_reg[3]/Q
                         net (fo=1, routed)           0.065     1.746    io_port_module/rPin_sync1[3]
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.859     2.057    io_port_module/clk
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync2_reg[3]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.075     1.614    io_port_module/rPin_sync2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 core/rReg_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/sram_reg1/addr0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.880%)  route 0.287ns (69.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.558     1.508    core/clk
    SLICE_X21Y55         FDRE                                         r  core/rReg_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  core/rReg_d2_reg[3]/Q
                         net (fo=3, routed)           0.287     1.923    core/reg_module/sram_reg1/addr0[3]
    SLICE_X25Y56         FDRE                                         r  core/reg_module/sram_reg1/addr0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.827     2.025    core/reg_module/sram_reg1/clk0
    SLICE_X25Y56         FDRE                                         r  core/reg_module/sram_reg1/addr0_reg_reg[3]/C
                         clock pessimism             -0.252     1.773    
    SLICE_X25Y56         FDRE (Hold_fdre_C_D)         0.017     1.790    core/reg_module/sram_reg1/addr0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_module/fftx/WrAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            uart_module/fftx/buffer_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.255%)  route 0.259ns (64.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.563     1.513    uart_module/fftx/clk
    SLICE_X33Y45         FDRE                                         r  uart_module/fftx/WrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  uart_module/fftx/WrAddr_reg[1]/Q
                         net (fo=9, routed)           0.259     1.913    uart_module/fftx/WrAddr_reg[1]
    RAMB18_X2Y18         RAMB18E1                                     r  uart_module/fftx/buffer_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.875     2.073    uart_module/fftx/clk
    RAMB18_X2Y18         RAMB18E1                                     r  uart_module/fftx/buffer_reg/CLKARDCLK
                         clock pessimism             -0.481     1.593    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.776    uart_module/fftx/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rx_echo_module/tx_fifo/RdAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rx_echo_module/tx_fifo/buffer_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.853%)  route 0.193ns (60.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.553     1.503    rx_echo_module/tx_fifo/clk
    SLICE_X27Y27         FDRE                                         r  rx_echo_module/tx_fifo/RdAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  rx_echo_module/tx_fifo/RdAddr_reg[7]/Q
                         net (fo=4, routed)           0.193     1.824    rx_echo_module/tx_fifo/RdAddr_reg[7]
    RAMB18_X1Y10         RAMB18E1                                     r  rx_echo_module/tx_fifo/buffer_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.858     2.056    rx_echo_module/tx_fifo/clk
    RAMB18_X1Y10         RAMB18E1                                     r  rx_echo_module/tx_fifo/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.557    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130     1.687    rx_echo_module/tx_fifo/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rx_echo_module/tx_fifo/WrAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rx_echo_module/tx_fifo/buffer_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.179%)  route 0.238ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.551     1.501    rx_echo_module/tx_fifo/clk
    SLICE_X26Y26         FDRE                                         r  rx_echo_module/tx_fifo/WrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rx_echo_module/tx_fifo/WrAddr_reg[6]/Q
                         net (fo=5, routed)           0.238     1.880    rx_echo_module/tx_fifo/WrAddr_reg[6]
    RAMB18_X1Y10         RAMB18E1                                     r  rx_echo_module/tx_fifo/buffer_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.861     2.059    rx_echo_module/tx_fifo/clk
    RAMB18_X1Y10         RAMB18E1                                     r  rx_echo_module/tx_fifo/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.560    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.743    rx_echo_module/tx_fifo/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y12  core/reg_module/sram_reg1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y11  core/reg_module/sram_reg2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y9   prog_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X0Y10  prog_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X0Y7   prog_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y8   prog_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X0Y9   prog_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y10  prog_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X0Y8   prog_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X0Y11  prog_ram/ram_reg_3_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y53  progEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y53  progEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y53  progEn_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y53  progEn_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X23Y52  rCoreClkEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X23Y52  rCoreClkEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X22Y68  core/rCond_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X22Y68  core/rCond_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X23Y57  core/rHazardRs1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X23Y57  core/rHazardRs1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y53  progEn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y53  progEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y53  progEn_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y53  progEn_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X23Y52  rCoreClkEn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X23Y52  rCoreClkEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X22Y68  core/rCond_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X22Y68  core/rCond_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X23Y57  core/rHazardRs1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X23Y57  core/rHazardRs1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_port_module/rDDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.127ns (51.438%)  route 3.896ns (48.562%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.741     5.448    io_port_module/clk
    SLICE_X36Y56         FDRE                                         r  io_port_module/rDDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     5.904 r  io_port_module/rDDR_reg[4]/Q
                         net (fo=3, routed)           1.101     7.005    wPort_ddr[4]
    SLICE_X37Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.129 f  GEN_PIN[4].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.795     9.925    GEN_PIN[4].iobuf_inst/T
    D19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    13.472 r  GEN_PIN[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.472    pin[4]
    D19                                                               r  pin[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 4.327ns (55.493%)  route 3.470ns (44.507%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.741     5.448    io_port_module/clk
    SLICE_X36Y56         FDRE                                         r  io_port_module/rDDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419     5.867 r  io_port_module/rDDR_reg[5]/Q
                         net (fo=3, routed)           0.839     6.706    wPort_ddr[5]
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.297     7.003 f  GEN_PIN[5].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.631     9.635    GEN_PIN[5].iobuf_inst/T
    M17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.611    13.246 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.246    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 4.247ns (55.682%)  route 3.380ns (44.318%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.741     5.448    io_port_module/clk
    SLICE_X36Y56         FDRE                                         r  io_port_module/rDDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419     5.867 r  io_port_module/rDDR_reg[3]/Q
                         net (fo=3, routed)           0.978     6.846    wPort_ddr[3]
    SLICE_X39Y58         LUT1 (Prop_lut1_I0_O)        0.296     7.142 f  GEN_PIN[3].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.402     9.543    GEN_PIN[3].iobuf_inst/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.532    13.075 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.075    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.141ns (55.038%)  route 3.383ns (44.962%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.662     5.369    io_port_module/clk
    SLICE_X35Y57         FDRE                                         r  io_port_module/rDDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  io_port_module/rDDR_reg[6]/Q
                         net (fo=3, routed)           0.986     6.811    wPort_ddr[6]
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  GEN_PIN[6].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.397     9.332    GEN_PIN[6].iobuf_inst/T
    L16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561    12.894 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.894    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_echo_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rx_echo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 3.990ns (53.051%)  route 3.531ns (46.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.660     5.367    rx_echo_module/tx_module/clk
    SLICE_X26Y29         FDSE                                         r  rx_echo_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDSE (Prop_fdse_C_Q)         0.456     5.823 r  rx_echo_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           3.531     9.354    rx_echo_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534    12.887 r  rx_echo_OBUF_inst/O
                         net (fo=0)                   0.000    12.887    rx_echo
    J18                                                               r  rx_echo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.252ns (57.009%)  route 3.206ns (42.991%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.662     5.369    io_port_module/clk
    SLICE_X35Y57         FDRE                                         r  io_port_module/rDDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.419     5.788 r  io_port_module/rDDR_reg[7]/Q
                         net (fo=3, routed)           1.364     7.152    wPort_ddr[7]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.299     7.451 f  GEN_PIN[7].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.842     9.293    GEN_PIN[7].iobuf_inst/T
    J20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.534    12.827 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.827    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.001ns  (logic 4.246ns (60.651%)  route 2.755ns (39.349%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.741     5.448    io_port_module/clk
    SLICE_X36Y56         FDRE                                         r  io_port_module/rDDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419     5.867 r  io_port_module/rDDR_reg[1]/Q
                         net (fo=3, routed)           0.882     6.750    wPort_ddr[1]
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.299     7.049 f  GEN_PIN[1].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.872     8.921    GEN_PIN[1].iobuf_inst/T
    K16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528    12.449 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.449    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.935ns  (logic 4.116ns (59.356%)  route 2.819ns (40.644%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.741     5.448    io_port_module/clk
    SLICE_X36Y56         FDRE                                         r  io_port_module/rDDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     5.904 r  io_port_module/rDDR_reg[0]/Q
                         net (fo=3, routed)           1.049     6.953    wPort_ddr[0]
    SLICE_X38Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.077 f  GEN_PIN[0].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.770     8.847    GEN_PIN[0].iobuf_inst/T
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.536    12.383 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.383    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 4.134ns (60.375%)  route 2.714ns (39.625%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.741     5.448    io_port_module/clk
    SLICE_X36Y56         FDRE                                         r  io_port_module/rDDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     5.904 r  io_port_module/rDDR_reg[2]/Q
                         net (fo=3, routed)           0.816     6.720    wPort_ddr[2]
    SLICE_X38Y55         LUT1 (Prop_lut1_I0_O)        0.124     6.844 f  GEN_PIN[2].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.898     8.742    GEN_PIN[2].iobuf_inst/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554    12.296 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.296    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 3.979ns (63.490%)  route 2.288ns (36.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.752     5.459    uart_module/tx_module/clk
    SLICE_X37Y46         FDSE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDSE (Prop_fdse_C_Q)         0.456     5.915 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           2.288     8.203    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.523    11.726 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.726    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 progEn_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            statusLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.373ns (80.357%)  route 0.336ns (19.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.588     1.538    clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  progEn_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  progEn_reg_lopt_replica/Q
                         net (fo=1, routed)           0.336     2.015    progEn_reg_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.247 r  statusLED_OBUF_inst/O
                         net (fo=0)                   0.000     3.247    statusLED
    M14                                                               r  statusLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.355ns (76.478%)  route 0.417ns (23.522%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.588     1.538    io_port_module/clk
    SLICE_X37Y55         FDRE                                         r  io_port_module/rPVL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  io_port_module/rPVL_reg[1]/Q
                         net (fo=2, routed)           0.417     2.096    GEN_PIN[1].iobuf_inst/I
    K16                  OBUFT (Prop_obuft_I_O)       1.214     3.310 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.310    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.363ns (76.594%)  route 0.417ns (23.406%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.588     1.538    io_port_module/clk
    SLICE_X37Y55         FDRE                                         r  io_port_module/rPVL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  io_port_module/rPVL_reg[0]/Q
                         net (fo=2, routed)           0.417     2.096    GEN_PIN[0].iobuf_inst/I
    J16                  OBUFT (Prop_obuft_I_O)       1.222     3.318 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.318    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.381ns (77.589%)  route 0.399ns (22.411%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.588     1.538    io_port_module/clk
    SLICE_X37Y55         FDRE                                         r  io_port_module/rPVL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  io_port_module/rPVL_reg[2]/Q
                         net (fo=2, routed)           0.399     2.078    GEN_PIN[2].iobuf_inst/I
    M15                  OBUFT (Prop_obuft_I_O)       1.240     3.318 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.318    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.402ns (73.768%)  route 0.498ns (26.232%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.587     1.537    io_port_module/clk
    SLICE_X37Y57         FDRE                                         r  io_port_module/rPVL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  io_port_module/rPVL_reg[7]/Q
                         net (fo=2, routed)           0.498     2.164    GEN_PIN[7].iobuf_inst/I
    J20                  OBUFT (Prop_obuft_I_O)       1.274     3.437 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.437    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.365ns (69.602%)  route 0.596ns (30.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.590     1.540    uart_module/tx_module/clk
    SLICE_X37Y46         FDSE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDSE (Prop_fdse_C_Q)         0.141     1.681 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           0.596     2.277    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.224     3.501 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.501    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.388ns (66.672%)  route 0.694ns (33.328%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.587     1.537    io_port_module/clk
    SLICE_X37Y57         FDRE                                         r  io_port_module/rPVL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  io_port_module/rPVL_reg[6]/Q
                         net (fo=2, routed)           0.694     2.372    GEN_PIN[6].iobuf_inst/I
    L16                  OBUFT (Prop_obuft_I_O)       1.247     3.619 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.619    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.437ns (64.973%)  route 0.775ns (35.027%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.587     1.537    io_port_module/clk
    SLICE_X37Y57         FDRE                                         r  io_port_module/rPVL_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  io_port_module/rPVL_reg[5]/Q
                         net (fo=2, routed)           0.775     2.453    GEN_PIN[5].iobuf_inst/I
    M17                  OBUFT (Prop_obuft_I_O)       1.296     3.749 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.749    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.374ns (61.573%)  route 0.857ns (38.427%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.587     1.537    io_port_module/clk
    SLICE_X37Y57         FDRE                                         r  io_port_module/rPVL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  io_port_module/rPVL_reg[4]/Q
                         net (fo=2, routed)           0.857     2.536    GEN_PIN[4].iobuf_inst/I
    D19                  OBUFT (Prop_obuft_I_O)       1.233     3.768 r  GEN_PIN[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.768    pin[4]
    D19                                                               r  pin[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.358ns (60.027%)  route 0.905ns (39.973%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.587     1.537    io_port_module/clk
    SLICE_X37Y57         FDRE                                         r  io_port_module/rPVL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  io_port_module/rPVL_reg[3]/Q
                         net (fo=2, routed)           0.905     2.583    GEN_PIN[3].iobuf_inst/I
    E18                  OBUFT (Prop_obuft_I_O)       1.217     3.800 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.800    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           469 Endpoints
Min Delay           469 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs1DataBP_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.007ns  (logic 1.973ns (19.715%)  route 8.034ns (80.285%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=76, routed)          3.635     5.111    core/dec/rstB
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.235 r  core/dec/wReg_s1_out[3]_INST_0_i_1/O
                         net (fo=6, routed)           1.096     6.331    core/dec/wreg_s1[3]
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.124     6.455 r  core/dec/hazardS1_INST_0/O
                         net (fo=4, routed)           1.052     7.507    core/wHazardRs1_toFlush
    SLICE_X23Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.631 r  core/rRs1DataBP[31]_i_3/O
                         net (fo=32, routed)          2.252     9.883    core/rRs1DataBP[31]_i_3_n_0
    SLICE_X28Y70         LUT5 (Prop_lut5_I1_O)        0.124    10.007 r  core/rRs1DataBP[16]_i_1/O
                         net (fo=1, routed)           0.000    10.007    core/rRs1DataBP[16]_i_1_n_0
    SLICE_X28Y70         FDRE                                         r  core/rRs1DataBP_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.478     4.908    core/clk
    SLICE_X28Y70         FDRE                                         r  core/rRs1DataBP_reg[16]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs1DataBP_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.001ns  (logic 1.973ns (19.725%)  route 8.029ns (80.275%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=76, routed)          3.635     5.111    core/dec/rstB
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.235 r  core/dec/wReg_s1_out[3]_INST_0_i_1/O
                         net (fo=6, routed)           1.117     6.353    core/dec/wreg_s1[3]
    SLICE_X19Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.477 r  core/dec/hazardS1_2_INST_0/O
                         net (fo=4, routed)           0.864     7.341    core/wHazard_2_Rs1_toFlush
    SLICE_X23Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.465 r  core/rRs1DataBP[31]_i_4/O
                         net (fo=32, routed)          2.412     9.877    core/rRs1DataBP[31]_i_4_n_0
    SLICE_X28Y70         LUT5 (Prop_lut5_I3_O)        0.124    10.001 r  core/rRs1DataBP[21]_i_1/O
                         net (fo=1, routed)           0.000    10.001    core/rRs1DataBP[21]_i_1_n_0
    SLICE_X28Y70         FDRE                                         r  core/rRs1DataBP_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.478     4.908    core/clk
    SLICE_X28Y70         FDRE                                         r  core/rRs1DataBP_reg[21]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs2DataBP_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.991ns  (logic 2.203ns (22.047%)  route 7.788ns (77.953%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=76, routed)          3.881     5.358    core/dec/rstB
    SLICE_X22Y52         LUT2 (Prop_lut2_I0_O)        0.152     5.510 r  core/dec/wReg_s2_out[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.770     6.280    core/dec/wreg_s2[3]
    SLICE_X20Y55         LUT6 (Prop_lut6_I3_O)        0.326     6.606 r  core/dec/hazardS2_INST_0/O
                         net (fo=4, routed)           0.540     7.145    core/wHazardRs2_toFlush
    SLICE_X24Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.269 r  core/rRs2DataBP[31]_i_3/O
                         net (fo=32, routed)          2.598     9.867    core/rRs2DataBP[31]_i_3_n_0
    SLICE_X31Y70         LUT5 (Prop_lut5_I1_O)        0.124     9.991 r  core/rRs2DataBP[29]_i_1/O
                         net (fo=1, routed)           0.000     9.991    core/rRs2DataBP[29]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  core/rRs2DataBP_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.478     4.908    core/clk
    SLICE_X31Y70         FDRE                                         r  core/rRs2DataBP_reg[29]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs1DataBP_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.916ns  (logic 1.973ns (19.894%)  route 7.944ns (80.106%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=76, routed)          3.635     5.111    core/dec/rstB
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.235 r  core/dec/wReg_s1_out[3]_INST_0_i_1/O
                         net (fo=6, routed)           1.117     6.353    core/dec/wreg_s1[3]
    SLICE_X19Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.477 r  core/dec/hazardS1_2_INST_0/O
                         net (fo=4, routed)           0.864     7.341    core/wHazard_2_Rs1_toFlush
    SLICE_X23Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.465 r  core/rRs1DataBP[31]_i_4/O
                         net (fo=32, routed)          2.327     9.792    core/rRs1DataBP[31]_i_4_n_0
    SLICE_X30Y69         LUT5 (Prop_lut5_I3_O)        0.124     9.916 r  core/rRs1DataBP[28]_i_1/O
                         net (fo=1, routed)           0.000     9.916    core/rRs1DataBP[28]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  core/rRs1DataBP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.478     4.908    core/clk
    SLICE_X30Y69         FDRE                                         r  core/rRs1DataBP_reg[28]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs1DataBP_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.909ns  (logic 1.973ns (19.909%)  route 7.936ns (80.091%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=76, routed)          3.635     5.111    core/dec/rstB
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.235 r  core/dec/wReg_s1_out[3]_INST_0_i_1/O
                         net (fo=6, routed)           1.117     6.353    core/dec/wreg_s1[3]
    SLICE_X19Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.477 r  core/dec/hazardS1_2_INST_0/O
                         net (fo=4, routed)           0.864     7.341    core/wHazard_2_Rs1_toFlush
    SLICE_X23Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.465 r  core/rRs1DataBP[31]_i_4/O
                         net (fo=32, routed)          2.320     9.785    core/rRs1DataBP[31]_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I3_O)        0.124     9.909 r  core/rRs1DataBP[29]_i_1/O
                         net (fo=1, routed)           0.000     9.909    core/rRs1DataBP[29]_i_1_n_0
    SLICE_X32Y70         FDRE                                         r  core/rRs1DataBP_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.479     4.909    core/clk
    SLICE_X32Y70         FDRE                                         r  core/rRs1DataBP_reg[29]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs1DataBP_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.907ns  (logic 1.973ns (19.913%)  route 7.935ns (80.087%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=76, routed)          3.635     5.111    core/dec/rstB
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.235 r  core/dec/wReg_s1_out[3]_INST_0_i_1/O
                         net (fo=6, routed)           1.117     6.353    core/dec/wreg_s1[3]
    SLICE_X19Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.477 r  core/dec/hazardS1_2_INST_0/O
                         net (fo=4, routed)           0.864     7.341    core/wHazard_2_Rs1_toFlush
    SLICE_X23Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.465 r  core/rRs1DataBP[31]_i_4/O
                         net (fo=32, routed)          2.318     9.783    core/rRs1DataBP[31]_i_4_n_0
    SLICE_X30Y69         LUT5 (Prop_lut5_I3_O)        0.124     9.907 r  core/rRs1DataBP[24]_i_1/O
                         net (fo=1, routed)           0.000     9.907    core/rRs1DataBP[24]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  core/rRs1DataBP_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.478     4.908    core/clk
    SLICE_X30Y69         FDRE                                         r  core/rRs1DataBP_reg[24]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs1DataBP_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.903ns  (logic 1.973ns (19.921%)  route 7.930ns (80.079%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=76, routed)          3.635     5.111    core/dec/rstB
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.235 r  core/dec/wReg_s1_out[3]_INST_0_i_1/O
                         net (fo=6, routed)           1.117     6.353    core/dec/wreg_s1[3]
    SLICE_X19Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.477 r  core/dec/hazardS1_2_INST_0/O
                         net (fo=4, routed)           0.864     7.341    core/wHazard_2_Rs1_toFlush
    SLICE_X23Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.465 r  core/rRs1DataBP[31]_i_4/O
                         net (fo=32, routed)          2.314     9.779    core/rRs1DataBP[31]_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I3_O)        0.124     9.903 r  core/rRs1DataBP[23]_i_1/O
                         net (fo=1, routed)           0.000     9.903    core/rRs1DataBP[23]_i_1_n_0
    SLICE_X32Y70         FDRE                                         r  core/rRs1DataBP_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.479     4.909    core/clk
    SLICE_X32Y70         FDRE                                         r  core/rRs1DataBP_reg[23]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs1DataBP_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.861ns  (logic 1.973ns (20.007%)  route 7.888ns (79.993%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=76, routed)          3.635     5.111    core/dec/rstB
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.235 r  core/dec/wReg_s1_out[3]_INST_0_i_1/O
                         net (fo=6, routed)           1.096     6.331    core/dec/wreg_s1[3]
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.124     6.455 r  core/dec/hazardS1_INST_0/O
                         net (fo=4, routed)           1.052     7.507    core/wHazardRs1_toFlush
    SLICE_X23Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.631 r  core/rRs1DataBP[31]_i_3/O
                         net (fo=32, routed)          2.105     9.737    core/rRs1DataBP[31]_i_3_n_0
    SLICE_X30Y69         LUT5 (Prop_lut5_I1_O)        0.124     9.861 r  core/rRs1DataBP[18]_i_1/O
                         net (fo=1, routed)           0.000     9.861    core/rRs1DataBP[18]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  core/rRs1DataBP_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.478     4.908    core/clk
    SLICE_X30Y69         FDRE                                         r  core/rRs1DataBP_reg[18]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs1DataBP_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.851ns  (logic 1.973ns (20.027%)  route 7.878ns (79.973%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=76, routed)          3.635     5.111    core/dec/rstB
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.235 r  core/dec/wReg_s1_out[3]_INST_0_i_1/O
                         net (fo=6, routed)           1.096     6.331    core/dec/wreg_s1[3]
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.124     6.455 r  core/dec/hazardS1_INST_0/O
                         net (fo=4, routed)           1.052     7.507    core/wHazardRs1_toFlush
    SLICE_X23Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.631 r  core/rRs1DataBP[31]_i_3/O
                         net (fo=32, routed)          2.095     9.727    core/rRs1DataBP[31]_i_3_n_0
    SLICE_X30Y69         LUT5 (Prop_lut5_I1_O)        0.124     9.851 r  core/rRs1DataBP[22]_i_1/O
                         net (fo=1, routed)           0.000     9.851    core/rRs1DataBP[22]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  core/rRs1DataBP_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.478     4.908    core/clk
    SLICE_X30Y69         FDRE                                         r  core/rRs1DataBP_reg[22]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs1DataBP_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.833ns  (logic 1.973ns (20.063%)  route 7.860ns (79.937%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=76, routed)          3.635     5.111    core/dec/rstB
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.235 r  core/dec/wReg_s1_out[3]_INST_0_i_1/O
                         net (fo=6, routed)           1.096     6.331    core/dec/wreg_s1[3]
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.124     6.455 r  core/dec/hazardS1_INST_0/O
                         net (fo=4, routed)           1.052     7.507    core/wHazardRs1_toFlush
    SLICE_X23Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.631 r  core/rRs1DataBP[31]_i_3/O
                         net (fo=32, routed)          2.078     9.709    core/rRs1DataBP[31]_i_3_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I1_O)        0.124     9.833 r  core/rRs1DataBP[27]_i_1/O
                         net (fo=1, routed)           0.000     9.833    core/rRs1DataBP[27]_i_1_n_0
    SLICE_X32Y70         FDRE                                         r  core/rRs1DataBP_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.479     4.909    core/clk
    SLICE_X32Y70         FDRE                                         r  core/rRs1DataBP_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin[0]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.234ns (37.763%)  route 0.386ns (62.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  pin[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[0].iobuf_inst/IO
    J16                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  GEN_PIN[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.386     0.621    io_port_module/pin[0]
    SLICE_X38Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.858     2.056    io_port_module/clk
    SLICE_X38Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/C

Slack:                    inf
  Source:                 pin[2]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.252ns (38.694%)  route 0.399ns (61.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  pin[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[2].iobuf_inst/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  GEN_PIN[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.399     0.652    io_port_module/pin[2]
    SLICE_X38Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.858     2.056    io_port_module/clk
    SLICE_X38Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/C

Slack:                    inf
  Source:                 pin[7]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.232ns (31.548%)  route 0.503ns (68.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  pin[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[7].iobuf_inst/IO
    J20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  GEN_PIN[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.503     0.735    io_port_module/pin[7]
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.859     2.057    io_port_module/clk
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C

Slack:                    inf
  Source:                 pin[1]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.226ns (30.393%)  route 0.518ns (69.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  pin[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[1].iobuf_inst/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GEN_PIN[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.518     0.744    io_port_module/pin[1]
    SLICE_X38Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.859     2.057    io_port_module/clk
    SLICE_X38Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/C

Slack:                    inf
  Source:                 progEnB
                            (input port)
  Destination:            progEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.287ns (34.613%)  route 0.542ns (65.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  progEnB (IN)
                         net (fo=0)                   0.000     0.000    progEnB
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  progEnB_IBUF_inst/O
                         net (fo=1, routed)           0.486     0.728    progEnB_IBUF
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  progEn_i_1/O
                         net (fo=2, routed)           0.056     0.829    p_0_in
    SLICE_X39Y53         FDRE                                         r  progEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.858     2.056    clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  progEn_reg/C

Slack:                    inf
  Source:                 progEnB
                            (input port)
  Destination:            progEn_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.287ns (32.268%)  route 0.603ns (67.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  progEnB (IN)
                         net (fo=0)                   0.000     0.000    progEnB
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  progEnB_IBUF_inst/O
                         net (fo=1, routed)           0.486     0.728    progEnB_IBUF
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  progEn_i_1/O
                         net (fo=2, routed)           0.116     0.890    p_0_in
    SLICE_X39Y53         FDRE                                         r  progEn_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.858     2.056    clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  progEn_reg_lopt_replica/C

Slack:                    inf
  Source:                 pin[5]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.308ns (33.938%)  route 0.600ns (66.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  pin[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[5].iobuf_inst/IO
    M17                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  GEN_PIN[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.600     0.908    io_port_module/pin[5]
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.859     2.057    io_port_module/clk
    SLICE_X40Y58         FDRE                                         r  io_port_module/rPin_sync1_reg[5]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            io_port_module/rDataOut_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.290ns (30.935%)  route 0.647ns (69.065%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=76, routed)          0.450     0.695    io_port_module/rstB
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  io_port_module/rDataOut[7]_i_1/O
                         net (fo=8, routed)           0.196     0.936    io_port_module/rDataOut[7]_i_1_n_0
    SLICE_X36Y58         FDSE                                         r  io_port_module/rDataOut_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.857     2.055    io_port_module/clk
    SLICE_X36Y58         FDSE                                         r  io_port_module/rDataOut_reg[5]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            io_port_module/rDataOut_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.290ns (30.935%)  route 0.647ns (69.065%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=76, routed)          0.450     0.695    io_port_module/rstB
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  io_port_module/rDataOut[7]_i_1/O
                         net (fo=8, routed)           0.196     0.936    io_port_module/rDataOut[7]_i_1_n_0
    SLICE_X36Y58         FDSE                                         r  io_port_module/rDataOut_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.857     2.055    io_port_module/clk
    SLICE_X36Y58         FDSE                                         r  io_port_module/rDataOut_reg[6]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            io_port_module/rDataOut_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.290ns (30.881%)  route 0.648ns (69.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=76, routed)          0.450     0.695    io_port_module/rstB
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  io_port_module/rDataOut[7]_i_1/O
                         net (fo=8, routed)           0.198     0.938    io_port_module/rDataOut[7]_i_1_n_0
    SLICE_X37Y56         FDSE                                         r  io_port_module/rDataOut_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.858     2.056    io_port_module/clk
    SLICE_X37Y56         FDSE                                         r  io_port_module/rDataOut_reg[0]/C





