Analysis & Synthesis report for Final_gen_2
Thu May 23 23:43:20 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: timer:lap_timer
 13. Parameter Settings for User Entity Instance: timer:lap_timer|time_counter:clk_counter
 14. Parameter Settings for User Entity Instance: timer:lap_timer|time_counter:milliseconds_counter
 15. Parameter Settings for User Entity Instance: timer:lap_timer|time_counter:seconds_counter
 16. Parameter Settings for User Entity Instance: timer:lap_timer|time_counter:minutes_counter
 17. Parameter Settings for User Entity Instance: LED:time_led
 18. Parameter Settings for User Entity Instance: LED:time_led|delitel:delitel_led
 19. Port Connectivity Checks: "LED:time_led"
 20. Port Connectivity Checks: "timer:lap_timer|time_counter:minutes_counter"
 21. Port Connectivity Checks: "timer:lap_timer|time_counter:clk_counter"
 22. Port Connectivity Checks: "timer:lap_timer"
 23. Port Connectivity Checks: "d_trig:start_trigger"
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 23 23:43:20 2019        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Final_gen_2                                  ;
; Top-level Entity Name              ; Final_gen_2                                  ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 246                                          ;
;     Total combinational functions  ; 245                                          ;
;     Dedicated logic registers      ; 68                                           ;
; Total registers                    ; 68                                           ;
; Total pins                         ; 15                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; Final_gen_2        ; Final_gen_2        ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                  ;
+----------------------------------+-----------------+------------------------+-------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path              ;
+----------------------------------+-----------------+------------------------+-------------------------------------------+
; Final_gen_2.v                    ; yes             ; User Verilog HDL File  ; C:/Projects/laser_lap_timer/Final_gen_2.v ;
+----------------------------------+-----------------+------------------------+-------------------------------------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 246                 ;
;                                             ;                     ;
; Total combinational functions               ; 245                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 94                  ;
;     -- 3 input functions                    ; 94                  ;
;     -- <=2 input functions                  ; 57                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 204                 ;
;     -- arithmetic mode                      ; 41                  ;
;                                             ;                     ;
; Total registers                             ; 68                  ;
;     -- Dedicated logic registers            ; 68                  ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 15                  ;
; Maximum fan-out node                        ; timer:lap_timer|clk ;
; Maximum fan-out                             ; 27                  ;
; Total fan-out                               ; 927                 ;
; Average fan-out                             ; 2.83                ;
+---------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                   ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
; |Final_gen_2                              ; 245 (0)           ; 68 (0)       ; 0           ; 0            ; 0       ; 0         ; 15   ; 0            ; |Final_gen_2                                                   ; work         ;
;    |LED:time_led|                         ; 172 (0)           ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|LED:time_led                                      ;              ;
;       |bidec:my_bidec_2|                  ; 31 (31)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|LED:time_led|bidec:my_bidec_2                     ;              ;
;       |bidec:my_bidec_3|                  ; 31 (31)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|LED:time_led|bidec:my_bidec_3                     ;              ;
;       |bidec_to_7:bd7_2_1|                ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|LED:time_led|bidec_to_7:bd7_2_1                   ;              ;
;       |bidec_to_7:bd7_2_2|                ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|LED:time_led|bidec_to_7:bd7_2_2                   ;              ;
;       |bidec_to_7:bd7_3_1|                ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|LED:time_led|bidec_to_7:bd7_3_1                   ;              ;
;       |bidec_to_7:bd7_3_2|                ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|LED:time_led|bidec_to_7:bd7_3_2                   ;              ;
;       |counter_6:counter|                 ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|LED:time_led|counter_6:counter                    ;              ;
;       |delitel:delitel_led|               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|LED:time_led|delitel:delitel_led                  ;              ;
;       |segm_out:segm_out_1|               ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|LED:time_led|segm_out:segm_out_1                  ;              ;
;    |d_trig:start_trigger|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|d_trig:start_trigger                              ;              ;
;    |timer:lap_timer|                      ; 73 (1)            ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|timer:lap_timer                                   ;              ;
;       |time_counter:clk_counter|          ; 45 (45)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|timer:lap_timer|time_counter:clk_counter          ;              ;
;       |time_counter:milliseconds_counter| ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|timer:lap_timer|time_counter:milliseconds_counter ;              ;
;       |time_counter:seconds_counter|      ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_gen_2|timer:lap_timer|time_counter:seconds_counter      ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                    ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; LED:time_led|segm_out:segm_out_1|segm_out[0]        ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|segm_out[1]        ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|segm_out[2]        ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|segm_out[3]        ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|segm_out[4]        ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|segm_out[5]        ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|segm_out[6]        ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|cathode[0]         ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|cathode[1]         ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|cathode[2]         ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|cathode[3]         ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|cathode[4]         ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|segm_out:segm_out_1|cathode[5]         ; LED:time_led|segm_out:segm_out_1|Mux14 ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_1|segments[0]         ; LED:time_led|bidec_to_7:bd7_2_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_2|segments[0]         ; LED:time_led|bidec_to_7:bd7_3_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_1|segments[0]         ; LED:time_led|bidec_to_7:bd7_3_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_2|segments[0]         ; LED:time_led|bidec_to_7:bd7_2_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_1|segments[1]         ; LED:time_led|bidec_to_7:bd7_2_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_2|segments[1]         ; LED:time_led|bidec_to_7:bd7_3_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_1|segments[1]         ; LED:time_led|bidec_to_7:bd7_3_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_2|segments[1]         ; LED:time_led|bidec_to_7:bd7_2_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_2|segments[2]         ; LED:time_led|bidec_to_7:bd7_3_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_1|segments[2]         ; LED:time_led|bidec_to_7:bd7_2_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_1|segments[2]         ; LED:time_led|bidec_to_7:bd7_3_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_2|segments[2]         ; LED:time_led|bidec_to_7:bd7_2_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_1|segments[3]         ; LED:time_led|bidec_to_7:bd7_2_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_2|segments[3]         ; LED:time_led|bidec_to_7:bd7_3_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_1|segments[3]         ; LED:time_led|bidec_to_7:bd7_3_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_2|segments[3]         ; LED:time_led|bidec_to_7:bd7_2_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_2|segments[4]         ; LED:time_led|bidec_to_7:bd7_3_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_1|segments[4]         ; LED:time_led|bidec_to_7:bd7_2_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_1|segments[4]         ; LED:time_led|bidec_to_7:bd7_3_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_2|segments[4]         ; LED:time_led|bidec_to_7:bd7_2_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_1|segments[5]         ; LED:time_led|bidec_to_7:bd7_2_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_2|segments[5]         ; LED:time_led|bidec_to_7:bd7_3_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_1|segments[5]         ; LED:time_led|bidec_to_7:bd7_3_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_2|segments[5]         ; LED:time_led|bidec_to_7:bd7_2_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_2|segments[6]         ; LED:time_led|bidec_to_7:bd7_3_2|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_1|segments[6]         ; LED:time_led|bidec_to_7:bd7_2_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_3_1|segments[6]         ; LED:time_led|bidec_to_7:bd7_3_1|Mux7   ; yes                    ;
; LED:time_led|bidec_to_7:bd7_2_2|segments[6]         ; LED:time_led|bidec_to_7:bd7_2_2|Mux7   ; yes                    ;
; Number of user-specified and inferred latches = 41  ;                                        ;                        ;
+-----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+---------------------------------------------+---------------------------------------------------------+
; Register name                               ; Reason for Removal                                      ;
+---------------------------------------------+---------------------------------------------------------+
; LED:time_led|bidec:my_bidec_1|vyhod_1[1][0] ; Merged with LED:time_led|bidec:my_bidec_1|vyhod_1[0][1] ;
; LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] ; Stuck at GND due to stuck port data_in                  ;
; LED:time_led|bidec:my_bidec_1|vyhod_1[0][3] ; Stuck at GND due to stuck port data_in                  ;
; LED:time_led|bidec:my_bidec_1|vyhod_1[1][1] ; Stuck at GND due to stuck port data_in                  ;
; LED:time_led|bidec:my_bidec_1|vyhod_1[1][2] ; Stuck at GND due to stuck port data_in                  ;
; LED:time_led|bidec:my_bidec_1|vyhod_1[1][3] ; Stuck at GND due to stuck port data_in                  ;
; LED:time_led|bidec:my_bidec_1|vyhod_1[0][1] ; Stuck at GND due to stuck port data_in                  ;
; LED:time_led|bidec:my_bidec_1|vyhod_1[0][0] ; Stuck at GND due to stuck port data_in                  ;
; LED:time_led|delitel:delitel_led|d_c[6..24] ; Lost fanout                                             ;
; Total Number of Removed Registers = 27      ;                                                         ;
+---------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 68    ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 32:1               ; 3 bits    ; 63 LEs        ; 24 LEs               ; 39 LEs                 ; Yes        ; |Final_gen_2|LED:time_led|bidec:my_bidec_2|vyhod_1[1][2] ;
; 32:1               ; 3 bits    ; 63 LEs        ; 24 LEs               ; 39 LEs                 ; Yes        ; |Final_gen_2|LED:time_led|bidec:my_bidec_3|vyhod_1[1][3] ;
; 64:1               ; 2 bits    ; 84 LEs        ; 44 LEs               ; 40 LEs                 ; Yes        ; |Final_gen_2|LED:time_led|bidec:my_bidec_2|vyhod_1[1][0] ;
; 64:1               ; 2 bits    ; 84 LEs        ; 44 LEs               ; 40 LEs                 ; Yes        ; |Final_gen_2|LED:time_led|bidec:my_bidec_3|vyhod_1[0][1] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |Final_gen_2|LED:time_led|segm_out:segm_out_1|Mux9       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:lap_timer ;
+----------------+--------+------------------------------------+
; Parameter Name ; Value  ; Type                               ;
+----------------+--------+------------------------------------+
; CLK_CNT_SIZE   ; 490000 ; Signed Integer                     ;
; CLK_CNT_BIT    ; 25     ; Signed Integer                     ;
; CLK_MIL        ; 99     ; Signed Integer                     ;
+----------------+--------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:lap_timer|time_counter:clk_counter ;
+----------------+--------+-------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                        ;
+----------------+--------+-------------------------------------------------------------+
; VALUE_SIZE     ; 490000 ; Signed Integer                                              ;
; VALUE_BIT      ; 25     ; Signed Integer                                              ;
+----------------+--------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:lap_timer|time_counter:milliseconds_counter ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; VALUE_SIZE     ; 99    ; Signed Integer                                                        ;
; VALUE_BIT      ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:lap_timer|time_counter:seconds_counter ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; VALUE_SIZE     ; 59    ; Signed Integer                                                   ;
; VALUE_BIT      ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:lap_timer|time_counter:minutes_counter ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; VALUE_SIZE     ; 59    ; Signed Integer                                                   ;
; VALUE_BIT      ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:time_led ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DEL_LED        ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:time_led|delitel:delitel_led ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DEL            ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LED:time_led"                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; digit_1 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "digit_1[6..1]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:lap_timer|time_counter:minutes_counter"                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:lap_timer|time_counter:clk_counter"                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:lap_timer"                                                                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; five_seconds ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; minutes      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; key_1        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; key_2        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "d_trig:start_trigger"                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; rs   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 23 23:43:18 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(394): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(395): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(396): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(397): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(403): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(404): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(405): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(406): truncated literal to match 3 bits
Info: Found 15 design units, including 15 entities, in source file final_gen_2.v
    Info: Found entity 1: Final_gen_2
    Info: Found entity 2: timer
    Info: Found entity 3: five_seconds
    Info: Found entity 4: time_counter
    Info: Found entity 5: fl_fl
    Info: Found entity 6: counter
    Info: Found entity 7: up_down_counter
    Info: Found entity 8: keys
    Info: Found entity 9: delitel
    Info: Found entity 10: d_trig
    Info: Found entity 11: LED
    Info: Found entity 12: segm_out
    Info: Found entity 13: counter_6
    Info: Found entity 14: bidec
    Info: Found entity 15: bidec_to_7
Info: Found 1 design units, including 1 entities, in source file lpm_dff0.v
    Info: Found entity 1: lpm_dff0
Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(102): created implicit net for "w_milliseconds"
Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(344): created implicit net for "led_clk"
Info: Elaborating entity "Final_gen_2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(16): object "one" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(17): object "two" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(18): object "tre" assigned a value but never read
Info: Elaborating entity "d_trig" for hierarchy "d_trig:start_trigger"
Info: Elaborating entity "timer" for hierarchy "timer:lap_timer"
Info: Elaborating entity "time_counter" for hierarchy "timer:lap_timer|time_counter:clk_counter"
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(172): truncated value with size 32 to match size of target (26)
Info: Elaborating entity "time_counter" for hierarchy "timer:lap_timer|time_counter:milliseconds_counter"
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(172): truncated value with size 32 to match size of target (7)
Info: Elaborating entity "time_counter" for hierarchy "timer:lap_timer|time_counter:seconds_counter"
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(172): truncated value with size 32 to match size of target (7)
Info: Elaborating entity "five_seconds" for hierarchy "timer:lap_timer|five_seconds:five_sec"
Info: Elaborating entity "LED" for hierarchy "LED:time_led"
Info: Elaborating entity "delitel" for hierarchy "LED:time_led|delitel:delitel_led"
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(272): truncated value with size 32 to match size of target (25)
Info: Elaborating entity "bidec" for hierarchy "LED:time_led|bidec:my_bidec_1"
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(448): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(453): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(458): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(464): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(470): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(476): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(482): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(488): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(494): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "bidec_to_7" for hierarchy "LED:time_led|bidec_to_7:bd7_1_1"
Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(508): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(508): inferring latch(es) for variable "segments", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "segments[0]" at Final_gen_2.v(508)
Info (10041): Inferred latch for "segments[1]" at Final_gen_2.v(508)
Info (10041): Inferred latch for "segments[2]" at Final_gen_2.v(508)
Info (10041): Inferred latch for "segments[3]" at Final_gen_2.v(508)
Info (10041): Inferred latch for "segments[4]" at Final_gen_2.v(508)
Info (10041): Inferred latch for "segments[5]" at Final_gen_2.v(508)
Info (10041): Inferred latch for "segments[6]" at Final_gen_2.v(508)
Info: Elaborating entity "counter_6" for hierarchy "LED:time_led|counter_6:counter"
Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(424): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "segm_out" for hierarchy "LED:time_led|segm_out:segm_out_1"
Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(390): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(400): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(390): inferring latch(es) for variable "segm_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(390): inferring latch(es) for variable "cathode", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "cathode[0]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "cathode[1]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "cathode[2]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "cathode[3]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "cathode[4]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "cathode[5]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "segm_out[0]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "segm_out[1]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "segm_out[2]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "segm_out[3]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "segm_out[4]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "segm_out[5]" at Final_gen_2.v(390)
Info (10041): Inferred latch for "segm_out[6]" at Final_gen_2.v(390)
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "lap_rs" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "lap_rs" is missing source, defaulting to GND
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_1|segments[0]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_1|segments[1]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_1|segments[2]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_1|segments[3]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_1|segments[4]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_1|segments[5]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_1|segments[6]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_2|segments[0]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_2|segments[1]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_2|segments[2]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_2|segments[3]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_2|segments[4]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_2|segments[5]" is permanently enabled
Warning: LATCH primitive "LED:time_led|bidec_to_7:bd7_1_2|segments[6]" is permanently enabled
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Latch LED:time_led|segm_out:segm_out_1|segm_out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|segm_out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|segm_out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|segm_out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|segm_out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|segm_out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|segm_out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|cathode[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|cathode[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|cathode[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|cathode[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[1]
Warning: Latch LED:time_led|segm_out:segm_out_1|cathode[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[2]
Warning: Latch LED:time_led|segm_out:segm_out_1|cathode[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|counter_6:counter|count[2]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_1|segments[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_2|segments[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_1|segments[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_2|segments[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_1|segments[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[1][2]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_2|segments[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[0][2]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_1|segments[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[1][2]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_2|segments[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[0][2]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_2|segments[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_1|segments[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_1|segments[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_2|segments[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_1|segments[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_2|segments[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_1|segments[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_2|segments[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_2|segments[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_1|segments[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_1|segments[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_2|segments[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_1|segments[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_2|segments[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_1|segments[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_2|segments[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_2|segments[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[0][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_1|segments[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_3_1|segments[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_3|vyhod_1[1][1]
Warning: Latch LED:time_led|bidec_to_7:bd7_2_2|segments[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led|bidec:my_bidec_2|vyhod_1[0][1]
Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[6]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[7]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[8]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[9]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[10]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[11]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[12]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[13]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[14]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[15]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[16]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[17]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[18]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[19]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[20]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[21]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[22]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[23]" lost all its fanouts during netlist optimizations.
    Info: Register "LED:time_led|delitel:delitel_led|d_c[24]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Projects/laser_lap_timer/Final_gen_2.map.smsg
Info: Implemented 261 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 13 output pins
    Info: Implemented 246 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 134 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Thu May 23 23:43:21 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Projects/laser_lap_timer/Final_gen_2.map.smsg.


