$date
	Sun Oct 23 03:00:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#227444
b1 !
1"
#227446
b1 &
b1 %
1$
#227447
0"
#227450
1#
#227454
b0 &
0#
b0 %
0$
#1157056
b10110 !
1"
#1157058
b10110 &
b10110 %
1$
#1157059
0"
#1157062
b1011 &
b1011 %
#1157066
b100010 &
b100010 %
#1157070
b10001 &
b10001 %
#1157074
b110100 &
b110100 %
#1157078
b11010 &
b11010 %
#1157082
b1101 &
b1101 %
#1157086
b101000 &
b101000 %
#1157090
b10100 &
b10100 %
#1157094
b1010 &
b1010 %
#1157098
b101 &
b101 %
#1157102
b10000 &
b10000 %
#1157106
b1000 &
b1000 %
#1157110
b100 &
b100 %
#1157114
b10 &
b10 %
#1157118
b1 &
1#
b1 %
#1157122
b0 &
b0 %
0#
0$
#2154101
b1110 !
1"
#2154102
b1110 &
b1110 %
1$
#2154103
0"
#2154106
b111 &
b111 %
#2154110
b10110 &
b10110 %
#2154114
b1011 &
b1011 %
#2154118
b100010 &
b100010 %
#2154122
b10001 &
b10001 %
#2154126
b110100 &
b110100 %
#2154130
b11010 &
b11010 %
#2154134
b1101 &
b1101 %
#2154138
b101000 &
b101000 %
#2154142
b10100 &
b10100 %
#2154146
b1010 &
b1010 %
#2154150
b101 &
b101 %
#2154154
b10000 &
b10000 %
#2154158
b1000 &
b1000 %
#2154162
b100 &
b100 %
#2154166
b10 &
b10 %
#2154170
b1 &
b1 %
1#
#2154174
b0 &
0#
b0 %
0$
#4500012
