

================================================================
== Vitis HLS Report for 'TOP_Pipeline_VITIS_LOOP_488_4'
================================================================
* Date:           Wed May 25 23:55:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  7.256 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.300 us|  0.300 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_488_4  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     577|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      11|     613|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln488_fu_112_p2       |         +|   0|  0|   12|           4|           1|
    |add_ln590_fu_206_p2       |         +|   0|  0|   19|          12|           5|
    |F2_fu_194_p2              |         -|   0|  0|   19|          11|          12|
    |man_V_3_fu_174_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln590_fu_212_p2       |         -|   0|  0|   19|           4|          12|
    |and_ln590_fu_326_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln591_fu_308_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln594_fu_332_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln612_fu_350_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln595_fu_266_p2      |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln488_fu_106_p2      |      icmp|   0|  0|    9|           4|           5|
    |icmp_ln580_fu_188_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln590_fu_200_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln591_fu_230_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln594_fu_240_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln612_fu_256_p2      |      icmp|   0|  0|   11|           8|           1|
    |or_ln580_1_fu_394_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln580_fu_364_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln590_fu_338_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln591_fu_314_p2        |        or|   0|  0|    2|           1|           1|
    |man_V_4_fu_180_p3         |    select|   0|  0|   52|           1|          54|
    |select_ln580_1_fu_370_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_2_fu_378_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_3_fu_386_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_fu_356_p3    |    select|   0|  0|   16|           1|           1|
    |select_ln597_fu_284_p3    |    select|   0|  0|    2|           1|           2|
    |sh_amt_fu_218_p3          |    select|   0|  0|   11|           1|          12|
    |y_receive_V_d0            |    select|   0|  0|   16|           1|          16|
    |shl_ln613_fu_296_p2       |       shl|   0|  0|   35|          16|          16|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln580_fu_302_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln590_fu_344_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_fu_320_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  577|         233|         324|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_68                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_cast_reg_419         |  4|   0|   64|         60|
    |i_fu_68                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|y_address0            |  out|    3|   ap_memory|                              y|         array|
|y_ce0                 |  out|    1|   ap_memory|                              y|         array|
|y_q0                  |   in|   64|   ap_memory|                              y|         array|
|y_receive_V_address0  |  out|    3|   ap_memory|                    y_receive_V|         array|
|y_receive_V_ce0       |  out|    1|   ap_memory|                    y_receive_V|         array|
|y_receive_V_we0       |  out|    1|   ap_memory|                    y_receive_V|         array|
|y_receive_V_d0        |  out|   16|   ap_memory|                    y_receive_V|         array|
+----------------------+-----+-----+------------+-------------------------------+--------------+

