INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/CPU/CPU.srcs/sources_1/imports/cpu/signZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/CPU/CPU.srcs/sources_1/imports/cpu/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/CPU/CPU.srcs/sources_1/imports/cpu/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/CPU/CPU.srcs/sources_1/imports/cpu/IntructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/CPU/CPU.srcs/sources_1/imports/cpu/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/CPU/CPU.srcs/sources_1/imports/cpu/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/CPU/CPU.srcs/sources_1/imports/cpu/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/CPU/CPU.srcs/sources_1/imports/cpu/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/CPU/CPU.srcs/sim_1/imports/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
