[{"DBLP title": "Research Agenda: Spacetime Computation and the Neocortex.", "DBLP authors": ["James E. Smith"], "year": 2017, "MAG papers": [{"PaperId": 2592011629, "PaperTitle": "research agenda spacetime computation and the neocortex", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Cognitive Computing Safety: The New Horizon for Reliability / The Design and Evolution of Deep Learning Workloads.", "DBLP authors": ["Yuhao Zhu", "Vijay Janapa Reddi", "Robert Adolf", "Saketh Rama", "Brandon Reagen", "Gu-Yeon Wei", "David M. Brooks"], "year": 2017, "MAG papers": [{"PaperId": 2592070954, "PaperTitle": "cognitive computing safety the new horizon for reliability the design and evolution of deep learning workloads", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"harvard university": 5.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Power Automatic Speech Recognition Through a Mobile GPU and a Viterbi Accelerator.", "DBLP authors": ["Reza Yazdani", "Albert Segura", "Jos\u00e9-Mar\u00eda Arnau", "Antonio Gonz\u00e1lez"], "year": 2017, "MAG papers": [{"PaperId": 2606153910, "PaperTitle": "low power automatic speech recognition through a mobile gpu and a viterbi accelerator", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of catalonia": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient Situational Scheduling of Graph Workloads on Single-Chip Multicores and GPUs.", "DBLP authors": ["Masab Ahmad", "Christopher J. Michael", "Omer Khan"], "year": 2017, "MAG papers": [{"PaperId": 2594624655, "PaperTitle": "efficient situational scheduling of graph workloads on single chip multicores and gpus", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of connecticut": 2.0, "united states naval research laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Graph Analytics Accelerators for Cognitive Systems.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "year": 2017, "MAG papers": [{"PaperId": 2593454562, "PaperTitle": "graph analytics accelerators for cognitive systems", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"bilkent university": 2.0, "university of illinois at urbana champaign": 1.0, "intel": 4.0}}], "source": "ES"}, {"DBLP title": "Hierarchical Temporal Memory on the Automata Processor.", "DBLP authors": ["Mateja Putic", "A. J. Varshneya", "Mircea R. Stan"], "year": 2017, "MAG papers": [{"PaperId": 2592451807, "PaperTitle": "hierarchical temporal memory on the automata processor", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "FPGAs versus GPUs in Data centers.", "DBLP authors": ["Babak Falsafi", "Bill Dally", "Desh Singh", "Derek Chiou", "Joshua J. Yi", "Resit Sendag"], "year": 2017, "MAG papers": [{"PaperId": 2593716495, "PaperTitle": "fpgas versus gpus in data centers", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"microsoft": 1.0, "stanford university": 1.0, "university of rhode island": 1.0, "ecole polytechnique federale de lausanne": 1.0, "amazon com": 1.0}}], "source": "ES"}, {"DBLP title": "Ultra-Performance Pascal GPU and NVLink Interconnect.", "DBLP authors": ["Denis Foley", "John Danskin"], "year": 2017, "MAG papers": [{"PaperId": 2612387305, "PaperTitle": "ultra performance pascal gpu and nvlink interconnect", "Year": 2017, "CitationCount": 85, "EstimatedCitation": 127, "Affiliations": {"nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "Software-Hardware Codesign for Efficient Neural Network Acceleration.", "DBLP authors": ["Kaiyuan Guo", "Song Han", "Song Yao", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "year": 2017, "MAG papers": [{"PaperId": 2613574453, "PaperTitle": "software hardware codesign for efficient neural network acceleration", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"tsinghua university": 3.0, "university of california santa barbara": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "The ARM Scalable Vector Extension.", "DBLP authors": ["Nigel Stephens", "Stuart Biles", "Matthias Boettcher", "Jacob Eapen", "Mbou Eyole", "Giacomo Gabrielli", "Matt Horsnell", "Grigorios Magklis", "Alejandro Martinez", "Nathana\u00ebl Pr\u00e9millieu", "Alastair Reid", "Alejandro Rico", "Paul Walker"], "year": 2017, "MAG papers": [{"PaperId": 3123542955, "PaperTitle": "the arm scalable vector extension", "Year": 2017, "CitationCount": 76, "EstimatedCitation": 113, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "IBM Power9 Processor Architecture.", "DBLP authors": ["Satish Kumar Sadasivam", "Brian W. Thompto", "Ronald N. Kalla", "William J. Starke"], "year": 2017, "MAG papers": [{"PaperId": 2613391629, "PaperTitle": "ibm power9 processor architecture", "Year": 2017, "CitationCount": 36, "EstimatedCitation": 51, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Inside 6th-Generation Intel Core: New Microarchitecture Code-Named Skylake.", "DBLP authors": ["Jack Doweck", "Wen-Fu Kao", "Allen Kuan-yu Lu", "Julius Mandelblat", "Anirudha Rahatekar", "Lihu Rappoport", "Efraim Rotem", "Ahmad Yasin", "Adi Yoaz"], "year": 2017, "MAG papers": [{"PaperId": 2612094043, "PaperTitle": "inside 6th generation intel core new microarchitecture code named skylake", "Year": 2017, "CitationCount": 61, "EstimatedCitation": 96, "Affiliations": {"intel": 9.0}}], "source": "ES"}, {"DBLP title": "KiloCore: A Fine-Grained 1, 000-Processor Array for Task-Parallel Applications.", "DBLP authors": ["Brent Bohnenstiehl", "Aaron Stillmaker", "Jon J. Pimentel", "Timothy Andreas", "Bin Liu", "Anh Tran", "Emmanuel Adeagbo", "Bevan M. Baas"], "year": 2017, "MAG papers": [{"PaperId": 2613863342, "PaperTitle": "kilocore a fine grained 1 000 processor array for task parallel applications", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california davis": 8.0}}], "source": "ES"}, {"DBLP title": "Piton: A Manycore Processor for Multitenant Clouds.", "DBLP authors": ["Michael McKeown", "Yaosheng Fu", "Tri Minh Nguyen", "Yanqi Zhou", "Jonathan Balkind", "Alexey Lavrov", "Mohammad Shahrad", "Samuel Payne", "David Wentzlaff"], "year": 2017, "MAG papers": [{"PaperId": 2614094030, "PaperTitle": "piton a manycore processor for multitenant clouds", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"princeton university": 9.0}}], "source": "ES"}, {"DBLP title": "FTC and Apple Sue Qualcomm for Cell Phone Standardization Skullduggery: Part 1.", "DBLP authors": ["Richard H. Stern"], "year": 2017, "MAG papers": [{"PaperId": 2612720625, "PaperTitle": "ftc and apple sue qualcomm for cell phone standardization skullduggery part 1", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"george washington university": 1.0}}], "source": "ES"}, {"DBLP title": "Fat Caches for Scale-Out Servers.", "DBLP authors": ["Stavros Volos", "Djordje Jevdjic", "Babak Falsafi", "Boris Grot"], "year": 2017, "MAG papers": [{"PaperId": 2597510743, "PaperTitle": "fat caches for scale out servers", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of washington": 1.0, "ecole polytechnique federale de lausanne": 1.0, "microsoft": 1.0, "university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Top Picks from the 2016 Computer Architecture Conferences.", "DBLP authors": ["Aamer Jaleel", "Moinuddin K. Qureshi"], "year": 2017, "MAG papers": [{"PaperId": 2625624197, "PaperTitle": "top picks from the 2016 computer architecture conferences", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Using Dataflow to Optimize Energy Efficiency of Deep Neural Network Accelerators.", "DBLP authors": ["Yu-Hsin Chen", "Joel S. Emer", "Vivienne Sze"], "year": 2017, "MAG papers": [{"PaperId": 2626712922, "PaperTitle": "using dataflow to optimize energy efficiency of deep neural network accelerators", "Year": 2017, "CitationCount": 63, "EstimatedCitation": 81, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "The Memristive Boltzmann Machines.", "DBLP authors": ["Mahdi Nazm Bojnordi", "Engin Ipek"], "year": 2017, "MAG papers": [{"PaperId": 2626837834, "PaperTitle": "the memristive boltzmann machines", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of utah": 1.0, "university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "Analog Computing in a Modern Context: A Linear Algebra Accelerator Case Study.", "DBLP authors": ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "year": 2017, "MAG papers": [{"PaperId": 2625665398, "PaperTitle": "analog computing in a modern context a linear algebra accelerator case study", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "Domain Specialization Is Generally Unnecessary for Accelerators.", "DBLP authors": ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam", "Greg Wright"], "year": 2017, "MAG papers": [{"PaperId": 2624998622, "PaperTitle": "domain specialization is generally unnecessary for accelerators", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of wisconsin madison": 2.0, "university of california los angeles": 1.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Configurable Clouds.", "DBLP authors": ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Daniel Firestone", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "year": 2017, "MAG papers": [{"PaperId": 2732466471, "PaperTitle": "configurable clouds", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"microsoft": 19.0}}], "source": "ES"}, {"DBLP title": "Specializing a Planet's Computation: ASIC Clouds.", "DBLP authors": ["Moein Khazraee", "Luis Vega Gutierrez", "Ikuo Magaki", "Michael Bedford Taylor"], "year": 2017, "MAG papers": [{"PaperId": 2624983689, "PaperTitle": "specializing a planet s computation asic clouds", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric.", "DBLP authors": ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "year": 2017, "MAG papers": [{"PaperId": 2624843758, "PaperTitle": "draf a low power dram based reconfigurable acceleration fabric", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stanford university": 2.0, "samsung": 4.0, "cornell university": 1.0}}], "source": "ES"}, {"DBLP title": "Agile Paging for Efficient Memory Virtualization.", "DBLP authors": ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"], "year": 2017, "MAG papers": [{"PaperId": 2624978482, "PaperTitle": "agile paging for efficient memory virtualization", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Transistency Models: Memory Ordering at the Hardware-OS Interface.", "DBLP authors": ["Daniel Lustig", "Geet Sethi", "Abhishek Bhattacharjee", "Margaret Martonosi"], "year": 2017, "MAG papers": [{"PaperId": 2625315567, "PaperTitle": "transistency models memory ordering at the hardware os interface", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"princeton university": 2.0, "rutgers university": 2.0}}], "source": "ES"}, {"DBLP title": "Toward a DNA-Based Archival Storage System.", "DBLP authors": ["James Bornholt", "Randolph Lopez", "Douglas M. Carmean", "Luis Ceze", "Georg Seelig", "Karin Strauss"], "year": 2017, "MAG papers": [{"PaperId": 2625597035, "PaperTitle": "toward a dna based archival storage system", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of washington": 4.0, "microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "Ti-States: Power Management in Active Timing Margin Processors.", "DBLP authors": ["Yazhou Zu", "Wei Huang", "Indrani Paul", "Vijay Janapa Reddi"], "year": 2017, "MAG papers": [{"PaperId": 2626965056, "PaperTitle": "ti states power management in active timing margin processors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"advanced micro devices": 2.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "An Energy-Aware Debugger for Intermittently Powered Systems.", "DBLP authors": ["Alexei Colin", "Graham Harvey", "Alanson P. Sample", "Brandon Lucia"], "year": 2017, "MAG papers": [{"PaperId": 2627090928, "PaperTitle": "an energy aware debugger for intermittently powered systems", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"disney research": 2.0, "carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous Computing Meets Near-Memory Acceleration and High-Level Synthesis in the Post-Moore Era.", "DBLP authors": ["Nam Sung Kim", "Deming Chen", "Jinjun Xiong", "Wen-mei W. Hwu"], "year": 2017, "MAG papers": [{"PaperId": 2749485341, "PaperTitle": "heterogeneous computing meets near memory acceleration and high level synthesis in the post moore era", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of illinois at urbana champaign": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "A Resistive CAM Processing-in-Storage Architecture for DNA Sequence Alignment.", "DBLP authors": ["Roman Kaplan", "Leonid Yavits", "Ran Ginosar", "Uri C. Weiser"], "year": 2017, "MAG papers": [{"PaperId": 2577617591, "PaperTitle": "a resistive cam processing in storage architecture for dna sequence alignment", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"technion israel institute of technology": 4.0}}, {"PaperId": 3121616894, "PaperTitle": "a resistive cam processing in storage architecture for dna sequence alignment", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technion israel institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "In-Memory Intelligence.", "DBLP authors": ["Tim Finkbeiner", "Glen Hush", "Troy Larsen", "Perry Lea", "John Leidel", "Troy Manning"], "year": 2017, "MAG papers": [{"PaperId": 2749371864, "PaperTitle": "in memory intelligence", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"micron technology": 6.0}}], "source": "ES"}, {"DBLP title": "Solving Mesoscale Atmospheric Dynamics Using a Reconfigurable Dataflow Architecture.", "DBLP authors": ["Lin Gan", "Haohuan Fu", "Wayne Luk", "Chao Yang", "Wei Xue", "Guangwen Yang"], "year": 2017, "MAG papers": [{"PaperId": 2748141709, "PaperTitle": "solving mesoscale atmospheric dynamics using a reconfigurable dataflow architecture", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tsinghua university": 4.0, "chinese academy of sciences": 1.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Dark Fluorophore States to Implement Resonance Energy Transfer Pre-Charge Logic.", "DBLP authors": ["Craig LaBoda", "Chris Dwyer", "Alvin R. Lebeck"], "year": 2017, "MAG papers": [{"PaperId": 2747410406, "PaperTitle": "exploiting dark fluorophore states to implement resonance energy transfer pre charge logic", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Building Maze Solutions with Computational Dreaming.", "DBLP authors": ["Scott M. Jackson", "JoAnn M. Paul"], "year": 2017, "MAG papers": [{"PaperId": 2594596153, "PaperTitle": "building maze solutions with computational dreaming", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "FTC and Apple Sue Qualcomm for Cell Phone Standardization Skullduggery, Part 2: Apple's Claims.", "DBLP authors": ["Richard H. Stern"], "year": 2017, "MAG papers": [{"PaperId": 2748098452, "PaperTitle": "ftc and apple sue qualcomm for cell phone standardization skullduggery part 2 apple s claims", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"george washington university": 1.0}}], "source": "ES"}, {"DBLP title": "Preserving Virtual Memory by Mitigating the Address Translation Wall.", "DBLP authors": ["Abhishek Bhattacharjee"], "year": 2017, "MAG papers": [{"PaperId": 2760957981, "PaperTitle": "preserving virtual memory by mitigating the address translation wall", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"rutgers university": 1.0}}], "source": "ES"}, {"DBLP title": "BRAIN: A Low-Power Deep Search Engine for Autonomous Robots.", "DBLP authors": ["Youchang Kim", "Dongjoo Shin", "Jinsu Lee", "Hoi-Jun Yoo"], "year": 2017, "MAG papers": [{"PaperId": 2761446894, "PaperTitle": "brain a low power deep search engine for autonomous robots", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster.", "DBLP authors": ["Davide Rossi", "Antonio Pullini", "Igor Loi", "Michael Gautschi", "Frank Kagan G\u00fcrkaynak", "Adam Teman", "Jeremy Constantin", "Andreas Burg", "Ivan Miro Panades", "Edith Beign\u00e9", "Fabien Clermidy", "Philippe Flatresse", "Luca Benini"], "year": 2017, "MAG papers": [{"PaperId": 2763302904, "PaperTitle": "energy efficient near threshold parallel computing the pulpv2 cluster", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of bologna": 3.0, "eth zurich": 3.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "NanoBridge-Based FPGA in High-Temperature Environments.", "DBLP authors": ["Makoto Miyamura", "Toshitsugu Sakamoto", "Xu Bai", "Yukihide Tsuji", "Ayuka Morioka", "Ryusuke Nebashi", "Munehiro Tada", "Naoki Banno", "Koichiro Okamoto", "Noriyuki Iguchi", "Hiromitsu Hada", "Tadahiko Sugibayashi", "Yuya Nagamatsu", "Soichi Ookubo", "Takuma Shirai", "Fumihito Sugai", "Masayuki Inaba"], "year": 2017, "MAG papers": [{"PaperId": 2763781266, "PaperTitle": "nanobridge based fpga in high temperature environments", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nec": 12.0, "university of tokyo": 5.0}}], "source": "ES"}, {"DBLP title": "Multilevel NoSQL Cache Combining In-NIC and In-Kernel Approaches.", "DBLP authors": ["Yuta Tokusashi", "Hiroki Matsutani"], "year": 2017, "MAG papers": [{"PaperId": 2761565238, "PaperTitle": "multilevel nosql cache combining in nic and in kernel approaches", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"keio university": 2.0}}], "source": "ES"}, {"DBLP title": "Offloading Collective Operations to Programmable Logic.", "DBLP authors": ["Omer Arap", "Lucas R. B. Brasilino", "Ezra Kissel", "Alexander Shroyer", "Martin Swany"], "year": 2017, "MAG papers": [{"PaperId": 2761686942, "PaperTitle": "offloading collective operations to programmable logic", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indiana university": 5.0}}], "source": "ES"}, {"DBLP title": "FTC and Apple Sue Qualcomm for Cell Phone Standardization Skullduggery, Part 3: Determining SEP Reasonable Royalty.", "DBLP authors": ["Richard H. Stern"], "year": 2017, "MAG papers": [{"PaperId": 2762388466, "PaperTitle": "ftc and apple sue qualcomm for cell phone standardization skullduggery part 3 determining sep reasonable royalty", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"george washington university": 1.0}}], "source": "ES"}, {"DBLP title": "If You Build It, Will They Come?", "DBLP authors": ["Srilatha Manne", "Bryan Chin", "Steven K. Reinhardt"], "year": 2017, "MAG papers": [{"PaperId": 2771021094, "PaperTitle": "if you build it will they come", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"microsoft": 1.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Ultra-Low-Power Processors.", "DBLP authors": ["David Brooks", "John Sartori"], "year": 2017, "MAG papers": [{"PaperId": 2768999879, "PaperTitle": "ultra low power processors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"harvard university": 1.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "CMOS Scaling Trends and Beyond.", "DBLP authors": ["Mark T. Bohr", "Ian A. Young"], "year": 2017, "MAG papers": [{"PaperId": 2769815858, "PaperTitle": "cmos scaling trends and beyond", "Year": 2017, "CitationCount": 57, "EstimatedCitation": 88, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Power Convolutional Neural Network Processor for a Face-Recognition System.", "DBLP authors": ["Kyeongryeol Bong", "Sungpill Choi", "Changhyeon Kim", "Hoi-Jun Yoo"], "year": 2017, "MAG papers": [{"PaperId": 2770267376, "PaperTitle": "low power convolutional neural network processor for a face recognition system", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Flying IoT: Toward Low-Power Vision in the Sky.", "DBLP authors": ["Hasan Genc", "Yazhou Zu", "Ting-Wu Chin", "Matthew Halpern", "Vijay Janapa Reddi"], "year": 2017, "MAG papers": [{"PaperId": 2768216293, "PaperTitle": "flying iot toward low power vision in the sky", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of texas at austin": 4.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Visual IoT: Ultra-Low-Power Processing Architectures and Implications.", "DBLP authors": ["Vui Seng Chua", "Julio Zamora-Esquivel", "Anindya Sao Paul", "Thawee Techathamnukool", "Carlos Flores Fajardo", "Nilesh Jain", "Omesh Tickoo", "Ravi Iyer"], "year": 2017, "MAG papers": [{"PaperId": 2768191021, "PaperTitle": "visual iot ultra low power processing architectures and implications", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 8.0}}], "source": "ES"}, {"DBLP title": "An Overview of Time-Based Computing with Stochastic Constructs.", "DBLP authors": ["M. Hassan Najafi", "Shiva Jamali-Zavareh", "David J. Lilja", "Marc D. Riedel", "Kia Bazargan", "Ramesh Harjani"], "year": 2017, "MAG papers": [{"PaperId": 2771021994, "PaperTitle": "an overview of time based computing with stochastic constructs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of minnesota": 6.0}}], "source": "ES"}, {"DBLP title": "Hardware Designs for Security in Ultra-Low-Power IoT Systems: An Overview and Survey.", "DBLP authors": ["Kaiyuan Yang", "David T. Blaauw", "Dennis Sylvester"], "year": 2017, "MAG papers": [{"PaperId": 2768417459, "PaperTitle": "hardware designs for security in ultra low power iot systems an overview and survey", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of michigan": 2.0, "rice university": 1.0}}], "source": "ES"}, {"DBLP title": "The Hush-Hush Norm.", "DBLP authors": ["Shane Greenstein"], "year": 2017, "MAG papers": [{"PaperId": 2770653244, "PaperTitle": "the hush hush norm", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harvard university": 1.0}}], "source": "ES"}]