INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5_316/LAB5 - Copy/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5_316/LAB5 - Copy/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RegLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5_316/LAB5 - Copy/LAB5.srcs/sim_1/new/cla_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4bits_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/samue/Downloads/316/LAB5_316/LAB5 - Copy/LAB5.srcs/sim_1/new/cla_tb.v:31]
