Analysis & Synthesis report for Up-Down-Counter
Fri Oct 25 16:43:43 2013
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. General Register Statistics
  9. Parameter Settings for Inferred Entity Instance: sevenseg:inst1|lpm_divide:Mod0
 10. Parameter Settings for Inferred Entity Instance: sevenseg:inst1|lpm_divide:Div0
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 25 16:43:43 2013   ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Web Edition ;
; Revision Name                      ; Up-Down-Counter                         ;
; Top-level Entity Name              ; BlockNoclock                            ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 50                                      ;
;     Total combinational functions  ; 50                                      ;
;     Dedicated logic registers      ; 4                                       ;
; Total registers                    ; 4                                       ;
; Total pins                         ; 17                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                          ; BlockNoclock       ; Up-Down-Counter    ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+-----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                        ;
+-----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Double_SevenSeg.v                 ; yes             ; User Verilog HDL File              ; C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v                 ;
; UpDown_counter_Tutorial_noclock.v ; yes             ; User Verilog HDL File              ; C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v ;
; BlockNoclock.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf                  ;
; lpm_divide.tdf                    ; yes             ; Megafunction                       ; c:/altera/72/quartus/libraries/megafunctions/lpm_divide.tdf                                                         ;
; abs_divider.inc                   ; yes             ; Megafunction                       ; c:/altera/72/quartus/libraries/megafunctions/abs_divider.inc                                                        ;
; sign_div_unsign.inc               ; yes             ; Megafunction                       ; c:/altera/72/quartus/libraries/megafunctions/sign_div_unsign.inc                                                    ;
; aglobal72.inc                     ; yes             ; Megafunction                       ; c:/altera/72/quartus/libraries/megafunctions/aglobal72.inc                                                          ;
; db/lpm_divide_05m.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/lpm_divide_05m.tdf             ;
; db/sign_div_unsign_7kh.tdf        ; yes             ; Auto-Generated Megafunction        ; C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/sign_div_unsign_7kh.tdf        ;
; db/alt_u_div_gve.tdf              ; yes             ; Auto-Generated Megafunction        ; C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf              ;
; db/add_sub_lkc.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/add_sub_lkc.tdf                ;
; db/add_sub_mkc.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/add_sub_mkc.tdf                ;
; db/lpm_divide_tcm.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/lpm_divide_tcm.tdf             ;
+-----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 50                                          ;
;                                             ;                                             ;
; Total combinational functions               ; 50                                          ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 15                                          ;
;     -- 3 input functions                    ; 16                                          ;
;     -- <=2 input functions                  ; 19                                          ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 44                                          ;
;     -- arithmetic mode                      ; 6                                           ;
;                                             ;                                             ;
; Total registers                             ; 4                                           ;
;     -- Dedicated logic registers            ; 4                                           ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 17                                          ;
; Maximum fan-out node                        ; updown_counter_noclock:inst|nIn[0]~head_lut ;
; Maximum fan-out                             ; 15                                          ;
; Total fan-out                               ; 165                                         ;
; Average fan-out                             ; 2.32                                        ;
+---------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |BlockNoclock                             ; 50 (0)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 17   ; 0            ; |BlockNoclock                                                                                                                ; work         ;
;    |sevenseg:inst1|                       ; 28 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockNoclock|sevenseg:inst1                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockNoclock|sevenseg:inst1|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_tcm:auto_generated|  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockNoclock|sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_7kh:divider| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockNoclock|sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider                       ; work         ;
;                |alt_u_div_gve:divider|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockNoclock|sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockNoclock|sevenseg:inst1|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_05m:auto_generated|  ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockNoclock|sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_7kh:divider| ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockNoclock|sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider                       ; work         ;
;                |alt_u_div_gve:divider|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockNoclock|sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider ; work         ;
;    |updown_counter_noclock:inst|          ; 22 (22)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockNoclock|updown_counter_noclock:inst                                                                                    ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+----------------------------------------------------+----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal  ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------+------------------------+
; sevenseg:inst1|ones[6]                             ; sevenseg:inst1|Mux15 ; yes                    ;
; sevenseg:inst1|ones[5]                             ; sevenseg:inst1|Mux15 ; yes                    ;
; sevenseg:inst1|ones[4]                             ; sevenseg:inst1|Mux15 ; yes                    ;
; sevenseg:inst1|ones[3]                             ; sevenseg:inst1|Mux15 ; yes                    ;
; sevenseg:inst1|ones[2]                             ; sevenseg:inst1|Mux15 ; yes                    ;
; sevenseg:inst1|ones[1]                             ; sevenseg:inst1|Mux15 ; yes                    ;
; sevenseg:inst1|ones[0]                             ; sevenseg:inst1|Mux15 ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                      ;                        ;
+----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenseg:inst1|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_05m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenseg:inst1|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Fri Oct 25 16:43:39 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Up-Down-Counter -c Up-Down-Counter
Info: Found 1 design units, including 1 entities, in source file Up_counter_Tutorial.v
    Info: Found entity 1: up_counter_tut
Info: Found 1 design units, including 1 entities, in source file Up_counter_Tutorial_noclock.v
    Info: Found entity 1: up_counter_tut_noclock
Info: Found 1 design units, including 1 entities, in source file sevenseg.v
    Info: Found entity 1: SevenSegmentDisplayDecoder
Info: Found 1 design units, including 1 entities, in source file on_off.v
    Info: Found entity 1: up_counter
Info: Found 1 design units, including 1 entities, in source file Double_SevenSeg.v
    Info: Found entity 1: sevenseg
Info: Found 1 design units, including 1 entities, in source file UpDown_counter_Tutorial_noclock.v
    Info: Found entity 1: updown_counter_noclock
Info: Found 1 design units, including 1 entities, in source file Frequency_Divider.v
    Info: Found entity 1: oscillator_count
Info: Found 1 design units, including 1 entities, in source file UpDown_counter_withclock.v
    Info: Found entity 1: updown_counter_withclock
Info: Found 1 design units, including 1 entities, in source file BlockClock.bdf
    Info: Found entity 1: BlockClock
Info: Found 1 design units, including 1 entities, in source file BlockNoclock.bdf
    Info: Found entity 1: BlockNoclock
Info: Elaborating entity "BlockNoclock" for the top level hierarchy
Info: Elaborating entity "sevenseg" for hierarchy "sevenseg:inst1"
Warning (10230): Verilog HDL assignment warning at Double_SevenSeg.v(16): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Double_SevenSeg.v(17): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at Double_SevenSeg.v(19): variable "onesbcd" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at Double_SevenSeg.v(19): incomplete case statement has no default case item
Warning (10235): Verilog HDL Always Construct warning at Double_SevenSeg.v(34): variable "tensbcd" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at Double_SevenSeg.v(34): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Double_SevenSeg.v(13): inferring latch(es) for variable "ones", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Double_SevenSeg.v(13): inferring latch(es) for variable "tens", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "tens[0]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "tens[1]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "tens[2]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "tens[3]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "tens[4]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "tens[5]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "tens[6]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "ones[0]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "ones[1]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "ones[2]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "ones[3]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "ones[4]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "ones[5]" at Double_SevenSeg.v(13)
Info (10041): Inferred latch for "ones[6]" at Double_SevenSeg.v(13)
Info: Elaborating entity "updown_counter_noclock" for hierarchy "updown_counter_noclock:inst"
Warning (10230): Verilog HDL assignment warning at UpDown_counter_Tutorial_noclock.v(25): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UpDown_counter_Tutorial_noclock.v(29): truncated value with size 32 to match size of target (4)
Info: Inferred 2 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenseg:inst1|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenseg:inst1|Div0"
Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/72/quartus/libraries/megafunctions/lpm_divide.tdf
    Info: Found entity 1: lpm_divide
Info: Elaborated megafunction instantiation "sevenseg:inst1|lpm_divide:Mod0"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf
    Info: Found entity 1: lpm_divide_05m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info: Found entity 1: sign_div_unsign_7kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info: Found entity 1: alt_u_div_gve
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "sevenseg:inst1|lpm_divide:Div0"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info: Found entity 1: lpm_divide_tcm
Warning: LATCH primitive "sevenseg:inst1|tens[6]" is permanently enabled
Warning: LATCH primitive "sevenseg:inst1|tens[5]" is permanently enabled
Warning: LATCH primitive "sevenseg:inst1|tens[4]" is permanently enabled
Warning: LATCH primitive "sevenseg:inst1|tens[3]" is permanently enabled
Warning: LATCH primitive "sevenseg:inst1|tens[2]" is permanently enabled
Warning: LATCH primitive "sevenseg:inst1|tens[1]" is permanently enabled
Warning: LATCH primitive "sevenseg:inst1|tens[0]" is permanently enabled
Warning: Latch sevenseg:inst1|ones[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst|nIn[1]
Warning: Latch sevenseg:inst1|ones[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst|nIn[1]
Warning: Latch sevenseg:inst1|ones[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst|nIn[1]
Warning: Latch sevenseg:inst1|ones[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst|nIn[2]
Warning: Latch sevenseg:inst1|ones[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst|nIn[1]
Warning: Latch sevenseg:inst1|ones[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst|nIn[2]
Warning: Latch sevenseg:inst1|ones[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst|nIn[1]
Warning: Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "updown_counter_noclock:inst|nIn[3]" converted into equivalent circuit using register "updown_counter_noclock:inst|nIn[3]~_emulated" and latch "updown_counter_noclock:inst|nIn[3]~latch"
    Warning (13310): Register "updown_counter_noclock:inst|nIn[2]" converted into equivalent circuit using register "updown_counter_noclock:inst|nIn[2]~_emulated" and latch "updown_counter_noclock:inst|nIn[2]~latch"
    Warning (13310): Register "updown_counter_noclock:inst|nIn[1]" converted into equivalent circuit using register "updown_counter_noclock:inst|nIn[1]~_emulated" and latch "updown_counter_noclock:inst|nIn[1]~latch"
    Warning (13310): Register "updown_counter_noclock:inst|nIn[0]" converted into equivalent circuit using register "updown_counter_noclock:inst|nIn[0]~_emulated" and latch "updown_counter_noclock:inst|nIn[0]~latch"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "ssOut2[6]" stuck at VCC
    Warning (13410): Pin "ssOut2[2]" stuck at GND
    Warning (13410): Pin "ssOut2[1]" stuck at GND
Info: Generated suppressed messages file C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Up-Down-Counter.map.smsg
Info: Implemented 67 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 14 output pins
    Info: Implemented 50 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Allocated 191 megabytes of memory during processing
    Info: Processing ended: Fri Oct 25 16:43:43 2013
    Info: Elapsed time: 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Up-Down-Counter.map.smsg.


