# Verilog
This is an alarm clock module created during the first semester of 24.
I am using 4 buttons, and I wrote it using verilog.
