[2025-09-17 18:59:52] START suite=cs trace=cloud9_phase2_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2301734 heartbeat IPC: 4.345 cumulative IPC: 4.345 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4466833 cumulative IPC: 4.477 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4466833 cumulative IPC: 4.477 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4466834 heartbeat IPC: 4.619 cumulative IPC: 5 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 14665329 heartbeat IPC: 0.9805 cumulative IPC: 0.9805 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 25003603 heartbeat IPC: 0.9673 cumulative IPC: 0.9739 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 35433051 heartbeat IPC: 0.9588 cumulative IPC: 0.9688 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 46106699 heartbeat IPC: 0.9369 cumulative IPC: 0.9606 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 70000022 cycles: 56928770 heartbeat IPC: 0.924 cumulative IPC: 0.9531 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 67847629 heartbeat IPC: 0.9158 cumulative IPC: 0.9467 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 78789593 heartbeat IPC: 0.9139 cumulative IPC: 0.9418 (Simulation time: 00 hr 08 min 31 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000027 cycles: 89778948 heartbeat IPC: 0.91 cumulative IPC: 0.9377 (Simulation time: 00 hr 09 min 32 sec)
Heartbeat CPU 0 instructions: 110000028 cycles: 100600189 heartbeat IPC: 0.9241 cumulative IPC: 0.9362 (Simulation time: 00 hr 10 min 34 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 107001972 cumulative IPC: 0.9346 (Simulation time: 00 hr 11 min 45 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 107001972 cumulative IPC: 0.9346 (Simulation time: 00 hr 11 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9346 instructions: 100000004 cycles: 107001972
CPU 0 Branch Prediction Accuracy: 96.45% MPKI: 0.6271 Average ROB Occupancy at Mispredict: 820.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6238
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.00169
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 88747
LQ_STALL: 669
SQ_STALL: 52


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 233.66234
REPLAY_LOAD: 95.10145
NON_REPLAY_LOAD: 47.12265

== Total ==
ADDR_TRANS: 17992
REPLAY_LOAD: 13124
NON_REPLAY_LOAD: 57631

== Counts ==
ADDR_TRANS: 77
REPLAY_LOAD: 138
NON_REPLAY_LOAD: 1223

cpu0->cpu0_STLB TOTAL        ACCESS:     126320 HIT:     123480 MISS:       2840 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     126320 HIT:     123480 MISS:       2840 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 311.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     463947 HIT:     251352 MISS:     212595 MSHR_MERGE:       1965
cpu0->cpu0_L2C LOAD         ACCESS:     208912 HIT:      46237 MISS:     162675 MSHR_MERGE:        245
cpu0->cpu0_L2C RFO          ACCESS:       3506 HIT:       2285 MISS:       1221 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     124186 HIT:      81124 MISS:      43062 MSHR_MERGE:       1720
cpu0->cpu0_L2C WRITE        ACCESS:     121704 HIT:     121591 MISS:        113 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       5639 HIT:        115 MISS:       5524 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      93490 ISSUED:      93490 USEFUL:      37680 USELESS:        596
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 77.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12039347 HIT:   12036343 MISS:       3004 MSHR_MERGE:        882
cpu0->cpu0_L1I LOAD         ACCESS:   12039347 HIT:   12036343 MISS:       3004 MSHR_MERGE:        882
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 137.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19542006 HIT:   19235418 MISS:     306588 MSHR_MERGE:      59957
cpu0->cpu0_L1D LOAD         ACCESS:   12878641 HIT:   12616540 MISS:     262101 MSHR_MERGE:      55311
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     278282 HIT:     246963 MISS:      31319 MSHR_MERGE:        623
cpu0->cpu0_L1D WRITE        ACCESS:    6378970 HIT:    6371484 MISS:       7486 MSHR_MERGE:       3980
cpu0->cpu0_L1D TRANSLATION  ACCESS:       6113 HIT:        431 MISS:       5682 MSHR_MERGE:         43
cpu0->cpu0_L1D PREFETCH REQUESTED:     278296 ISSUED:     278282 USEFUL:      30153 USELESS:        537
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 69.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10190661 HIT:   10189887 MISS:        774 MSHR_MERGE:        412
cpu0->cpu0_ITLB LOAD         ACCESS:   10190661 HIT:   10189887 MISS:        774 MSHR_MERGE:        412
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 344.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19076453 HIT:   18936993 MISS:     139460 MSHR_MERGE:      13502
cpu0->cpu0_DTLB LOAD         ACCESS:   19076453 HIT:   18936993 MISS:     139460 MSHR_MERGE:      13502
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.99 cycles
cpu0->LLC TOTAL        ACCESS:     321503 HIT:     188633 MISS:     132870 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     162430 HIT:      63207 MISS:      99223 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       1221 HIT:        736 MISS:        485 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41342 HIT:      13146 MISS:      28196 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     110986 HIT:     110892 MISS:         94 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       5524 HIT:        652 MISS:       4872 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.53 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        397
  ROW_BUFFER_MISS:     132376
  AVG DBUS CONGESTED CYCLE: 6.236
Channel 0 WQ ROW_BUFFER_HIT:       5593
  ROW_BUFFER_MISS:      63378
  FULL:          0
Channel 0 REFRESHES ISSUED:       8917

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        40850        17260        31027        30360
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5            4          113          659
  STLB miss resolved @ L2C                0            4            2           39          191
  STLB miss resolved @ LLC                0            9            3          191          668
  STLB miss resolved @ MEM                0           22           19          781         3983

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                174            2            6            9          180
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0            2            1          103
  STLB miss resolved @ L2C                0            0            0            0            8
  STLB miss resolved @ LLC                0            1            0            0           14
  STLB miss resolved @ MEM               14            1            0            8          389
[2025-09-17 19:11:37] END   suite=cs trace=cloud9_phase2_core3 (rc=0)
