/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [17:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_67z;
  wire celloutsig_0_79z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [24:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [30:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = celloutsig_0_9z[4] ? celloutsig_0_24z : celloutsig_0_14z;
  assign celloutsig_0_80z = _00_ ? celloutsig_0_28z[2] : celloutsig_0_67z;
  assign celloutsig_0_0z = ~(in_data[93] | in_data[57]);
  assign celloutsig_0_67z = ~(celloutsig_0_45z[15] | celloutsig_0_60z);
  assign celloutsig_1_2z = ~(_01_ | in_data[161]);
  assign celloutsig_1_3z = ~(_02_ | in_data[152]);
  assign celloutsig_0_11z = ~(celloutsig_0_5z | celloutsig_0_1z);
  assign celloutsig_0_26z = ~(celloutsig_0_5z | celloutsig_0_12z[19]);
  assign celloutsig_0_79z = celloutsig_0_35z | celloutsig_0_14z;
  assign celloutsig_1_5z = celloutsig_1_3z | in_data[151];
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ in_data[95]);
  assign celloutsig_1_19z = ~(celloutsig_1_13z ^ celloutsig_1_16z);
  assign celloutsig_0_17z = ~(celloutsig_0_10z ^ celloutsig_0_5z);
  reg [3:0] _18_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 4'h0;
    else _18_ <= celloutsig_0_12z[19:16];
  assign { _00_, _03_[2:0] } = _18_;
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 5'h00;
    else _19_ <= in_data[127:123];
  assign { _02_, _01_, _04_[2:0] } = _19_;
  assign celloutsig_1_10z = { celloutsig_1_4z[3:2], celloutsig_1_5z } / { 1'h1, celloutsig_1_7z[7:6] };
  assign celloutsig_0_44z = { celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_8z } >= { celloutsig_0_13z[5:1], celloutsig_0_26z };
  assign celloutsig_0_20z = { celloutsig_0_12z[16:12], 1'h1 } >= { celloutsig_0_9z[8:4], 1'h1 };
  assign celloutsig_0_25z = celloutsig_0_12z[16:3] >= { celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_0_27z = { celloutsig_0_7z[5:2], celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_20z, 1'h1 } >= { celloutsig_0_21z[5:0], celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_4z = { in_data[21:15], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } <= { in_data[48:47], celloutsig_0_1z, 1'h1, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_12z } <= celloutsig_1_1z[23:17];
  assign celloutsig_0_30z = { celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_8z } <= { in_data[63:59], celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_34z = { celloutsig_0_29z[11:6], celloutsig_0_31z } % { 2'h3, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_0z };
  assign celloutsig_1_4z = { _02_, _01_, _04_[2:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, celloutsig_1_1z[16:13], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_1z[20:13], _02_, _01_, _04_[2:0], _02_, _01_, _04_[2:0], celloutsig_1_2z } % { 1'h1, celloutsig_1_4z[22:5] };
  assign celloutsig_0_9z = { in_data[47:40], celloutsig_0_8z } % { 1'h1, in_data[62:56], celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_1z[4:2], celloutsig_1_10z } % { 1'h1, celloutsig_1_6z[4:0] };
  assign celloutsig_0_19z = { in_data[93:92], celloutsig_0_5z } % { 1'h1, celloutsig_0_13z[4], celloutsig_0_17z };
  assign celloutsig_0_29z = { celloutsig_0_21z[4:0], celloutsig_0_5z, celloutsig_0_28z } % { 1'h1, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_9z[7:2], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_18z } * celloutsig_0_12z[14:4];
  assign celloutsig_0_45z = celloutsig_0_34z[6] ? { celloutsig_0_40z, celloutsig_0_40z, celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_34z[11:7], 1'h1, celloutsig_0_34z[5:0] } : { celloutsig_0_42z[2], celloutsig_0_17z, celloutsig_0_44z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_17z };
  assign celloutsig_0_7z = in_data[74] ? { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z } : { in_data[66:63], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[178] ? in_data[128:104] : { in_data[179], 1'h0, in_data[177:155] };
  assign celloutsig_1_6z = celloutsig_1_5z ? celloutsig_1_1z[22:13] : celloutsig_1_1z[13:4];
  assign celloutsig_0_28z = celloutsig_0_20z ? celloutsig_0_12z[6:0] : { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_26z, 1'h1, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_1_13z = | { celloutsig_1_7z[11:6], celloutsig_1_6z };
  assign celloutsig_0_10z = | { in_data[42:39], in_data[22:14], celloutsig_0_0z };
  assign celloutsig_0_1z = | in_data[22:14];
  assign celloutsig_0_2z = | { in_data[42:39], celloutsig_0_0z };
  assign celloutsig_0_24z = | { celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_13z[5], celloutsig_0_11z, in_data[42:39], in_data[22:14], celloutsig_0_0z };
  assign celloutsig_0_42z = { celloutsig_0_29z[11], celloutsig_0_1z, celloutsig_0_22z } >>> { celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_24z };
  assign celloutsig_0_13z = { celloutsig_0_7z[5:1], celloutsig_0_0z } >>> { celloutsig_0_12z[18:14], celloutsig_0_10z };
  assign celloutsig_0_31z = celloutsig_0_13z - { celloutsig_0_9z[6:2], celloutsig_0_5z };
  assign celloutsig_0_12z = in_data[48:29] ^ { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_35z = ~((celloutsig_0_31z[2] & celloutsig_0_8z) | celloutsig_0_27z);
  assign celloutsig_1_18z = ~((celloutsig_1_10z[0] & celloutsig_1_16z) | celloutsig_1_2z);
  assign celloutsig_0_18z = ~((celloutsig_0_5z & celloutsig_0_1z) | 1'h1);
  assign celloutsig_0_23z = ~((celloutsig_0_7z[4] & in_data[4]) | celloutsig_0_8z);
  assign celloutsig_0_60z = ~((celloutsig_0_29z[12] & celloutsig_0_24z) | (celloutsig_0_5z & celloutsig_0_14z));
  assign celloutsig_0_8z = ~((celloutsig_0_2z & in_data[38]) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_0_14z = ~((celloutsig_0_11z & celloutsig_0_4z) | (celloutsig_0_9z[4] & in_data[85]));
  assign celloutsig_0_15z = ~((celloutsig_0_2z & celloutsig_0_9z[6]) | (celloutsig_0_11z & celloutsig_0_8z));
  assign celloutsig_0_22z = ~((celloutsig_0_5z & celloutsig_0_20z) | (celloutsig_0_15z & 1'h1));
  assign _03_[3] = _00_;
  assign _04_[4:3] = { _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
