// Seed: 3682858622
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2
);
  assign module_1.id_0 = 0;
  id_4(
      .id_0(), .id_1(id_5), .id_2(id_6), .id_3(1)
  );
  wire id_7;
  assign id_6 = -1;
  supply1 id_8 = 1 & -1;
endmodule
program module_1 (
    input wor id_0,
    input wor id_1,
    output logic id_2,
    output logic id_3,
    output supply0 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input logic id_9
);
  initial id_2 <= id_9;
  assign id_3 = -1;
  wire id_11 = (id_11);
  module_0 modCall_1 (
      id_4,
      id_7,
      id_5
  );
  always if (-1'b0) id_3 <= -1;
endmodule
