Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 10 18:24:39 2024
| Host         : cheng running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SCPU_TOP_timing_summary_routed.rpt -pb SCPU_TOP_timing_summary_routed.pb -rpx SCPU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SCPU_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1128 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 1128 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 1128 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.917        0.000                      0                  969        0.131        0.000                      0                  969       49.500        0.000                       0                   715  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        91.917        0.000                      0                  969        0.131        0.000                      0                  969       49.500        0.000                       0                   715  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       91.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.917ns  (required time - arrival time)
  Source:                 MemWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[54][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.126ns (14.867%)  route 6.448ns (85.133%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  MemWrite_reg/Q
                         net (fo=256, routed)         3.457     9.199    U_DM/dmem_reg[58][1]_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I0_O)        0.153     9.352 f  U_DM/dmem[63][1]_i_4/O
                         net (fo=8, routed)           0.866    10.218    U_DM/dmem[63][1]_i_4_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I2_O)        0.331    10.549 f  U_DM/dmem[54][2]_i_2/O
                         net (fo=4, routed)           1.493    12.043    U_DM/dmem[54][2]_i_2_n_0
    SLICE_X33Y115        LUT3 (Prop_lut3_I2_O)        0.124    12.167 r  U_DM/dmem[54][7]_i_1/O
                         net (fo=5, routed)           0.631    12.798    U_DM/dmem[54][7]_i_1_n_0
    SLICE_X33Y115        FDRE                                         r  U_DM/dmem_reg[54][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.498   104.920    U_DM/clk_IBUF_BUFG
    SLICE_X33Y115        FDRE                                         r  U_DM/dmem_reg[54][3]/C
                         clock pessimism              0.259   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X33Y115        FDRE (Setup_fdre_C_R)       -0.429   104.715    U_DM/dmem_reg[54][3]
  -------------------------------------------------------------------
                         required time                        104.715    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                 91.917    

Slack (MET) :             91.917ns  (required time - arrival time)
  Source:                 MemWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[54][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.126ns (14.867%)  route 6.448ns (85.133%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  MemWrite_reg/Q
                         net (fo=256, routed)         3.457     9.199    U_DM/dmem_reg[58][1]_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I0_O)        0.153     9.352 f  U_DM/dmem[63][1]_i_4/O
                         net (fo=8, routed)           0.866    10.218    U_DM/dmem[63][1]_i_4_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I2_O)        0.331    10.549 f  U_DM/dmem[54][2]_i_2/O
                         net (fo=4, routed)           1.493    12.043    U_DM/dmem[54][2]_i_2_n_0
    SLICE_X33Y115        LUT3 (Prop_lut3_I2_O)        0.124    12.167 r  U_DM/dmem[54][7]_i_1/O
                         net (fo=5, routed)           0.631    12.798    U_DM/dmem[54][7]_i_1_n_0
    SLICE_X33Y115        FDRE                                         r  U_DM/dmem_reg[54][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.498   104.920    U_DM/clk_IBUF_BUFG
    SLICE_X33Y115        FDRE                                         r  U_DM/dmem_reg[54][4]/C
                         clock pessimism              0.259   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X33Y115        FDRE (Setup_fdre_C_R)       -0.429   104.715    U_DM/dmem_reg[54][4]
  -------------------------------------------------------------------
                         required time                        104.715    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                 91.917    

Slack (MET) :             91.917ns  (required time - arrival time)
  Source:                 MemWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[54][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.126ns (14.867%)  route 6.448ns (85.133%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  MemWrite_reg/Q
                         net (fo=256, routed)         3.457     9.199    U_DM/dmem_reg[58][1]_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I0_O)        0.153     9.352 f  U_DM/dmem[63][1]_i_4/O
                         net (fo=8, routed)           0.866    10.218    U_DM/dmem[63][1]_i_4_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I2_O)        0.331    10.549 f  U_DM/dmem[54][2]_i_2/O
                         net (fo=4, routed)           1.493    12.043    U_DM/dmem[54][2]_i_2_n_0
    SLICE_X33Y115        LUT3 (Prop_lut3_I2_O)        0.124    12.167 r  U_DM/dmem[54][7]_i_1/O
                         net (fo=5, routed)           0.631    12.798    U_DM/dmem[54][7]_i_1_n_0
    SLICE_X33Y115        FDRE                                         r  U_DM/dmem_reg[54][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.498   104.920    U_DM/clk_IBUF_BUFG
    SLICE_X33Y115        FDRE                                         r  U_DM/dmem_reg[54][5]/C
                         clock pessimism              0.259   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X33Y115        FDRE (Setup_fdre_C_R)       -0.429   104.715    U_DM/dmem_reg[54][5]
  -------------------------------------------------------------------
                         required time                        104.715    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                 91.917    

Slack (MET) :             91.917ns  (required time - arrival time)
  Source:                 MemWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[54][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.126ns (14.867%)  route 6.448ns (85.133%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  MemWrite_reg/Q
                         net (fo=256, routed)         3.457     9.199    U_DM/dmem_reg[58][1]_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I0_O)        0.153     9.352 f  U_DM/dmem[63][1]_i_4/O
                         net (fo=8, routed)           0.866    10.218    U_DM/dmem[63][1]_i_4_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I2_O)        0.331    10.549 f  U_DM/dmem[54][2]_i_2/O
                         net (fo=4, routed)           1.493    12.043    U_DM/dmem[54][2]_i_2_n_0
    SLICE_X33Y115        LUT3 (Prop_lut3_I2_O)        0.124    12.167 r  U_DM/dmem[54][7]_i_1/O
                         net (fo=5, routed)           0.631    12.798    U_DM/dmem[54][7]_i_1_n_0
    SLICE_X33Y115        FDRE                                         r  U_DM/dmem_reg[54][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.498   104.920    U_DM/clk_IBUF_BUFG
    SLICE_X33Y115        FDRE                                         r  U_DM/dmem_reg[54][6]/C
                         clock pessimism              0.259   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X33Y115        FDRE (Setup_fdre_C_R)       -0.429   104.715    U_DM/dmem_reg[54][6]
  -------------------------------------------------------------------
                         required time                        104.715    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                 91.917    

Slack (MET) :             91.917ns  (required time - arrival time)
  Source:                 MemWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[54][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.126ns (14.867%)  route 6.448ns (85.133%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  MemWrite_reg/Q
                         net (fo=256, routed)         3.457     9.199    U_DM/dmem_reg[58][1]_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I0_O)        0.153     9.352 f  U_DM/dmem[63][1]_i_4/O
                         net (fo=8, routed)           0.866    10.218    U_DM/dmem[63][1]_i_4_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I2_O)        0.331    10.549 f  U_DM/dmem[54][2]_i_2/O
                         net (fo=4, routed)           1.493    12.043    U_DM/dmem[54][2]_i_2_n_0
    SLICE_X33Y115        LUT3 (Prop_lut3_I2_O)        0.124    12.167 r  U_DM/dmem[54][7]_i_1/O
                         net (fo=5, routed)           0.631    12.798    U_DM/dmem[54][7]_i_1_n_0
    SLICE_X33Y115        FDRE                                         r  U_DM/dmem_reg[54][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.498   104.920    U_DM/clk_IBUF_BUFG
    SLICE_X33Y115        FDRE                                         r  U_DM/dmem_reg[54][7]/C
                         clock pessimism              0.259   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X33Y115        FDRE (Setup_fdre_C_R)       -0.429   104.715    U_DM/dmem_reg[54][7]
  -------------------------------------------------------------------
                         required time                        104.715    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                 91.917    

Slack (MET) :             91.990ns  (required time - arrival time)
  Source:                 MemWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[61][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 1.126ns (15.175%)  route 6.294ns (84.825%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  MemWrite_reg/Q
                         net (fo=256, routed)         3.457     9.199    U_DM/dmem_reg[58][1]_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I0_O)        0.153     9.352 f  U_DM/dmem[63][1]_i_4/O
                         net (fo=8, routed)           1.162    10.515    U_DM/dmem[63][1]_i_4_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I1_O)        0.331    10.846 r  U_DM/dmem[61][1]_i_2/O
                         net (fo=3, routed)           0.606    11.452    U_DM/dmem[61][1]_i_2_n_0
    SLICE_X34Y107        LUT5 (Prop_lut5_I1_O)        0.124    11.576 r  U_DM/dmem[61][7]_i_1/O
                         net (fo=6, routed)           1.069    12.645    U_DM/dmem[61][7]_i_1_n_0
    SLICE_X34Y116        FDRE                                         r  U_DM/dmem_reg[61][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.496   104.918    U_DM/clk_IBUF_BUFG
    SLICE_X34Y116        FDRE                                         r  U_DM/dmem_reg[61][3]/C
                         clock pessimism              0.276   105.194    
                         clock uncertainty           -0.035   105.159    
    SLICE_X34Y116        FDRE (Setup_fdre_C_R)       -0.524   104.635    U_DM/dmem_reg[61][3]
  -------------------------------------------------------------------
                         required time                        104.635    
                         arrival time                         -12.645    
  -------------------------------------------------------------------
                         slack                                 91.990    

Slack (MET) :             91.990ns  (required time - arrival time)
  Source:                 MemWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[61][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 1.126ns (15.175%)  route 6.294ns (84.825%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  MemWrite_reg/Q
                         net (fo=256, routed)         3.457     9.199    U_DM/dmem_reg[58][1]_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I0_O)        0.153     9.352 f  U_DM/dmem[63][1]_i_4/O
                         net (fo=8, routed)           1.162    10.515    U_DM/dmem[63][1]_i_4_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I1_O)        0.331    10.846 r  U_DM/dmem[61][1]_i_2/O
                         net (fo=3, routed)           0.606    11.452    U_DM/dmem[61][1]_i_2_n_0
    SLICE_X34Y107        LUT5 (Prop_lut5_I1_O)        0.124    11.576 r  U_DM/dmem[61][7]_i_1/O
                         net (fo=6, routed)           1.069    12.645    U_DM/dmem[61][7]_i_1_n_0
    SLICE_X34Y116        FDRE                                         r  U_DM/dmem_reg[61][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.496   104.918    U_DM/clk_IBUF_BUFG
    SLICE_X34Y116        FDRE                                         r  U_DM/dmem_reg[61][5]/C
                         clock pessimism              0.276   105.194    
                         clock uncertainty           -0.035   105.159    
    SLICE_X34Y116        FDRE (Setup_fdre_C_R)       -0.524   104.635    U_DM/dmem_reg[61][5]
  -------------------------------------------------------------------
                         required time                        104.635    
                         arrival time                         -12.645    
  -------------------------------------------------------------------
                         slack                                 91.990    

Slack (MET) :             91.990ns  (required time - arrival time)
  Source:                 MemWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[61][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 1.126ns (15.175%)  route 6.294ns (84.825%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  MemWrite_reg/Q
                         net (fo=256, routed)         3.457     9.199    U_DM/dmem_reg[58][1]_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I0_O)        0.153     9.352 f  U_DM/dmem[63][1]_i_4/O
                         net (fo=8, routed)           1.162    10.515    U_DM/dmem[63][1]_i_4_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I1_O)        0.331    10.846 r  U_DM/dmem[61][1]_i_2/O
                         net (fo=3, routed)           0.606    11.452    U_DM/dmem[61][1]_i_2_n_0
    SLICE_X34Y107        LUT5 (Prop_lut5_I1_O)        0.124    11.576 r  U_DM/dmem[61][7]_i_1/O
                         net (fo=6, routed)           1.069    12.645    U_DM/dmem[61][7]_i_1_n_0
    SLICE_X34Y116        FDRE                                         r  U_DM/dmem_reg[61][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.496   104.918    U_DM/clk_IBUF_BUFG
    SLICE_X34Y116        FDRE                                         r  U_DM/dmem_reg[61][6]/C
                         clock pessimism              0.276   105.194    
                         clock uncertainty           -0.035   105.159    
    SLICE_X34Y116        FDRE (Setup_fdre_C_R)       -0.524   104.635    U_DM/dmem_reg[61][6]
  -------------------------------------------------------------------
                         required time                        104.635    
                         arrival time                         -12.645    
  -------------------------------------------------------------------
                         slack                                 91.990    

Slack (MET) :             92.018ns  (required time - arrival time)
  Source:                 MemWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[38][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 1.126ns (15.278%)  route 6.244ns (84.722%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  MemWrite_reg/Q
                         net (fo=256, routed)         3.457     9.199    U_DM/dmem_reg[58][1]_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I0_O)        0.153     9.352 f  U_DM/dmem[63][1]_i_4/O
                         net (fo=8, routed)           1.050    10.402    U_DM/dmem[63][1]_i_4_n_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.331    10.733 f  U_DM/dmem[38][2]_i_2/O
                         net (fo=4, routed)           0.625    11.358    U_DM/dmem[38][2]_i_2_n_0
    SLICE_X42Y110        LUT3 (Prop_lut3_I2_O)        0.124    11.482 r  U_DM/dmem[38][7]_i_1/O
                         net (fo=5, routed)           1.112    12.594    U_DM/dmem[38][7]_i_1_n_0
    SLICE_X46Y116        FDRE                                         r  U_DM/dmem_reg[38][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.490   104.912    U_DM/clk_IBUF_BUFG
    SLICE_X46Y116        FDRE                                         r  U_DM/dmem_reg[38][4]/C
                         clock pessimism              0.259   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   104.612    U_DM/dmem_reg[38][4]
  -------------------------------------------------------------------
                         required time                        104.612    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                 92.018    

Slack (MET) :             92.018ns  (required time - arrival time)
  Source:                 MemWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[38][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 1.126ns (15.278%)  route 6.244ns (84.722%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  MemWrite_reg/Q
                         net (fo=256, routed)         3.457     9.199    U_DM/dmem_reg[58][1]_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I0_O)        0.153     9.352 f  U_DM/dmem[63][1]_i_4/O
                         net (fo=8, routed)           1.050    10.402    U_DM/dmem[63][1]_i_4_n_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.331    10.733 f  U_DM/dmem[38][2]_i_2/O
                         net (fo=4, routed)           0.625    11.358    U_DM/dmem[38][2]_i_2_n_0
    SLICE_X42Y110        LUT3 (Prop_lut3_I2_O)        0.124    11.482 r  U_DM/dmem[38][7]_i_1/O
                         net (fo=5, routed)           1.112    12.594    U_DM/dmem[38][7]_i_1_n_0
    SLICE_X46Y116        FDRE                                         r  U_DM/dmem_reg[38][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.490   104.912    U_DM/clk_IBUF_BUFG
    SLICE_X46Y116        FDRE                                         r  U_DM/dmem_reg[38][5]/C
                         clock pessimism              0.259   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   104.612    U_DM/dmem_reg[38][5]
  -------------------------------------------------------------------
                         required time                        104.612    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                 92.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[13][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[13][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.559     1.478    U_DM/clk_IBUF_BUFG
    SLICE_X36Y116        FDRE                                         r  U_DM/dmem_reg[13][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_DM/dmem_reg[13][7]/Q
                         net (fo=2, routed)           0.062     1.681    U_DM/dmem[13][7]
    SLICE_X36Y116        FDRE                                         r  U_DM/dmem_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.828     1.993    U_DM/clk_IBUF_BUFG
    SLICE_X36Y116        FDRE                                         r  U_DM/dmem_reg[13][7]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y116        FDRE (Hold_fdre_C_D)         0.072     1.550    U_DM/dmem_reg[13][7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.476    U_DM/clk_IBUF_BUFG
    SLICE_X40Y116        FDRE                                         r  U_DM/dmem_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_DM/dmem_reg[5][4]/Q
                         net (fo=2, routed)           0.058     1.675    U_DM/dmem[5][4]
    SLICE_X40Y116        FDRE                                         r  U_DM/dmem_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.827     1.992    U_DM/clk_IBUF_BUFG
    SLICE_X40Y116        FDRE                                         r  U_DM/dmem_reg[5][4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.066     1.542    U_DM/dmem_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[31][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[31][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.560     1.479    U_DM/clk_IBUF_BUFG
    SLICE_X43Y111        FDRE                                         r  U_DM/dmem_reg[31][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  U_DM/dmem_reg[31][3]/Q
                         net (fo=2, routed)           0.067     1.687    U_DM/dmem[31][3]
    SLICE_X43Y111        FDRE                                         r  U_DM/dmem_reg[31][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.830     1.995    U_DM/clk_IBUF_BUFG
    SLICE_X43Y111        FDRE                                         r  U_DM/dmem_reg[31][3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X43Y111        FDRE (Hold_fdre_C_D)         0.072     1.551    U_DM/dmem_reg[31][3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[45][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[45][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.556     1.475    U_DM/clk_IBUF_BUFG
    SLICE_X47Y113        FDRE                                         r  U_DM/dmem_reg[45][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_DM/dmem_reg[45][4]/Q
                         net (fo=2, routed)           0.067     1.683    U_DM/dmem[45][4]
    SLICE_X47Y113        FDRE                                         r  U_DM/dmem_reg[45][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.826     1.991    U_DM/clk_IBUF_BUFG
    SLICE_X47Y113        FDRE                                         r  U_DM/dmem_reg[45][4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X47Y113        FDRE (Hold_fdre_C_D)         0.072     1.547    U_DM/dmem_reg[45][4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[58][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[58][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.561     1.480    U_DM/clk_IBUF_BUFG
    SLICE_X33Y114        FDRE                                         r  U_DM/dmem_reg[58][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  U_DM/dmem_reg[58][4]/Q
                         net (fo=2, routed)           0.067     1.688    U_DM/dmem[58][4]
    SLICE_X33Y114        FDRE                                         r  U_DM/dmem_reg[58][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.831     1.996    U_DM/clk_IBUF_BUFG
    SLICE_X33Y114        FDRE                                         r  U_DM/dmem_reg[58][4]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X33Y114        FDRE (Hold_fdre_C_D)         0.072     1.552    U_DM/dmem_reg[58][4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.476    U_DM/clk_IBUF_BUFG
    SLICE_X39Y116        FDRE                                         r  U_DM/dmem_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_DM/dmem_reg[8][3]/Q
                         net (fo=2, routed)           0.067     1.684    U_DM/dmem[8][3]
    SLICE_X39Y116        FDRE                                         r  U_DM/dmem_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.827     1.992    U_DM/clk_IBUF_BUFG
    SLICE_X39Y116        FDRE                                         r  U_DM/dmem_reg[8][3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X39Y116        FDRE (Hold_fdre_C_D)         0.072     1.548    U_DM/dmem_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[43][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[43][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.558     1.477    U_DM/clk_IBUF_BUFG
    SLICE_X45Y114        FDRE                                         r  U_DM/dmem_reg[43][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_DM/dmem_reg[43][7]/Q
                         net (fo=2, routed)           0.067     1.685    U_DM/dmem[43][7]
    SLICE_X45Y114        FDRE                                         r  U_DM/dmem_reg[43][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.826     1.992    U_DM/clk_IBUF_BUFG
    SLICE_X45Y114        FDRE                                         r  U_DM/dmem_reg[43][7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X45Y114        FDRE (Hold_fdre_C_D)         0.072     1.549    U_DM/dmem_reg[43][7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[34][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[34][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.556     1.475    U_DM/clk_IBUF_BUFG
    SLICE_X47Y114        FDRE                                         r  U_DM/dmem_reg[34][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_DM/dmem_reg[34][6]/Q
                         net (fo=2, routed)           0.067     1.683    U_DM/dmem[34][6]
    SLICE_X47Y114        FDRE                                         r  U_DM/dmem_reg[34][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.826     1.991    U_DM/clk_IBUF_BUFG
    SLICE_X47Y114        FDRE                                         r  U_DM/dmem_reg[34][6]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X47Y114        FDRE (Hold_fdre_C_D)         0.072     1.547    U_DM/dmem_reg[34][6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.558     1.477    U_DM/clk_IBUF_BUFG
    SLICE_X37Y117        FDRE                                         r  U_DM/dmem_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_DM/dmem_reg[3][7]/Q
                         net (fo=2, routed)           0.067     1.685    U_DM/dmem[3][7]
    SLICE_X37Y117        FDRE                                         r  U_DM/dmem_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.827     1.992    U_DM/clk_IBUF_BUFG
    SLICE_X37Y117        FDRE                                         r  U_DM/dmem_reg[3][7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X37Y117        FDRE (Hold_fdre_C_D)         0.072     1.549    U_DM/dmem_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[26][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[26][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.560     1.479    U_DM/clk_IBUF_BUFG
    SLICE_X43Y110        FDRE                                         r  U_DM/dmem_reg[26][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  U_DM/dmem_reg[26][6]/Q
                         net (fo=2, routed)           0.068     1.688    U_DM/dmem[26][6]
    SLICE_X43Y110        FDRE                                         r  U_DM/dmem_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.830     1.995    U_DM/clk_IBUF_BUFG
    SLICE_X43Y110        FDRE                                         r  U_DM/dmem_reg[26][6]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X43Y110        FDRE (Hold_fdre_C_D)         0.072     1.551    U_DM/dmem_reg[26][6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y120   ALUOp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y120   ALUOp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y121   A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X37Y124   A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y126   A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X41Y125   A_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X39Y127   A_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X40Y128   A_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X34Y127   A_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y134   A_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y134   B_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X42Y115   U_DM/dmem_reg[38][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y115   U_DM/dmem_reg[39][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y115   U_DM/dmem_reg[39][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y115   U_DM/dmem_reg[39][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y115   U_DM/dmem_reg[39][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y115   U_DM/dmem_reg[39][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y115   U_DM/dmem_reg[3][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y115   U_DM/dmem_reg[3][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y121   A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y125   A_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y130   A_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y134   A_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y107   U_DM/dmem_reg[20][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y107   U_DM/dmem_reg[21][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y110   U_DM/dmem_reg[46][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y109   U_DM/dmem_reg[46][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y113   U_DM/dmem_reg[46][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y114   U_DM/dmem_reg[46][5]/C



