*****************************************************************

  Device    [devDQ]

  Author    [liujiao]

  Abstract  [D Part of CLMS]

  Revision History:

********************************************************************************/
gate
device devDQ : device devD
{
    parameter
    (
        config string CP_GRS_EN    = "TRUE",  
        config string CP_Q3MUX_SEL := "MX",              //"YX":Y3 "MX":M3 "SRQ":QP1      
        config string CP_CEMUX_SEL = "LOCAL",           //"LOCAL":CE; "CHAIN":CEIN 
        config string CP_RSMUX_SEL = "LOCAL",           //"LOCAL":RS; "CHAIN":RSIN
        config string CP_CLK_POL   = "FALSE",           //1'b0: "CLK"; 1'b1: "Invert CLK" - CLMA Global
        config string CP_LCE_POL   = "FALSE",           //1'b0: "CE"; 1'b1: "Invert CE" - CLMA Global
        config string CP_LRS_POL   = "FALSE",           //1'b0: "RS"; 1'b1: "Invert RS" - CLMA Global
        config string CP_LCE_EN    = "TRUE",           //1'b0: "Disable"; 1'b1: "Enable"
        config string CP_LRS_EN    = "TRUE",           //1'b0: "Disable"; 1'b1: "Enable"
        config string CP_RS_MODE   = "ASYNC",           //"SYNC" "ASYNC" - CLMA Global
        config string CP_FF3_RS    = "SET"              //"RESET" "SET"
    );
    
    port
    (
        output   Q3,  
        input    M3,
        input    RS, CE, CLK,
        input    RSCI,
        output   RSCO,
        input    CECI,
        output   CECO
    );
}; // end of device devDQ


/*******************************************************************************

  Device    [devDQ]

  Author    [liujiao]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devDQ
{
    // Wires for input ports
    wire ntM3;
    wire ntRS, ntCE, ntCLK;
    wire ntRSCI;
    wire ntCECI;

    // Wires connecting to output ports
    wire ntQ3;
    wire ntRSCO;
    wire ntCECO;

    // Internal wires
    wire ntQD3;
    wire ntCLKR;
    wire ntRS_P;
    wire ntCE_P;
    //
    // Connection to ports
    //
    ntM3      <= M3;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;

    ntRSCI    <= RSCI;
    ntCECI    <= CECI;

    Q3        <= ntQ3;

    RSCO     <= ntRSCO;
    CECO     <= ntCECO;
    
    //
    // Instances. FGA section
    //
   
    device QMUX Q3MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Q3MUX_SEL
        )    
        port map
        (            
            MX  => ntM3,
            Q   => ntQD3
        );
    
    device FF FF3
        parameter map
        (
            CP_GRS_EN  => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS   => CP_FF3_RS
        )
        port map
        (
            D  => ntQD3,
            RS => ntRSCO,
            CE => ntCECO,
            CLK => ntCLKR,
            Q  => ntQ3
        );           

    device MUX2_P RSMUX
        parameter map
        (
            SEL  => CP_RSMUX_SEL
        )     
        port map
        (
            DI1  => ntRSCI,
            DI0  => ntRS_P,
            DOUT => ntRSCO
        );

    device MUX2_P CEMUX
        parameter map
        (
            SEL  => CP_CEMUX_SEL
        )     
        port map
        (
            DI1  => ntCECI,
            DI0  => ntCE_P,
            DOUT   => ntCECO
        );

    device LRS_POLMUX LRSPOLMUX
        parameter map
        (
            CP_LRS_EN   => CP_LRS_EN,
            CP_LRS_POL  => CP_LRS_POL
        )     
        port map
        (
            IN  => ntRS,
            Y   => ntRS_P
        );

    device LCE_POLMUX LCEPOLMUX
        parameter map
        (
            CP_LCE_EN   => CP_LCE_EN,
            CP_LCE_POL  => CP_LCE_POL
        )     
        port map
        (
            IN  => ntCE,
            Y   => ntCE_P
        );

    device CLK_POLMUX CLKPOLMUX
        parameter map
        (
            CP_CLK_POL  => CP_CLK_POL
        )      
        port map
        (
            IN  => ntCLK,
            Y   => ntCLKR
        );
}; // end of structure netlist of devDQ

