

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Apr  2 17:55:29 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q5
* Solution:       reshape (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      267|      267|  2.670 us|  2.670 us|  268|  268|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_Time_delay_loop_fu_57  |fir_Pipeline_Time_delay_loop  |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        |grp_fir_Pipeline_MAC_fu_63              |fir_Pipeline_MAC              |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    2363|  14149|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     31|    -|
|Register         |        -|    -|    2055|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    4418|  14180|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       4|     26|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |grp_fir_Pipeline_MAC_fu_63              |fir_Pipeline_MAC              |        0|   1|   286|  4493|    0|
    |grp_fir_Pipeline_Time_delay_loop_fu_57  |fir_Pipeline_Time_delay_loop  |        0|   0|  2077|  9656|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                   |                              |        0|   1|  2363| 14149|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+------+----+------+-----------+
    |                         Name                        |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                            |     5|   0|     5|          0|
    |fir_int_int_shift_reg                                |  1024|   0|  1024|          0|
    |grp_fir_Pipeline_MAC_fu_63_ap_start_reg              |     1|   0|     1|          0|
    |grp_fir_Pipeline_Time_delay_loop_fu_57_ap_start_reg  |     1|   0|     1|          0|
    |tmp_s_reg_119                                        |  1024|   0|  1024|          0|
    +-----------------------------------------------------+------+----+------+-----------+
    |Total                                                |  2055|   0|  2055|          0|
    +-----------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 6 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fir_int_int_shift_reg_load = load i1024 %fir_int_int_shift_reg" [fir128_Q5/fir.cpp:29]   --->   Operation 8 'load' 'fir_int_int_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.58ns)   --->   "%call_ln29 = call void @fir_Pipeline_Time_delay_loop, i1024 %fir_int_int_shift_reg_load, i1024 %p_loc" [fir128_Q5/fir.cpp:29]   --->   Operation 9 'call' 'call_ln29' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln29 = call void @fir_Pipeline_Time_delay_loop, i1024 %fir_int_int_shift_reg_load, i1024 %p_loc" [fir128_Q5/fir.cpp:29]   --->   Operation 10 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x"   --->   Operation 11 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc_load = load i1024 %p_loc"   --->   Operation 12 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i32 %x_read"   --->   Operation 13 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = partset i1024 @_ssdm_op_PartSet.i1024.i1024.i8.i32.i32, i1024 %p_loc_load, i8 %trunc_ln260, i32 0, i32 7" [fir128_Q5/fir.cpp:31]   --->   Operation 14 'partset' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln31 = store i1024 %tmp_s, i1024 %fir_int_int_shift_reg" [fir128_Q5/fir.cpp:31]   --->   Operation 15 'store' 'store_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (5.94ns)   --->   "%call_ln31 = call void @fir_Pipeline_MAC, i1024 %tmp_s, i32 %acc_loc" [fir128_Q5/fir.cpp:31]   --->   Operation 16 'call' 'call_ln31' <Predicate = true> <Delay = 5.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln31 = call void @fir_Pipeline_MAC, i1024 %tmp_s, i32 %acc_loc" [fir128_Q5/fir.cpp:31]   --->   Operation 17 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [fir128_Q5/fir.cpp:17]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 23 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_loc_load" [fir128_Q5/fir.cpp:39]   --->   Operation 24 'write' 'write_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [fir128_Q5/fir.cpp:40]   --->   Operation 25 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fir_int_int_shift_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_loc                    (alloca       ) [ 001111]
p_loc                      (alloca       ) [ 011100]
fir_int_int_shift_reg_load (load         ) [ 001000]
call_ln29                  (call         ) [ 000000]
x_read                     (read         ) [ 000000]
p_loc_load                 (load         ) [ 000000]
trunc_ln260                (trunc        ) [ 000000]
tmp_s                      (partset      ) [ 000010]
store_ln31                 (store        ) [ 000000]
call_ln31                  (call         ) [ 000000]
spectopmodule_ln17         (spectopmodule) [ 000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000]
specinterface_ln0          (specinterface) [ 000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000]
specinterface_ln0          (specinterface) [ 000000]
acc_loc_load               (load         ) [ 000000]
write_ln39                 (write        ) [ 000000]
ret_ln40                   (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fir_int_int_shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_Time_delay_loop"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i1024.i1024.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_MAC"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="acc_loc_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_loc/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_loc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="x_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln39_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_fir_Pipeline_Time_delay_loop_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="1024" slack="0"/>
<pin id="60" dir="0" index="2" bw="1024" slack="0"/>
<pin id="61" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fir_Pipeline_MAC_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="1024" slack="0"/>
<pin id="66" dir="0" index="2" bw="32" slack="2"/>
<pin id="67" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="fir_int_int_shift_reg_load_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1024" slack="0"/>
<pin id="71" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_int_int_shift_reg_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_loc_load_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1024" slack="2"/>
<pin id="76" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="trunc_ln260_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_s_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1024" slack="0"/>
<pin id="83" dir="0" index="1" bw="1024" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="0" index="3" bw="1" slack="0"/>
<pin id="86" dir="0" index="4" bw="4" slack="0"/>
<pin id="87" dir="1" index="5" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln31_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1024" slack="0"/>
<pin id="96" dir="0" index="1" bw="1024" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="acc_loc_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="4"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_loc_load/5 "/>
</bind>
</comp>

<comp id="104" class="1005" name="acc_loc_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_loc "/>
</bind>
</comp>

<comp id="110" class="1005" name="p_loc_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1024" slack="0"/>
<pin id="112" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="119" class="1005" name="tmp_s_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1024" slack="1"/>
<pin id="121" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="34" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="80"><net_src comp="44" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="74" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="77" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="81" pin=4"/></net>

<net id="93"><net_src comp="81" pin="5"/><net_sink comp="63" pin=1"/></net>

<net id="98"><net_src comp="81" pin="5"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="100" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="107"><net_src comp="36" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="113"><net_src comp="40" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="122"><net_src comp="81" pin="5"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {5 }
	Port: fir_int_int_shift_reg | {3 }
 - Input state : 
	Port: fir : x | {3 }
	Port: fir : fir_int_int_shift_reg | {1 }
  - Chain level:
	State 1
		call_ln29 : 1
	State 2
	State 3
		tmp_s : 1
		store_ln31 : 2
		call_ln31 : 2
	State 4
	State 5
		write_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_fir_Pipeline_Time_delay_loop_fu_57 |    0    |    0    |   2072  |   5300  |
|          |       grp_fir_Pipeline_MAC_fu_63       |    1    |  1.588  |   310   |   4455  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   read   |            x_read_read_fu_44           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   write  |         write_ln39_write_fu_50         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln260_fu_77           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  partset |               tmp_s_fu_81              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    1    |  1.588  |   2382  |   9755  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|acc_loc_reg_104|   32   |
| p_loc_reg_110 |  1024  |
| tmp_s_reg_119 |  1024  |
+---------------+--------+
|     Total     |  2080  |
+---------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
| grp_fir_Pipeline_MAC_fu_63 |  p1  |   2  | 1024 |  2048  ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |  2048  ||  1.588  ||    9    |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    1   |  2382  |  9755  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |  2080  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |  4462  |  9764  |
+-----------+--------+--------+--------+--------+
