

================================================================
== Vivado HLS Report for 'memory_scanner'
================================================================
* Date:           Wed Jan 20 15:46:51 2016

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        memory_scanner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  3221225473|  3221225473|  3221225474|  3221225474|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------------+------------+----------+-----------+-----------+------------+----------+
        |          |         Latency         | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|     min    |     max    |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------------+------------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  3221225472|  3221225472|         3|          -|          -|  1073741824|    no    |
        +----------+------------+------------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+---------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object|  C Type |
+------------------------+-----+-----+---------+--------------+---------+
|s_axi_AXILiteS_AWVALID  |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_AWREADY  | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_AWADDR   |  in |    8|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WVALID   |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WREADY   | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WDATA    |  in |   32|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WSTRB    |  in |    4|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_ARVALID  |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_ARREADY  | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_ARADDR   |  in |    8|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RVALID   | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RREADY   |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RDATA    | out |   32|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RRESP    | out |    2|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_BVALID   | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_BREADY   |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_BRESP    | out |    2|  s_axi  |   AXILiteS   | pointer |
+------------------------+-----+-----+---------+--------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_16), !map !7

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_15), !map !13

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_14), !map !19

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_13), !map !25

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_12), !map !31

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_11), !map !37

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_10), !map !43

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_9), !map !49

ST_1: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_8), !map !55

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_7), !map !61

ST_1: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_6), !map !67

ST_1: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_5), !map !73

ST_1: stg_17 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_4), !map !79

ST_1: stg_18 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_3), !map !85

ST_1: stg_19 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_2), !map !91

ST_1: stg_20 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_1), !map !97

ST_1: stg_21 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i8* %search_string_0), !map !103

ST_1: stg_22 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ddr), !map !109

ST_1: stg_23 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %count_out) nounwind, !map !115

ST_1: stg_24 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !119

ST_1: stg_25 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

ST_1: stg_26 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i8* %ddr, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_27 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i8* %search_string_0, i8* %search_string_1, i8* %search_string_2, i8* %search_string_3, i8* %search_string_4, i8* %search_string_5, i8* %search_string_6, i8* %search_string_7, i8* %search_string_8, i8* %search_string_9, i8* %search_string_10, i8* %search_string_11, i8* %search_string_12, i8* %search_string_13, i8* %search_string_14, i8* %search_string_15, i8* %search_string_16, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i8* %search_string_0, i8* %search_string_1, i8* %search_string_2, i8* %search_string_3, i8* %search_string_4, i8* %search_string_5, i8* %search_string_6, i8* %search_string_7, i8* %search_string_8, i8* %search_string_9, i8* %search_string_10, i8* %search_string_11, i8* %search_string_12, i8* %search_string_13, i8* %search_string_14, i8* %search_string_15, i8* %search_string_16, [6 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i32* %count_out, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_31 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecWire(i32* %count_out, [7 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_32 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: tmp_9 [1/1] 0.00ns
:28  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

ST_1: stg_34 [1/1] 1.57ns
:29  br label %2


 <State 2>: 8.75ns
ST_2: count [1/1] 0.00ns
:0  %count = phi i32 [ 0, %0 ], [ %count_0_1, %._crit_edge ]

ST_2: search_index [1/1] 0.00ns
:1  %search_index = phi i32 [ 0, %0 ], [ %search_index_0_1, %._crit_edge ]

ST_2: tmp [1/1] 0.00ns
:2  %tmp = phi i32 [ 0, %0 ], [ %count_0_2, %._crit_edge ]

ST_2: j [1/1] 0.00ns
:3  %j = phi i31 [ 0, %0 ], [ %tmp_8, %._crit_edge ]

ST_2: exitcond1 [1/1] 2.50ns
:4  %exitcond1 = icmp eq i31 %j, -1073741824

ST_2: empty_4 [1/1] 0.00ns
:5  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1073741824, i64 1073741824, i64 1073741824)

ST_2: tmp_8 [1/1] 2.44ns
:6  %tmp_8 = add i31 %j, 1

ST_2: stg_42 [1/1] 0.00ns
:7  br i1 %exitcond1, label %1, label %3

ST_2: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = zext i31 %j to i64

ST_2: ddr_addr [1/1] 0.00ns
:1  %ddr_addr = getelementptr i8* %ddr, i64 %tmp_1

ST_2: ddr_load_req [2/2] 8.75ns
:2  %ddr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %ddr_addr, i32 1)

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_9) nounwind

ST_2: stg_47 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_vld.i32P(i32* %count_out, i32 %tmp)

ST_2: stg_48 [1/1] 0.00ns
:2  ret i1 true


 <State 3>: 8.75ns
ST_3: ddr_load_req [1/2] 8.75ns
:2  %ddr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %ddr_addr, i32 1)

ST_3: ddr_addr_read [1/1] 8.75ns
:3  %ddr_addr_read = call i8 @_ssdm_op_Read.m_axi.volatile.i8P(i8* %ddr_addr)

ST_3: tmp_2 [1/1] 0.00ns
:4  %tmp_2 = trunc i32 %search_index to i5

ST_3: stg_52 [1/1] 1.94ns
:5  switch i5 %tmp_2, label %branch16 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
  ]

ST_3: search_string_15_read [1/1] 0.00ns
branch15:0  %search_string_15_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_15)

ST_3: stg_54 [1/1] 1.89ns
branch15:1  br label %._crit_edge

ST_3: search_string_14_read [1/1] 0.00ns
branch14:0  %search_string_14_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_14)

ST_3: stg_56 [1/1] 1.89ns
branch14:1  br label %._crit_edge

ST_3: search_string_13_read [1/1] 0.00ns
branch13:0  %search_string_13_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_13)

ST_3: stg_58 [1/1] 1.89ns
branch13:1  br label %._crit_edge

ST_3: search_string_12_read [1/1] 0.00ns
branch12:0  %search_string_12_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_12)

ST_3: stg_60 [1/1] 1.89ns
branch12:1  br label %._crit_edge

ST_3: search_string_11_read [1/1] 0.00ns
branch11:0  %search_string_11_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_11)

ST_3: stg_62 [1/1] 1.89ns
branch11:1  br label %._crit_edge

ST_3: search_string_10_read [1/1] 0.00ns
branch10:0  %search_string_10_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_10)

ST_3: stg_64 [1/1] 1.89ns
branch10:1  br label %._crit_edge

ST_3: search_string_9_read [1/1] 0.00ns
branch9:0  %search_string_9_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_9)

ST_3: stg_66 [1/1] 1.89ns
branch9:1  br label %._crit_edge

ST_3: search_string_8_read [1/1] 0.00ns
branch8:0  %search_string_8_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_8)

ST_3: stg_68 [1/1] 1.89ns
branch8:1  br label %._crit_edge

ST_3: search_string_7_read [1/1] 0.00ns
branch7:0  %search_string_7_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_7)

ST_3: stg_70 [1/1] 1.89ns
branch7:1  br label %._crit_edge

ST_3: search_string_6_read [1/1] 0.00ns
branch6:0  %search_string_6_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_6)

ST_3: stg_72 [1/1] 1.89ns
branch6:1  br label %._crit_edge

ST_3: search_string_5_read [1/1] 0.00ns
branch5:0  %search_string_5_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_5)

ST_3: stg_74 [1/1] 1.89ns
branch5:1  br label %._crit_edge

ST_3: search_string_4_read [1/1] 0.00ns
branch4:0  %search_string_4_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_4)

ST_3: stg_76 [1/1] 1.89ns
branch4:1  br label %._crit_edge

ST_3: search_string_3_read [1/1] 0.00ns
branch3:0  %search_string_3_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_3)

ST_3: stg_78 [1/1] 1.89ns
branch3:1  br label %._crit_edge

ST_3: search_string_2_read [1/1] 0.00ns
branch2:0  %search_string_2_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_2)

ST_3: stg_80 [1/1] 1.89ns
branch2:1  br label %._crit_edge

ST_3: search_string_1_read [1/1] 0.00ns
branch1:0  %search_string_1_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_1)

ST_3: stg_82 [1/1] 1.89ns
branch1:1  br label %._crit_edge

ST_3: search_string_0_read [1/1] 0.00ns
branch0:0  %search_string_0_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_0)

ST_3: stg_84 [1/1] 1.89ns
branch0:1  br label %._crit_edge

ST_3: search_string_16_read [1/1] 0.00ns
branch16:0  %search_string_16_read = call i8 @_ssdm_op_Read.ap_hs.i8P(i8* %search_string_16)

ST_3: stg_86 [1/1] 1.89ns
branch16:1  br label %._crit_edge


 <State 4>: 7.64ns
ST_4: search_string_load_phi [1/1] 0.00ns
._crit_edge:0  %search_string_load_phi = phi i8 [ %search_string_0_read, %branch0 ], [ %search_string_1_read, %branch1 ], [ %search_string_2_read, %branch2 ], [ %search_string_3_read, %branch3 ], [ %search_string_4_read, %branch4 ], [ %search_string_5_read, %branch5 ], [ %search_string_6_read, %branch6 ], [ %search_string_7_read, %branch7 ], [ %search_string_8_read, %branch8 ], [ %search_string_9_read, %branch9 ], [ %search_string_10_read, %branch10 ], [ %search_string_11_read, %branch11 ], [ %search_string_12_read, %branch12 ], [ %search_string_13_read, %branch13 ], [ %search_string_14_read, %branch14 ], [ %search_string_15_read, %branch15 ], [ %search_string_16_read, %branch16 ]

ST_4: tmp_3 [1/1] 2.00ns
._crit_edge:1  %tmp_3 = icmp eq i8 %ddr_addr_read, %search_string_load_phi

ST_4: tmp_4 [1/1] 2.44ns
._crit_edge:2  %tmp_4 = add nsw i32 %search_index, 1

ST_4: search_index_0 [1/1] 1.37ns
._crit_edge:3  %search_index_0 = select i1 %tmp_3, i32 %tmp_4, i32 0

ST_4: tmp_5 [1/1] 0.00ns
._crit_edge:4  %tmp_5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %search_index_0, i32 4, i32 31)

ST_4: icmp [1/1] 2.46ns
._crit_edge:5  %icmp = icmp sgt i28 %tmp_5, 0

ST_4: count_0 [1/1] 2.44ns
._crit_edge:6  %count_0 = add nsw i32 %count, 1

ST_4: count_0_1 [1/1] 1.37ns
._crit_edge:7  %count_0_1 = select i1 %icmp, i32 %count_0, i32 %count

ST_4: search_index_0_1 [1/1] 1.37ns
._crit_edge:8  %search_index_0_1 = select i1 %icmp, i32 0, i32 %search_index_0

ST_4: count_0_2 [1/1] 1.37ns
._crit_edge:9  %count_0_2 = select i1 %icmp, i32 %count_0, i32 %tmp

ST_4: stg_97 [1/1] 0.00ns
._crit_edge:10  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
