{"vcs1":{"timestamp_begin":1747650574.391633382, "rt":9.39, "ut":9.62, "st":0.58}}
{"vcselab":{"timestamp_begin":1747650583.848815120, "rt":0.40, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747650584.308578592, "rt":0.46, "ut":0.21, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747650573.782143547}
{"VCS_COMP_START_TIME": 1747650573.782143547}
{"VCS_COMP_END_TIME": 1747650584.919143527}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488148}}
{"vcselab": {"peak_mem": 183880}}
