<profile>

<section name = "Vivado HLS Report for 'sandbox_AXIvideo2Mat'" level="0">
<item name = "Date">Wed Jan 27 13:42:17 2016
</item>
<item name = "Version">2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.67, 5.68, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2081283, 2081283, 2081283, 2081283, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_wait_for_start">0, 0, 1, 1, 1, 0, yes</column>
<column name="- loop_height">2081280, 2081280, 1084, -, -, 1920, no</column>
<column name=" + loop_width">1080, 1080, 2, 1, 1, 1080, yes</column>
<column name=" + loop_wait_for_eol">0, 0, 1, 1, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 149</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 306</column>
<column name="Register">-, -, 325, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_370_p2">+, 0, 0, 11, 11, 1</column>
<column name="j_V_fu_382_p2">+, 0, 0, 11, 11, 1</column>
<column name="res_2_fu_444_p3">Select, 0, 0, 32, 1, 32</column>
<column name="ap_sig_bdd_111">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_112">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_124">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_146">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_200">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_216">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_364_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="exitcond2_fu_376_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="not_tmp_6_fu_410_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="ap_sig_bdd_335">or, 0, 0, 1, 1, 1</column>
<column name="axi_last_V_1_mux_fu_403_p2">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_fu_391_p2">or, 0, 0, 1, 1, 1</column>
<column name="res_4_fu_481_p2">or, 0, 0, 44, 32, 2</column>
<column name="tmp_8_fu_420_p2">or, 0, 0, 1, 1, 1</column>
<column name="not_sof_2_fu_397_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">2, 8, 1, 8</column>
<column name="axi_data_V1_reg_172">24, 2, 24, 48</column>
<column name="axi_data_V_1_phi_fu_220_p4">24, 2, 24, 48</column>
<column name="axi_data_V_1_reg_217">24, 2, 24, 48</column>
<column name="axi_data_V_3_reg_309">24, 2, 24, 48</column>
<column name="axi_last_V1_reg_162">1, 2, 1, 2</column>
<column name="axi_last_V_2_reg_262">1, 3, 1, 3</column>
<column name="axi_last_V_3_reg_297">1, 2, 1, 2</column>
<column name="eol_1_phi_fu_209_p4">1, 2, 1, 2</column>
<column name="eol_1_reg_206">1, 2, 1, 2</column>
<column name="eol_2_phi_fu_290_p4">1, 3, 1, 3</column>
<column name="eol_2_reg_286">1, 3, 1, 3</column>
<column name="eol_3_reg_333">1, 2, 1, 2</column>
<column name="eol_phi_fu_254_p4">1, 2, 1, 2</column>
<column name="eol_reg_250">1, 2, 1, 2</column>
<column name="p_1_reg_228">11, 2, 11, 22</column>
<column name="p_Val2_s_phi_fu_278_p4">24, 3, 24, 72</column>
<column name="p_Val2_s_reg_274">24, 3, 24, 72</column>
<column name="p_s_reg_182">11, 2, 11, 22</column>
<column name="res_1_phi_fu_242_p4">32, 2, 32, 64</column>
<column name="res_1_reg_239">32, 2, 32, 64</column>
<column name="res_3_reg_321">32, 2, 32, 64</column>
<column name="res_reg_193">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 0, 1, 0</column>
<column name="axi_data_V1_reg_172">24, 0, 24, 0</column>
<column name="axi_data_V_1_reg_217">24, 0, 24, 0</column>
<column name="axi_data_V_3_reg_309">24, 0, 24, 0</column>
<column name="axi_last_V1_reg_162">1, 0, 1, 0</column>
<column name="axi_last_V_2_reg_262">1, 0, 1, 0</column>
<column name="axi_last_V_3_reg_297">1, 0, 1, 0</column>
<column name="eol_1_reg_206">1, 0, 1, 0</column>
<column name="eol_2_reg_286">1, 0, 1, 0</column>
<column name="eol_3_reg_333">1, 0, 1, 0</column>
<column name="eol_reg_250">1, 0, 1, 0</column>
<column name="exitcond2_reg_516">1, 0, 1, 0</column>
<column name="i_V_reg_511">11, 0, 11, 0</column>
<column name="p_1_reg_228">11, 0, 11, 0</column>
<column name="p_Val2_s_reg_274">24, 0, 24, 0</column>
<column name="p_s_reg_182">11, 0, 11, 0</column>
<column name="res_1_reg_239">32, 0, 32, 0</column>
<column name="res_2_reg_529">32, 0, 32, 0</column>
<column name="res_3_reg_321">32, 0, 32, 0</column>
<column name="res_reg_193">32, 0, 32, 0</column>
<column name="sof_1_fu_112">1, 0, 1, 0</column>
<column name="tmp_6_reg_534">8, 0, 8, 0</column>
<column name="tmp_7_reg_539">8, 0, 8, 0</column>
<column name="tmp_9_reg_544">8, 0, 8, 0</column>
<column name="tmp_data_V_reg_487">24, 0, 24, 0</column>
<column name="tmp_last_V_reg_495">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sandbox_AXIvideo2Mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sandbox_AXIvideo2Mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sandbox_AXIvideo2Mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sandbox_AXIvideo2Mat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, sandbox_AXIvideo2Mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sandbox_AXIvideo2Mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sandbox_AXIvideo2Mat, return value</column>
<column name="AXI_video_strm_V_data_V_2">out, 32, ap_vld, AXI_video_strm_V_data_V_2, pointer</column>
<column name="AXI_video_strm_V_data_V_2_ap_vld">out, 1, ap_vld, AXI_video_strm_V_data_V_2, pointer</column>
<column name="video_in_TDATA">in, 24, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="video_in_TVALID">in, 1, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="video_in_TREADY">out, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="video_in_TDEST">in, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="video_in_TKEEP">in, 3, axis, AXI_video_strm_V_keep_V, pointer</column>
<column name="video_in_TSTRB">in, 3, axis, AXI_video_strm_V_strb_V, pointer</column>
<column name="video_in_TUSER">in, 1, axis, AXI_video_strm_V_user_V, pointer</column>
<column name="video_in_TLAST">in, 1, axis, AXI_video_strm_V_last_V, pointer</column>
<column name="video_in_TID">in, 1, axis, AXI_video_strm_V_id_V, pointer</column>
<column name="img_data_stream_0_V_din">out, 8, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_full_n">in, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_write">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_ap_vld">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_1_V_din">out, 8, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_full_n">in, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_write">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_ap_vld">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_2_V_din">out, 8, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_full_n">in, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_write">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_ap_vld">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
