<stg><name>FFT_stage_spatial_unroll<5></name>


<trans_list>

<trans id="491" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="5" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="6" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="26" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten94 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten94"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %m95 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m95"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="32">
<![CDATA[
entry:2 %k96 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k96"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %add_ln41398 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln41398"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %store_ln0 = store i8 32, i8 %add_ln41398

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %store_ln0 = store i5 0, i5 %k96

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %store_ln0 = store i8 0, i8 %m95

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %store_ln0 = store i5 0, i5 %indvar_flatten94

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln0 = br void %for.inc116.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc116.i:1 %indvar_flatten94_load = load i5 %indvar_flatten94

]]></Node>
<StgValue><ssdm name="indvar_flatten94_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc116.i:29 %add_ln413_2 = add i5 %indvar_flatten94_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln413_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.49:76 %icmp_ln413 = icmp_eq  i5 %indvar_flatten94_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln413"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:80 %store_ln413 = store i5 %add_ln413_2, i5 %indvar_flatten94

]]></Node>
<StgValue><ssdm name="store_ln413"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:81 %br_ln413 = br i1 %icmp_ln413, void %for.inc116.i, void %FFT_stage_spatial_unroll<5>.exit

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc116.i:0 %icmp_ln41697 = phi i1 1, void %entry, i1 %xor_ln416, void %fpga_resource_hint.for.inc113.49

]]></Node>
<StgValue><ssdm name="icmp_ln41697"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc116.i:2 %m95_load = load i8 %m95

]]></Node>
<StgValue><ssdm name="m95_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc116.i:3 %k96_load = load i5 %k96

]]></Node>
<StgValue><ssdm name="k96_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc116.i:4 %add_ln41398_load = load i8 %add_ln41398

]]></Node>
<StgValue><ssdm name="add_ln41398_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc116.i:8 %select_ln413 = select i1 %icmp_ln41697, i5 %k96_load, i5 0

]]></Node>
<StgValue><ssdm name="select_ln413"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc116.i:9 %m = select i1 %icmp_ln41697, i8 %m95_load, i8 %add_ln41398_load

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="5">
<![CDATA[
for.inc116.i:10 %trunc_ln416 = trunc i5 %select_ln413

]]></Node>
<StgValue><ssdm name="trunc_ln416"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:14 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %m, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:15 %tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %select_ln413, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc116.i:16 %lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp, i3 %tmp_6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
for.inc116.i:17 %zext_ln426 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln426"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:18 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %m, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="3">
<![CDATA[
for.inc116.i:19 %or_ln8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3, i2 %tmp_7, i1 1, i3 %tmp_6

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6">
<![CDATA[
for.inc116.i:20 %zext_ln8 = zext i6 %or_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:21 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:22 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:23 %d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr

]]></Node>
<StgValue><ssdm name="d0_real"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:24 %d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr

]]></Node>
<StgValue><ssdm name="d0_imag"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:25 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:26 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:27 %a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:28 %d1_real_7 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1

]]></Node>
<StgValue><ssdm name="d1_real_7"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:24 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:25 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:26 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:27 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:28 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:29 %d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:30 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:31 %d1_14 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1

]]></Node>
<StgValue><ssdm name="d1_14"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.49:72 %k = add i5 %select_ln413, i5 2

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:73 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.inc113.49:74 %xor_ln416 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc113.49:75 %add_ln413 = add i8 %m, i8 32

]]></Node>
<StgValue><ssdm name="add_ln413"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:77 %store_ln413 = store i8 %add_ln413, i8 %add_ln41398

]]></Node>
<StgValue><ssdm name="store_ln413"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:78 %store_ln416 = store i5 %k, i5 %k96

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:79 %store_ln413 = store i8 %m, i8 %m95

]]></Node>
<StgValue><ssdm name="store_ln413"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="96" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="32" op_18_bw="4">
<![CDATA[
for.inc116.i:12 %c = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 1, i4 2, i32 0.92388, i4 4, i32 0.707107, i4 6, i32 0.382683, i4 8, i32 6.12323e-17, i4 10, i32 -0.382683, i4 12, i32 -0.707107, i4 14, i32 -0.92388, i32 <undef>, i4 %trunc_ln416

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="32" op_18_bw="4">
<![CDATA[
for.inc116.i:13 %d = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 -0, i4 2, i32 -0.382683, i4 4, i32 -0.707107, i4 6, i32 -0.92388, i4 8, i32 -1, i4 10, i32 -0.92388, i4 12, i32 -0.707107, i4 14, i32 -0.382683, i32 <undef>, i4 %trunc_ln416

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:23 %d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr

]]></Node>
<StgValue><ssdm name="d0_real"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:24 %d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr

]]></Node>
<StgValue><ssdm name="d0_imag"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:27 %a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:28 %d1_real_7 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1

]]></Node>
<StgValue><ssdm name="d1_real_7"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:28 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:29 %d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:30 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:31 %d1_14 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1

]]></Node>
<StgValue><ssdm name="d1_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="106" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:23 %d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr

]]></Node>
<StgValue><ssdm name="d0_real"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:24 %d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr

]]></Node>
<StgValue><ssdm name="d0_imag"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:27 %a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:28 %d1_real_7 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1

]]></Node>
<StgValue><ssdm name="d1_real_7"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:0 %ac = fmul i32 %a, i32 %c

]]></Node>
<StgValue><ssdm name="ac"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:1 %bd = fmul i32 %d1_real_7, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:2 %ad = fmul i32 %a, i32 %d

]]></Node>
<StgValue><ssdm name="ad"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:3 %bc = fmul i32 %d1_real_7, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="32" op_18_bw="4">
<![CDATA[
fpga_resource_hint.for.inc113.49:22 %tw = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 0.980785, i4 2, i32 0.83147, i4 4, i32 0.55557, i4 6, i32 0.19509, i4 8, i32 -0.19509, i4 10, i32 -0.55557, i4 12, i32 -0.83147, i4 14, i32 -0.980785, i32 <undef>, i4 %trunc_ln416

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="32" op_18_bw="4">
<![CDATA[
fpga_resource_hint.for.inc113.49:23 %tw_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 -0.19509, i4 2, i32 -0.55557, i4 4, i32 -0.83147, i4 6, i32 -0.980785, i4 8, i32 -0.980785, i4 10, i32 -0.83147, i4 12, i32 -0.55557, i4 14, i32 -0.19509, i32 <undef>, i4 %trunc_ln416

]]></Node>
<StgValue><ssdm name="tw_14"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:28 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:29 %d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:30 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:31 %d1_14 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1

]]></Node>
<StgValue><ssdm name="d1_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc116.i:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc116.i:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc116.i:7 %specperformance_ln414 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specperformance_ln414"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc116.i:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
for.inc116.i:30 %switch_ln14 = switch i4 %trunc_ln416, void %fpga_resource_hint.if.then4.i.51, i4 8, void %if.then.i.i, i4 0, void %fpga_resource_hint.for.inc113.49

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:0 %ac = fmul i32 %a, i32 %c

]]></Node>
<StgValue><ssdm name="ac"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:1 %bd = fmul i32 %d1_real_7, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:2 %ad = fmul i32 %a, i32 %d

]]></Node>
<StgValue><ssdm name="ad"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:3 %bc = fmul i32 %d1_real_7, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:32 %ac_3 = fmul i32 %d1, i32 %tw

]]></Node>
<StgValue><ssdm name="ac_3"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:33 %bd_3 = fmul i32 %d1_14, i32 %tw_14

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:34 %ad_3 = fmul i32 %d1, i32 %tw_14

]]></Node>
<StgValue><ssdm name="ad_3"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:35 %bc_3 = fmul i32 %d1_14, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:0 %bitcast_ln17 = bitcast i32 %a

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i.i:1 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln17, i32 31

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i.i:2 %xor_ln17 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="32">
<![CDATA[
if.then.i.i:3 %trunc_ln17 = trunc i32 %bitcast_ln17

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
if.then.i.i:4 %xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln17, i31 %trunc_ln17

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:5 %d1_imag_7 = bitcast i32 %xor_ln

]]></Node>
<StgValue><ssdm name="d1_imag_7"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:6 %br_ln18 = br void %fpga_resource_hint.for.inc113.49

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.51:4 %rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin18_i"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:7 %rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin18_i

]]></Node>
<StgValue><ssdm name="rend22_i"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.51:8 %rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin19_i"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:11 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin19_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.51:12 %br_ln31 = br void %fpga_resource_hint.for.inc113.49

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:38 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_9, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:42 %specfucore_ln21 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_9, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln21"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="149" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:0 %ac = fmul i32 %a, i32 %c

]]></Node>
<StgValue><ssdm name="ac"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:1 %bd = fmul i32 %d1_real_7, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:2 %ad = fmul i32 %a, i32 %d

]]></Node>
<StgValue><ssdm name="ad"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:3 %bc = fmul i32 %d1_real_7, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:32 %ac_3 = fmul i32 %d1, i32 %tw

]]></Node>
<StgValue><ssdm name="ac_3"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:33 %bd_3 = fmul i32 %d1_14, i32 %tw_14

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:34 %ad_3 = fmul i32 %d1, i32 %tw_14

]]></Node>
<StgValue><ssdm name="ad_3"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:35 %bc_3 = fmul i32 %d1_14, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="157" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:0 %ac = fmul i32 %a, i32 %c

]]></Node>
<StgValue><ssdm name="ac"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:1 %bd = fmul i32 %d1_real_7, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:2 %ad = fmul i32 %a, i32 %d

]]></Node>
<StgValue><ssdm name="ad"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:3 %bc = fmul i32 %d1_real_7, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:32 %ac_3 = fmul i32 %d1, i32 %tw

]]></Node>
<StgValue><ssdm name="ac_3"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:33 %bd_3 = fmul i32 %d1_14, i32 %tw_14

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:34 %ad_3 = fmul i32 %d1, i32 %tw_14

]]></Node>
<StgValue><ssdm name="ad_3"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:35 %bc_3 = fmul i32 %d1_14, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="165" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:0 %ac = fmul i32 %a, i32 %c

]]></Node>
<StgValue><ssdm name="ac"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:1 %bd = fmul i32 %d1_real_7, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:2 %ad = fmul i32 %a, i32 %d

]]></Node>
<StgValue><ssdm name="ad"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:3 %bc = fmul i32 %d1_real_7, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:32 %ac_3 = fmul i32 %d1, i32 %tw

]]></Node>
<StgValue><ssdm name="ac_3"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:33 %bd_3 = fmul i32 %d1_14, i32 %tw_14

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:34 %ad_3 = fmul i32 %d1, i32 %tw_14

]]></Node>
<StgValue><ssdm name="ad_3"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:35 %bc_3 = fmul i32 %d1_14, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="173" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:0 %ac = fmul i32 %a, i32 %c

]]></Node>
<StgValue><ssdm name="ac"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:1 %bd = fmul i32 %d1_real_7, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:2 %ad = fmul i32 %a, i32 %d

]]></Node>
<StgValue><ssdm name="ad"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:3 %bc = fmul i32 %d1_real_7, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:32 %ac_3 = fmul i32 %d1, i32 %tw

]]></Node>
<StgValue><ssdm name="ac_3"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:33 %bd_3 = fmul i32 %d1_14, i32 %tw_14

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:34 %ad_3 = fmul i32 %d1, i32 %tw_14

]]></Node>
<StgValue><ssdm name="ad_3"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:35 %bc_3 = fmul i32 %d1_14, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="181" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:0 %ac = fmul i32 %a, i32 %c

]]></Node>
<StgValue><ssdm name="ac"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:1 %bd = fmul i32 %d1_real_7, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:2 %ad = fmul i32 %a, i32 %d

]]></Node>
<StgValue><ssdm name="ad"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:3 %bc = fmul i32 %d1_real_7, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:32 %ac_3 = fmul i32 %d1, i32 %tw

]]></Node>
<StgValue><ssdm name="ac_3"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:33 %bd_3 = fmul i32 %d1_14, i32 %tw_14

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:34 %ad_3 = fmul i32 %d1, i32 %tw_14

]]></Node>
<StgValue><ssdm name="ad_3"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:35 %bc_3 = fmul i32 %d1_14, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="189" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:0 %ac = fmul i32 %a, i32 %c

]]></Node>
<StgValue><ssdm name="ac"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:1 %bd = fmul i32 %d1_real_7, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:2 %ad = fmul i32 %a, i32 %d

]]></Node>
<StgValue><ssdm name="ad"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:3 %bc = fmul i32 %d1_real_7, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:32 %ac_3 = fmul i32 %d1, i32 %tw

]]></Node>
<StgValue><ssdm name="ac_3"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:33 %bd_3 = fmul i32 %d1_14, i32 %tw_14

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:34 %ad_3 = fmul i32 %d1, i32 %tw_14

]]></Node>
<StgValue><ssdm name="ad_3"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:35 %bc_3 = fmul i32 %d1_14, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="197" st_id="13" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:32 %ac_3 = fmul i32 %d1, i32 %tw

]]></Node>
<StgValue><ssdm name="ac_3"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:33 %bd_3 = fmul i32 %d1_14, i32 %tw_14

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:34 %ad_3 = fmul i32 %d1, i32 %tw_14

]]></Node>
<StgValue><ssdm name="ad_3"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:35 %bc_3 = fmul i32 %d1_14, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="203" st_id="14" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="207" st_id="15" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="211" st_id="16" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="215" st_id="17" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="219" st_id="18" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="223" st_id="19" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="227" st_id="20" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="231" st_id="21" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="235" st_id="22" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="236" st_id="22" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="239" st_id="23" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="243" st_id="24" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="247" st_id="25" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="251" st_id="26" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:5 %d1_real = fsub i32 %ac, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then4.i.51:6 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.51:9 %d1_imag = fadd i32 %ad, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln416" val="!8"/>
<literal name="trunc_ln416" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then4.i.51:10 %specfucore_ln21 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln21"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:37 %d1_real_9 = fsub i32 %ac_3, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:41 %d1_imag_9 = fadd i32 %ad_3, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:0 %d1_real_8 = phi i32 %d1_real_7, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.51, i32 %a, void %for.inc116.i

]]></Node>
<StgValue><ssdm name="d1_real_8"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:1 %d1_imag_8 = phi i32 %d1_imag_7, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.51, i32 %d1_real_7, void %for.inc116.i

]]></Node>
<StgValue><ssdm name="d1_imag_8"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="261" st_id="27" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="262" st_id="27" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="263" st_id="27" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="264" st_id="27" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="266" st_id="27" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="267" st_id="28" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="268" st_id="28" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="272" st_id="28" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="273" st_id="28" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="275" st_id="29" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="279" st_id="29" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="280" st_id="29" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="281" st_id="29" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="282" st_id="29" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="283" st_id="30" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="291" st_id="31" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="292" st_id="31" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="294" st_id="31" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="296" st_id="31" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="297" st_id="31" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="298" st_id="31" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="299" st_id="32" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="300" st_id="32" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="301" st_id="32" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="302" st_id="32" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="303" st_id="32" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="304" st_id="32" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="305" st_id="32" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="306" st_id="32" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="307" st_id="33" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="308" st_id="33" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="309" st_id="33" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="310" st_id="33" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="311" st_id="33" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="312" st_id="33" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="313" st_id="33" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="314" st_id="33" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="315" st_id="34" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="316" st_id="34" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="317" st_id="34" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="318" st_id="34" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="319" st_id="34" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="320" st_id="34" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="321" st_id="34" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="322" st_id="34" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="323" st_id="35" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="325" st_id="35" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="326" st_id="35" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="327" st_id="35" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="328" st_id="35" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="329" st_id="35" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="331" st_id="36" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="332" st_id="36" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="333" st_id="36" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="334" st_id="36" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="335" st_id="36" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="336" st_id="36" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="337" st_id="36" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="338" st_id="36" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="339" st_id="37" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="340" st_id="37" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="341" st_id="37" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="342" st_id="37" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="343" st_id="37" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="344" st_id="37" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="345" st_id="37" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="346" st_id="37" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="347" st_id="38" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="353" st_id="38" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="355" st_id="39" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="356" st_id="39" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="357" st_id="39" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="358" st_id="39" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="359" st_id="39" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="360" st_id="39" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="361" st_id="39" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="362" st_id="39" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="363" st_id="40" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:3 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="364" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:4 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="365" st_id="40" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:7 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="366" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:8 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="367" st_id="40" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:11 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="368" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:12 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="369" st_id="40" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:15 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="370" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:16 %specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln39"/></StgValue>
</operation>

<operation id="371" st_id="40" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:45 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="372" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:46 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_3, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="373" st_id="40" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:49 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="374" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:50 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_3, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="375" st_id="40" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:53 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="376" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:54 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_3, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="377" st_id="40" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:57 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>

<operation id="378" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:58 %specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_3, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln39"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="379" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:18 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr"/></StgValue>
</operation>

<operation id="380" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:19 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr"/></StgValue>
</operation>

<operation id="381" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:60 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr"/></StgValue>
</operation>

<operation id="382" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:61 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr"/></StgValue>
</operation>

<operation id="383" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:64 %store_ln47 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="384" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:66 %store_ln47 = store i32 %d2_real_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="385" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:68 %store_ln47 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="386" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.49:70 %store_ln47 = store i32 %d2_imag_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="387" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:2 %rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin17_i"/></StgValue>
</operation>

<operation id="388" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:5 %rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin17_i

]]></Node>
<StgValue><ssdm name="rend18_i"/></StgValue>
</operation>

<operation id="389" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:6 %rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin15_i"/></StgValue>
</operation>

<operation id="390" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:9 %rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin15_i

]]></Node>
<StgValue><ssdm name="rend16_i"/></StgValue>
</operation>

<operation id="391" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:10 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="392" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:13 %rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend14_i"/></StgValue>
</operation>

<operation id="393" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:14 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="394" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:17 %rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend12_i"/></StgValue>
</operation>

<operation id="395" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:20 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2"/></StgValue>
</operation>

<operation id="396" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:21 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2"/></StgValue>
</operation>

<operation id="397" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:36 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="398" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:39 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="399" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:40 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="400" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:43 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="401" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:44 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="402" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:47 %rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend6_i"/></StgValue>
</operation>

<operation id="403" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:48 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="404" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:51 %rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend4_i"/></StgValue>
</operation>

<operation id="405" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:52 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="406" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:55 %rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend2_i"/></StgValue>
</operation>

<operation id="407" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:56 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="408" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.49:59 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="409" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:62 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2"/></StgValue>
</operation>

<operation id="410" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.49:63 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2"/></StgValue>
</operation>

<operation id="411" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:65 %store_ln48 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="412" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:67 %store_ln48 = store i32 %d3_real_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="413" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:69 %store_ln48 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="414" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.49:71 %store_ln48 = store i32 %d3_imag_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="415" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0">
<![CDATA[
FFT_stage_spatial_unroll<5>.exit:0 %ret_ln413 = ret

]]></Node>
<StgValue><ssdm name="ret_ln413"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
