
*** Running vivado
    with args -log soc_lite_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_lite_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source soc_lite_top.tcl -notrace
Command: synth_design -top soc_lite_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 119510 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1851.672 ; gain = 201.688 ; free physical = 3649 ; free virtual = 9572
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:67]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-119487-nb/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-119487-nb/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'key_filter' [/home/ysyx/zzq/Code/Verilog/key/key_filter.v:23]
	Parameter CNT_MAX bound to: 21'b111101000010001111111 
INFO: [Synth 8-6155] done synthesizing module 'key_filter' (2#1) [/home/ysyx/zzq/Code/Verilog/key/key_filter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Loog' [/home/ysyx/zzq/Code/LoogArch/paper_code2/Loog.v:15]
INFO: [Synth 8-6157] synthesizing module 'PreIF' [/home/ysyx/zzq/Code/LoogArch/paper_code2/PreIF.v:19]
INFO: [Synth 8-6155] done synthesizing module 'PreIF' (3#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/PreIF.v:19]
INFO: [Synth 8-6157] synthesizing module 'IfStage' [/home/ysyx/zzq/Code/LoogArch/paper_code2/IfStage.v:15]
INFO: [Synth 8-6157] synthesizing module 'Preif_IF' [/home/ysyx/zzq/Code/LoogArch/paper_code2/Preif_IF.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Preif_IF' (4#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/Preif_IF.v:15]
INFO: [Synth 8-6157] synthesizing module 'IF' [/home/ysyx/zzq/Code/LoogArch/paper_code2/IF.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IF' (5#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/IF.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IfStage' (6#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/IfStage.v:15]
INFO: [Synth 8-6157] synthesizing module 'Icache' [/home/ysyx/zzq/Code/LoogArch/paper_code2/Icache.v:15]
INFO: [Synth 8-6157] synthesizing module 'IcacheGroup' [/home/ysyx/zzq/Code/LoogArch/paper_code2/IcacheGroup.v:15]
INFO: [Synth 8-6155] done synthesizing module 'IcacheGroup' (7#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/IcacheGroup.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Icache' (8#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/Icache.v:15]
INFO: [Synth 8-6157] synthesizing module 'Data_Relevant' [/home/ysyx/zzq/Code/LoogArch/paper_code2/Data_Relevant.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Data_Relevant' (9#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/Data_Relevant.v:21]
INFO: [Synth 8-6157] synthesizing module 'Lanuch' [/home/ysyx/zzq/Code/LoogArch/paper_code2/Lanuch.v:17]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [/home/ysyx/zzq/Code/LoogArch/paper_code2/IF_ID.v:15]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (10#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/IF_ID.v:15]
INFO: [Synth 8-6157] synthesizing module 'ID' [/home/ysyx/zzq/Code/LoogArch/paper_code2/ID.v:35]
INFO: [Synth 8-6157] synthesizing module 'SignProduce' [/home/ysyx/zzq/Code/LoogArch/paper_code2/SignProduce.v:15]
INFO: [Synth 8-6157] synthesizing module 'OpDecoder' [/home/ysyx/zzq/Code/LoogArch/paper_code2/OpDecoder.v:17]
INFO: [Synth 8-6157] synthesizing module 'decoder_6_64' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/myCPU/tools.v:40]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6_64' (11#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/myCPU/tools.v:40]
INFO: [Synth 8-6157] synthesizing module 'decoder_4_16' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/myCPU/tools.v:14]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4_16' (12#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/myCPU/tools.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_4' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/myCPU/tools.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_4' (13#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/myCPU/tools.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_5_32' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/myCPU/tools.v:27]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5_32' (14#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/myCPU/tools.v:27]
INFO: [Synth 8-6155] done synthesizing module 'OpDecoder' (15#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/OpDecoder.v:17]
INFO: [Synth 8-6157] synthesizing module 'IndetifyInstType' [/home/ysyx/zzq/Code/LoogArch/paper_code2/IndetifyInstType.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IndetifyInstType' (16#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/IndetifyInstType.v:18]
INFO: [Synth 8-6155] done synthesizing module 'SignProduce' (17#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/SignProduce.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ID' (18#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/ID.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Lanuch' (19#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/Lanuch.v:17]
INFO: [Synth 8-6157] synthesizing module 'Reg_File_Box' [/home/ysyx/zzq/Code/LoogArch/paper_code2/Reg_File_Box.v:15]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [/home/ysyx/zzq/Code/LoogArch/paper_code2/Reg_File.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (20#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/Reg_File.v:2]
INFO: [Synth 8-6157] synthesizing module 'Csr' [/home/ysyx/zzq/Code/LoogArch/paper_code2/Csr.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Csr' (21#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/Csr.v:28]
INFO: [Synth 8-6157] synthesizing module 'CountReg' [/home/ysyx/zzq/Code/LoogArch/paper_code2/CountReg.v:16]
INFO: [Synth 8-6155] done synthesizing module 'CountReg' (22#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/CountReg.v:16]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File_Box' (23#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/Reg_File_Box.v:15]
INFO: [Synth 8-6157] synthesizing module 'ExStage' [/home/ysyx/zzq/Code/LoogArch/paper_code2/ExStage.v:16]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [/home/ysyx/zzq/Code/LoogArch/paper_code2/ID_EX.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (24#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/ID_EX.v:15]
INFO: [Synth 8-6157] synthesizing module 'EX' [/home/ysyx/zzq/Code/LoogArch/paper_code2/EX.v:19]
INFO: [Synth 8-6157] synthesizing module 'Arith_Logic_Unit' [/home/ysyx/zzq/Code/LoogArch/paper_code2/Arith_Logic_Unit.v:16]
INFO: [Synth 8-6157] synthesizing module 'wallace_mul' [/home/ysyx/zzq/Code/LoogArch/paper_code2/wallace_mul.v:3]
INFO: [Synth 8-6157] synthesizing module 'booth_4' [/home/ysyx/zzq/Code/LoogArch/paper_code2/wallace_mul.v:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_4' (25#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/wallace_mul.v:58]
INFO: [Synth 8-6157] synthesizing module 'csa4' [/home/ysyx/zzq/Code/LoogArch/paper_code2/wallace_mul.v:77]
INFO: [Synth 8-6155] done synthesizing module 'csa4' (26#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/wallace_mul.v:77]
INFO: [Synth 8-6157] synthesizing module 'csa5' [/home/ysyx/zzq/Code/LoogArch/paper_code2/wallace_mul.v:95]
INFO: [Synth 8-6155] done synthesizing module 'csa5' (27#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/wallace_mul.v:95]
INFO: [Synth 8-6155] done synthesizing module 'wallace_mul' (28#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/wallace_mul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Arith_Logic_Unit' (29#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/Arith_Logic_Unit.v:16]
INFO: [Synth 8-6155] done synthesizing module 'EX' (30#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/EX.v:19]
INFO: [Synth 8-6157] synthesizing module 'Div' [/home/ysyx/zzq/Code/LoogArch/paper_code2/Div.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Div' (31#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/Div.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ExStage' (32#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/ExStage.v:16]
INFO: [Synth 8-6157] synthesizing module 'MemStage' [/home/ysyx/zzq/Code/LoogArch/paper_code2/MemStage.v:15]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [/home/ysyx/zzq/Code/LoogArch/paper_code2/EX_MEM.v:15]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (33#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/EX_MEM.v:15]
INFO: [Synth 8-6157] synthesizing module 'MEM' [/home/ysyx/zzq/Code/LoogArch/paper_code2/MEM.v:18]
INFO: [Synth 8-226] default block is never used [/home/ysyx/zzq/Code/LoogArch/paper_code2/MEM.v:154]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (34#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/MEM.v:18]
INFO: [Synth 8-6155] done synthesizing module 'MemStage' (35#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/MemStage.v:15]
INFO: [Synth 8-6157] synthesizing module 'WbStage' [/home/ysyx/zzq/Code/LoogArch/paper_code2/WbStage.v:15]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [/home/ysyx/zzq/Code/LoogArch/paper_code2/MEM_WB.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (36#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/MEM_WB.v:15]
INFO: [Synth 8-6157] synthesizing module 'WB' [/home/ysyx/zzq/Code/LoogArch/paper_code2/WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'WB' (37#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'WbStage' (38#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/WbStage.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Loog' (39#1) [/home/ysyx/zzq/Code/LoogArch/paper_code2/Loog.v:15]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-119487-nb/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (40#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-119487-nb/realtime/inst_ram_stub.v:6]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (9) of module 'inst_ram' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:285]
INFO: [Synth 8-6157] synthesizing module 'bridge_1x2' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v:52]
INFO: [Synth 8-6155] done synthesizing module 'bridge_1x2' (41#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v:52]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-119487-nb/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (42#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-119487-nb/realtime/data_ram_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (9) of module 'data_ram' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:327]
INFO: [Synth 8-6157] synthesizing module 'confreg' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:75]
	Parameter SIMULATION bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element confreg_uart_data_reg was removed.  [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:319]
WARNING: [Synth 8-6014] Unused sequential element confreg_uart_valid_reg was removed.  [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:320]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (43#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:75]
INFO: [Synth 8-6157] synthesizing module 'Clk_Div_Ms_S' [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Clk_Div/Clk_Div_Ms_S.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div_ms' [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Clk_Div/clk_div_ms.v:23]
	Parameter CNT_MAX bound to: 16'b1100001101001111 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_ms' (44#1) [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Clk_Div/clk_div_ms.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div10' [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Clk_Div/clk_div10.v:23]
	Parameter CNT_MAX bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'clk_div10' (45#1) [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Clk_Div/clk_div10.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Div_Ms_S' (46#1) [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Clk_Div/Clk_Div_Ms_S.v:23]
WARNING: [Synth 8-7023] instance 'CDMS' of module 'Clk_Div_Ms_S' has 7 connections declared, but only 6 given [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:356]
INFO: [Synth 8-6157] synthesizing module 'LED_display' [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Led_Display/LED_display.v:23]
	Parameter LED_CNT_MAX bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'res' should be on the sensitivity list [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Led_Display/LED_display.v:97]
INFO: [Synth 8-6157] synthesizing module 'LED_show' [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Led_Display/LED_show.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_show' (47#1) [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Led_Display/LED_show.v:23]
WARNING: [Synth 8-567] referenced signal 'rst_l' should be on the sensitivity list [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Led_Display/LED_display.v:131]
WARNING: [Synth 8-567] referenced signal 'rst_l' should be on the sensitivity list [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Led_Display/LED_display.v:142]
INFO: [Synth 8-6155] done synthesizing module 'LED_display' (48#1) [/home/ysyx/zzq/Code/Verilog/module_used _copy/Module_Led_Display/LED_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_colorbat' [/home/ysyx/zzq/Code/Verilog/vga/vga_colorbat.v:15]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [/home/ysyx/zzq/Code/Verilog/vga/vga_drive.v:15]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (49#1) [/home/ysyx/zzq/Code/Verilog/vga/vga_drive.v:15]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [/home/ysyx/zzq/Code/Verilog/vga/vga_display.v:15]
	Parameter H_DISP bound to: 10'b1010000000 
	Parameter V_DISP bound to: 10'b0111100000 
	Parameter PIXEL_BLOCK_LEN bound to: 5'b01000 
	Parameter PIXEL_BLOCK_HNUM bound to: 10'b0001010000 
	Parameter PIXEL_BLOCK_VNUM bound to: 10'b0000111100 
INFO: [Synth 8-6157] synthesizing module 'video_ram' [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-119487-nb/realtime/video_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'video_ram' (50#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-119487-nb/realtime/video_ram_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (12) of module 'video_ram' [/home/ysyx/zzq/Code/Verilog/vga/vga_display.v:78]
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (51#1) [/home/ysyx/zzq/Code/Verilog/vga/vga_display.v:15]
INFO: [Synth 8-6155] done synthesizing module 'vga_colorbat' (52#1) [/home/ysyx/zzq/Code/Verilog/vga/vga_colorbat.v:15]
WARNING: [Synth 8-3848] Net btn_key_row in module/entity soc_lite_top does not have driver. [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:102]
WARNING: [Synth 8-3848] Net btn_step in module/entity soc_lite_top does not have driver. [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:100]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (53#1) [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:67]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[31]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[30]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[29]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[28]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[27]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[26]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[25]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[24]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[23]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[22]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[21]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[20]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[19]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[18]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[17]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[16]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[15]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[14]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[1]
WARNING: [Synth 8-3331] design vga_display has unconnected port cpu_video_rwaddr_i[0]
WARNING: [Synth 8-3331] design vga_display has unconnected port rst_n
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_xpos_i[2]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_xpos_i[1]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_xpos_i[0]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos_i[2]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos_i[1]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos_i[0]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[16]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[134]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[133]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[132]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[131]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[130]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[129]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[128]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[127]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[126]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[125]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[124]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[123]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[122]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[121]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[120]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[119]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[118]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[117]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[116]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[115]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[114]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[113]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[112]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[111]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[110]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[109]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[108]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[107]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[106]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[105]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[104]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[103]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[31]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[30]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[29]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[28]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[27]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[26]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[25]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[24]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[23]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[22]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[21]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[20]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[19]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[18]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[17]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[16]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[15]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[14]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[13]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[12]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[11]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[10]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[9]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[8]
WARNING: [Synth 8-3331] design WB has unconnected port mw_to_ibus[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.391 ; gain = 293.406 ; free physical = 3640 ; free virtual = 9566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1961.203 ; gain = 311.219 ; free physical = 3650 ; free virtual = 9575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1961.203 ; gain = 311.219 ; free physical = 3650 ; free virtual = 9575
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1961.203 ; gain = 0.000 ; free physical = 3618 ; free virtual = 9543
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/ip/video_ram/video_ram/video_ram_in_context.xdc] for cell 'vga_colorbat_item/vga_diplay_item/video_ram_item'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/ip/video_ram/video_ram/video_ram_in_context.xdc] for cell 'vga_colorbat_item/vga_diplay_item/video_ram_item'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc]
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.734 ; gain = 0.000 ; free physical = 3445 ; free virtual = 9372
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2196.734 ; gain = 0.000 ; free physical = 3445 ; free virtual = 9372
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2196.734 ; gain = 546.750 ; free physical = 3614 ; free virtual = 9540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2196.734 ; gain = 546.750 ; free physical = 3614 ; free virtual = 9540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for inst_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_colorbat_item/vga_diplay_item/video_ram_item. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2196.734 ; gain = 546.750 ; free physical = 3614 ; free virtual = 9540
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2196.734 ; gain = 546.750 ; free physical = 3590 ; free virtual = 9519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |EX                |           2|     17802|
|2     |ExStage__GC0      |           1|      2984|
|3     |Loog__GCB0        |           1|     38338|
|4     |Loog__GCB1        |           1|     13056|
|5     |Loog__GCB2        |           1|     33105|
|6     |soc_lite_top__GC0 |           1|     10103|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   4 Input     64 Bit         XORs := 10    
	   2 Input     64 Bit         XORs := 20    
	   3 Input     64 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              692 Bit    Registers := 1     
	              620 Bit    Registers := 1     
	              538 Bit    Registers := 1     
	              166 Bit    Registers := 1     
	               32 Bit    Registers := 150   
	               21 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input    166 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 68    
	   3 Input     64 Bit        Muxes := 34    
	  71 Input     44 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 494   
	   2 Input     21 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 15    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	  57 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	  19 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 34    
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 398   
	   9 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module booth_4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module booth_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module csa4__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     64 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
Module csa5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   3 Input     64 Bit         XORs := 2     
Module csa4__2 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     64 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
Module csa5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   3 Input     64 Bit         XORs := 2     
Module csa4__3 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     64 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
Module csa4__4 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     64 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
Module csa4 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     64 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
Module wallace_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
Module Arith_Logic_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module EX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	              692 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 7     
Module Reg_File 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 191   
	   2 Input      1 Bit        Muxes := 256   
Module Csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 30    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 48    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 34    
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	              620 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MEM__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	              538 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module WB__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module WB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module WbStage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     82 Bit        Muxes := 2     
Module Data_Relevant 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	              166 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    166 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IndetifyInstType__1 
Detailed RTL Component Info : 
+---Muxes : 
	  71 Input     44 Bit        Muxes := 1     
	  57 Input      5 Bit        Muxes := 1     
Module ID__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module IndetifyInstType 
Detailed RTL Component Info : 
+---Muxes : 
	  71 Input     44 Bit        Muxes := 1     
	  57 Input      5 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module Lanuch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IcacheGroup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 52    
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 2     
Module IcacheGroup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 52    
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 2     
Module IcacheGroup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 52    
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 2     
Module IcacheGroup 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 52    
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 2     
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module Preif_IF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module IF 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreIF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module key_filter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module key_filter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module key_filter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module key_filter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module key_filter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module key_filter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module key_filter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module key_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module bridge_1x2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module clk_div_ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_div10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LED_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module vga_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[0]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[1]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[2]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[3]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[4]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[5]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[6]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[7]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[8]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[9]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[10]' (FDRE) to 'RFI/CsrI/estat_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/estat_reg_reg[10]' (FDRE) to 'RFI/CsrI/estat_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[11]' (FDRE) to 'RFI/CsrI/estat_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[12]' (FDRE) to 'RFI/CsrI/estat_reg_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RFI/CsrI /\estat_reg_reg[12] )
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[13]' (FDRE) to 'RFI/CsrI/estat_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/estat_reg_reg[13]' (FDRE) to 'RFI/CsrI/estat_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[14]' (FDRE) to 'RFI/CsrI/estat_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/estat_reg_reg[14]' (FDRE) to 'RFI/CsrI/estat_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[15]' (FDRE) to 'RFI/CsrI/estat_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/estat_reg_reg[15]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[16]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[17]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[18]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[19]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[20]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[21]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[22]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[23]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[24]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[25]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[26]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[27]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[28]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[29]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[30]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'RFI/CsrI/ticlr_reg_reg[31]' (FDRE) to 'RFI/CsrI/estat_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RFI/CsrI /\estat_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][0]' (FDE) to 'RFI/RFI/Regs_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][1]' (FDE) to 'RFI/RFI/Regs_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][2]' (FDE) to 'RFI/RFI/Regs_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][3]' (FDE) to 'RFI/RFI/Regs_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][4]' (FDE) to 'RFI/RFI/Regs_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][5]' (FDE) to 'RFI/RFI/Regs_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][6]' (FDE) to 'RFI/RFI/Regs_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][7]' (FDE) to 'RFI/RFI/Regs_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][8]' (FDE) to 'RFI/RFI/Regs_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][9]' (FDE) to 'RFI/RFI/Regs_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][10]' (FDE) to 'RFI/RFI/Regs_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][11]' (FDE) to 'RFI/RFI/Regs_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][12]' (FDE) to 'RFI/RFI/Regs_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][13]' (FDE) to 'RFI/RFI/Regs_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][14]' (FDE) to 'RFI/RFI/Regs_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][15]' (FDE) to 'RFI/RFI/Regs_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][16]' (FDE) to 'RFI/RFI/Regs_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][17]' (FDE) to 'RFI/RFI/Regs_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][18]' (FDE) to 'RFI/RFI/Regs_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][19]' (FDE) to 'RFI/RFI/Regs_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][20]' (FDE) to 'RFI/RFI/Regs_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][21]' (FDE) to 'RFI/RFI/Regs_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][22]' (FDE) to 'RFI/RFI/Regs_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][23]' (FDE) to 'RFI/RFI/Regs_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][24]' (FDE) to 'RFI/RFI/Regs_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][25]' (FDE) to 'RFI/RFI/Regs_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][26]' (FDE) to 'RFI/RFI/Regs_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][27]' (FDE) to 'RFI/RFI/Regs_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][28]' (FDE) to 'RFI/RFI/Regs_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][29]' (FDE) to 'RFI/RFI/Regs_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'RFI/RFI/Regs_reg[0][30]' (FDE) to 'RFI/RFI/Regs_reg[0][31]'
WARNING: [Synth 8-3917] design Loog__GCB1 has port excep_to_csr_obus[40] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB1 has port excep_to_csr_obus[39] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB1 has port excep_to_csr_obus[38] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB1 has port excep_to_csr_obus[37] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB1 has port excep_to_csr_obus[36] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB1 has port excep_to_csr_obus[35] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB1 has port excep_to_csr_obus[34] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB1 has port excep_to_csr_obus[33] driven by constant 0
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[163] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[162] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[161] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[160] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[159] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[158] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[157] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[156] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[155] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[154] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[152] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[151] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[150] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[149] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[148] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[147] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[82] driven by constant 1
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[80] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[79] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[78] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[77] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[76] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[75] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[74] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[73] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[72] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[71] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[69] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[68] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[67] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[66] driven by constant 0
WARNING: [Synth 8-3917] design Loog__GCB2 has port to_next_obus[65] driven by constant 0
INFO: [Synth 8-3886] merging instance 'IfStageI/Preif_IFI/pc1_o_reg[0]' (FDRE) to 'IfStageI/Preif_IFI/pc2_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[0]' (FDRE) to 'u_confreg/simu_flag_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[1]' (FDRE) to 'u_confreg/simu_flag_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[2]' (FDRE) to 'u_confreg/simu_flag_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[3]' (FDRE) to 'u_confreg/simu_flag_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[4]' (FDRE) to 'u_confreg/simu_flag_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[5]' (FDRE) to 'u_confreg/simu_flag_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[6]' (FDRE) to 'u_confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[7]' (FDRE) to 'u_confreg/simu_flag_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[8]' (FDRE) to 'u_confreg/simu_flag_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[9]' (FDRE) to 'u_confreg/simu_flag_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[10]' (FDRE) to 'u_confreg/simu_flag_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[11]' (FDRE) to 'u_confreg/simu_flag_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[12]' (FDRE) to 'u_confreg/simu_flag_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[13]' (FDRE) to 'u_confreg/simu_flag_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[14]' (FDRE) to 'u_confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[15]' (FDRE) to 'u_confreg/simu_flag_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[16]' (FDRE) to 'u_confreg/simu_flag_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[17]' (FDRE) to 'u_confreg/simu_flag_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[18]' (FDRE) to 'u_confreg/simu_flag_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[19]' (FDRE) to 'u_confreg/simu_flag_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[20]' (FDRE) to 'u_confreg/simu_flag_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[21]' (FDRE) to 'u_confreg/simu_flag_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[22]' (FDRE) to 'u_confreg/simu_flag_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[23]' (FDRE) to 'u_confreg/simu_flag_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[24]' (FDRE) to 'u_confreg/simu_flag_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[25]' (FDRE) to 'u_confreg/simu_flag_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[26]' (FDRE) to 'u_confreg/simu_flag_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[27]' (FDRE) to 'u_confreg/simu_flag_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[28]' (FDRE) to 'u_confreg/simu_flag_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[29]' (FDRE) to 'u_confreg/simu_flag_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[30]' (FDRE) to 'u_confreg/simu_flag_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_confreg/simu_flag_reg[31] )
INFO: [Synth 8-3886] merging instance 'u_confreg/FSM_onehot_state_reg[4]' (FDRE) to 'u_confreg/FSM_onehot_state_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_confreg/FSM_onehot_state_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 2196.734 ; gain = 546.750 ; free physical = 775 ; free virtual = 6729
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |EX                |           2|     10050|
|2     |ExStage__GC0      |           1|      2468|
|3     |Loog__GCB0        |           1|     22861|
|4     |Loog__GCB1        |           1|      6773|
|5     |Loog__GCB2        |           1|      9243|
|6     |soc_lite_top__GC0 |           1|      2746|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 2196.734 ; gain = 546.750 ; free physical = 642 ; free virtual = 6612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ExStageIi_1/\IDEXI/to_ex_obus_reg[589] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpui_2/\RFI/CsrI /\estat_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpui_2/\RFI/CsrI /\estat_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpui_2/\cpu/RFI/CsrI /\estat_reg_reg[22] )
info: optimization accepted worst group hill climbing move (5614.0/oG.CP 286.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:49 . Memory (MB): peak = 2320.883 ; gain = 670.898 ; free physical = 453 ; free virtual = 6423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |EX                |           1|     10049|
|2     |ExStage__GC0      |           1|      2254|
|3     |soc_lite_top__GC0 |           1|      2746|
|4     |EX__1             |           1|      9988|
|5     |soc_lite_top_GT0  |           1|     38270|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:02:06 . Memory (MB): peak = 2332.809 ; gain = 682.824 ; free physical = 459 ; free virtual = 6186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |EX                |           1|      2525|
|2     |ExStage__GC0      |           1|      1264|
|3     |soc_lite_top__GC0 |           1|      1411|
|4     |EX__1             |           1|      2489|
|5     |soc_lite_top_GT0  |           1|     15214|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:11 . Memory (MB): peak = 2332.809 ; gain = 682.824 ; free physical = 466 ; free virtual = 6229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:11 . Memory (MB): peak = 2332.809 ; gain = 682.824 ; free physical = 466 ; free virtual = 6229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:02:12 . Memory (MB): peak = 2332.809 ; gain = 682.824 ; free physical = 466 ; free virtual = 6228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:02:13 . Memory (MB): peak = 2332.809 ; gain = 682.824 ; free physical = 466 ; free virtual = 6228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:02:13 . Memory (MB): peak = 2332.809 ; gain = 682.824 ; free physical = 465 ; free virtual = 6228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:02:13 . Memory (MB): peak = 2332.809 ; gain = 682.824 ; free physical = 465 ; free virtual = 6228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |inst_ram      |         1|
|3     |data_ram      |         1|
|4     |video_ram     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_pll   |     1|
|2     |data_ram  |     1|
|3     |inst_ram  |     1|
|4     |video_ram |     1|
|5     |CARRY4    |   367|
|6     |LUT1      |   105|
|7     |LUT2      |  1024|
|8     |LUT3      |  1990|
|9     |LUT4      |  2035|
|10    |LUT5      |  3763|
|11    |LUT6      |  6557|
|12    |MUXF7     |   556|
|13    |MUXF8     |    18|
|14    |FDCE      |    44|
|15    |FDRE      |  6270|
|16    |FDSE      |    43|
|17    |IBUF      |    17|
|18    |OBUF      |    54|
+------+----------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   | 22975|
|2     |  CDMS              |Clk_Div_Ms_S       |    43|
|3     |    T_1ms           |clk_div_ms         |    43|
|4     |  LD                |LED_display        |    42|
|5     |  bridge_1x2        |bridge_1x2         |    51|
|6     |  cpu               |Loog               | 21600|
|7     |    DRI             |Data_Relevant      |     1|
|8     |    ExStageI        |ExStage            |  6399|
|9     |      Div_item      |Div                |   460|
|10    |      EXI1          |EX                 |   316|
|11    |        ALU         |Arith_Logic_Unit_6 |   249|
|12    |      EXI2          |EX_5               |   316|
|13    |        ALU         |Arith_Logic_Unit   |   241|
|14    |      IDEXI         |ID_EX              |  5307|
|15    |    IcacheI         |Icache             |  3150|
|16    |      Group0        |IcacheGroup        |   821|
|17    |      Group1        |IcacheGroup_2      |   782|
|18    |      Group2        |IcacheGroup_3      |   769|
|19    |      Group3        |IcacheGroup_4      |   768|
|20    |    IfStageI        |IfStage            |   175|
|21    |      Preif_IFI     |Preif_IF           |   175|
|22    |    LanuchI         |Lanuch             |  1749|
|23    |      IDI1          |ID                 |    52|
|24    |      IDI2          |ID_1               |    51|
|25    |      IFIDI         |IF_ID              |  1646|
|26    |    MemStageI       |MemStage           |   555|
|27    |      EXMEMI        |EX_MEM             |   553|
|28    |      MEMI1         |MEM                |     1|
|29    |      MEMI2         |MEM_0              |     1|
|30    |    PreIFI          |PreIF              |    16|
|31    |    RFI             |Reg_File_Box       |  3887|
|32    |      CountRegI     |CountReg           |    81|
|33    |      CsrI          |Csr                |  1131|
|34    |      RFI           |Reg_File           |  2673|
|35    |    WbStageI        |WbStage            |  5666|
|36    |      MEMWBI        |MEM_WB             |  5666|
|37    |  u_confreg         |confreg            |   904|
|38    |  vga_colorbat_item |vga_colorbat       |   166|
|39    |    vga_diplay_item |vga_display        |    73|
|40    |    vga_driver_item |vga_driver         |    93|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:02:13 . Memory (MB): peak = 2332.809 ; gain = 682.824 ; free physical = 465 ; free virtual = 6228
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:02:13 . Memory (MB): peak = 2332.809 ; gain = 447.293 ; free physical = 3692 ; free virtual = 9455
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:02:18 . Memory (MB): peak = 2332.809 ; gain = 682.824 ; free physical = 3697 ; free virtual = 9455
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2332.809 ; gain = 0.000 ; free physical = 3688 ; free virtual = 9446
INFO: [Netlist 29-17] Analyzing 941 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.910 ; gain = 0.000 ; free physical = 3635 ; free virtual = 9392
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:27 . Memory (MB): peak = 2376.910 ; gain = 931.082 ; free physical = 3791 ; free virtual = 9548
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.910 ; gain = 0.000 ; free physical = 3791 ; free virtual = 9548
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab06_exp13/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/soc_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_lite_top_utilization_synth.rpt -pb soc_lite_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  5 15:02:34 2023...
