#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Tue Nov 12 14:15:53 2024
# pvf -action compile

pvf_reg_constant cnt[26] 0

pvf_reg_constant cnt[25] 0

pvf_reg_constant frame_read_write_m4/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m4/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m4/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m4/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m4/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m4/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m4/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m4/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] 0

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cs_n

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_we_n

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cas_n -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ras_n

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_1_ff 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_1 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_1_ff 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_odt 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_merging  -survived brightness_ctr_1[7] -deleted brightness_ctr_2[7]

pvf_reg_merging  -survived brightness_ctr_1[6] -deleted brightness_ctr_2[6]

pvf_reg_merging  -survived brightness_ctr_1[5] -deleted brightness_ctr_2[5]

pvf_reg_merging  -survived brightness_ctr_1[4] -deleted brightness_ctr_2[4]

pvf_reg_merging  -survived brightness_ctr_1[3] -deleted brightness_ctr_2[3]

pvf_reg_merging  -survived brightness_ctr_1[2] -deleted brightness_ctr_2[2]

pvf_reg_merging  -survived brightness_ctr_1[1] -deleted brightness_ctr_2[1]

pvf_reg_merging  -survived brightness_ctr_1[0] -deleted brightness_ctr_2[0]

pvf_reg_merging  -survived brightness_ctr_1[7] -deleted brightness_ctr_3[7]

pvf_reg_merging  -survived brightness_ctr_1[6] -deleted brightness_ctr_3[6]

pvf_reg_merging  -survived brightness_ctr_1[5] -deleted brightness_ctr_3[5]

pvf_reg_merging  -survived brightness_ctr_1[4] -deleted brightness_ctr_3[4]

pvf_reg_merging  -survived brightness_ctr_1[3] -deleted brightness_ctr_3[3]

pvf_reg_merging  -survived brightness_ctr_1[2] -deleted brightness_ctr_3[2]

pvf_reg_merging  -survived brightness_ctr_1[1] -deleted brightness_ctr_3[1]

pvf_reg_merging  -survived brightness_ctr_1[0] -deleted brightness_ctr_3[0]

pvf_reg_merging  -survived brightness_ctr_1[7] -deleted brightness_ctr_4[7]

pvf_reg_merging  -survived brightness_ctr_1[6] -deleted brightness_ctr_4[6]

pvf_reg_merging  -survived brightness_ctr_1[5] -deleted brightness_ctr_4[5]

pvf_reg_merging  -survived brightness_ctr_1[4] -deleted brightness_ctr_4[4]

pvf_reg_merging  -survived brightness_ctr_1[3] -deleted brightness_ctr_4[3]

pvf_reg_merging  -survived brightness_ctr_1[2] -deleted brightness_ctr_4[2]

pvf_reg_merging  -survived brightness_ctr_1[1] -deleted brightness_ctr_4[1]

pvf_reg_merging  -survived brightness_ctr_1[0] -deleted brightness_ctr_4[0]

pvf_reg_merging  -survived hue_ctr_1[7] -deleted hue_ctr_2[7]

pvf_reg_merging  -survived hue_ctr_1[6] -deleted hue_ctr_2[6]

pvf_reg_merging  -survived hue_ctr_1[5] -deleted hue_ctr_2[5]

pvf_reg_merging  -survived hue_ctr_1[4] -deleted hue_ctr_2[4]

pvf_reg_merging  -survived hue_ctr_1[3] -deleted hue_ctr_2[3]

pvf_reg_merging  -survived hue_ctr_1[2] -deleted hue_ctr_2[2]

pvf_reg_merging  -survived hue_ctr_1[1] -deleted hue_ctr_2[1]

pvf_reg_merging  -survived hue_ctr_1[0] -deleted hue_ctr_2[0]

pvf_reg_merging  -survived hue_ctr_1[7] -deleted hue_ctr_3[7]

pvf_reg_merging  -survived hue_ctr_1[6] -deleted hue_ctr_3[6]

pvf_reg_merging  -survived hue_ctr_1[5] -deleted hue_ctr_3[5]

pvf_reg_merging  -survived hue_ctr_1[4] -deleted hue_ctr_3[4]

pvf_reg_merging  -survived hue_ctr_1[3] -deleted hue_ctr_3[3]

pvf_reg_merging  -survived hue_ctr_1[2] -deleted hue_ctr_3[2]

pvf_reg_merging  -survived hue_ctr_1[1] -deleted hue_ctr_3[1]

pvf_reg_merging  -survived hue_ctr_1[0] -deleted hue_ctr_3[0]

pvf_reg_merging  -survived hue_ctr_1[7] -deleted hue_ctr_4[7]

pvf_reg_merging  -survived hue_ctr_1[6] -deleted hue_ctr_4[6]

pvf_reg_merging  -survived hue_ctr_1[5] -deleted hue_ctr_4[5]

pvf_reg_merging  -survived hue_ctr_1[4] -deleted hue_ctr_4[4]

pvf_reg_merging  -survived hue_ctr_1[3] -deleted hue_ctr_4[3]

pvf_reg_merging  -survived hue_ctr_1[2] -deleted hue_ctr_4[2]

pvf_reg_merging  -survived hue_ctr_1[1] -deleted hue_ctr_4[1]

pvf_reg_merging  -survived hue_ctr_1[0] -deleted hue_ctr_4[0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_cs_n -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_ras_n

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[0]

pvf_reg_constant color_bar_m0/rgb_b[7] 0

pvf_reg_constant color_bar_m0/rgb_b[6] 0

pvf_reg_constant color_bar_m0/rgb_b[5] 0

pvf_reg_constant color_bar_m0/rgb_b[4] 0

pvf_reg_constant color_bar_m0/rgb_b[3] 0

pvf_reg_constant color_bar_m0/rgb_b[2] 0

pvf_reg_constant color_bar_m0/rgb_b[1] 0

pvf_reg_constant color_bar_m0/rgb_b[0] 0

pvf_reg_constant color_bar_m1/rgb_b[7] 0

pvf_reg_constant color_bar_m1/rgb_b[6] 0

pvf_reg_constant color_bar_m1/rgb_b[5] 0

pvf_reg_constant color_bar_m1/rgb_b[4] 0

pvf_reg_constant color_bar_m1/rgb_b[3] 0

pvf_reg_constant color_bar_m1/rgb_b[2] 0

pvf_reg_constant color_bar_m1/rgb_b[1] 0

pvf_reg_constant color_bar_m1/rgb_b[0] 0

pvf_reg_constant color_bar_m0/rgb_g[7] 0

pvf_reg_constant color_bar_m0/rgb_g[6] 0

pvf_reg_constant color_bar_m0/rgb_g[5] 0

pvf_reg_constant color_bar_m0/rgb_g[4] 0

pvf_reg_constant color_bar_m0/rgb_g[3] 0

pvf_reg_constant color_bar_m0/rgb_g[2] 0

pvf_reg_constant color_bar_m0/rgb_g[1] 0

pvf_reg_constant color_bar_m0/rgb_g[0] 0

pvf_reg_constant color_bar_m1/rgb_g[7] 0

pvf_reg_constant color_bar_m1/rgb_g[6] 0

pvf_reg_constant color_bar_m1/rgb_g[5] 0

pvf_reg_constant color_bar_m1/rgb_g[4] 0

pvf_reg_constant color_bar_m1/rgb_g[3] 0

pvf_reg_constant color_bar_m1/rgb_g[2] 0

pvf_reg_constant color_bar_m1/rgb_g[1] 0

pvf_reg_constant color_bar_m1/rgb_g[0] 0

pvf_reg_constant color_bar_m0/rgb_r[7] 0

pvf_reg_constant color_bar_m0/rgb_r[6] 0

pvf_reg_constant color_bar_m0/rgb_r[5] 0

pvf_reg_constant color_bar_m0/rgb_r[4] 0

pvf_reg_constant color_bar_m0/rgb_r[3] 0

pvf_reg_constant color_bar_m0/rgb_r[2] 0

pvf_reg_constant color_bar_m0/rgb_r[1] 0

pvf_reg_constant color_bar_m0/rgb_r[0] 0

pvf_reg_constant color_bar_m1/rgb_r[7] 0

pvf_reg_constant color_bar_m1/rgb_r[6] 0

pvf_reg_constant color_bar_m1/rgb_r[5] 0

pvf_reg_constant color_bar_m1/rgb_r[4] 0

pvf_reg_constant color_bar_m1/rgb_r[3] 0

pvf_reg_constant color_bar_m1/rgb_r[2] 0

pvf_reg_constant color_bar_m1/rgb_r[1] 0

pvf_reg_constant color_bar_m1/rgb_r[0] 0
