#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug 21 22:52:24 2025
# Process ID: 14915
# Current directory: /home/user/Desktop/digital_display/digital_display.runs/synth_1
# Command line: vivado -log top_hex_display_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_hex_display_controller.tcl
# Log file: /home/user/Desktop/digital_display/digital_display.runs/synth_1/top_hex_display_controller.vds
# Journal file: /home/user/Desktop/digital_display/digital_display.runs/synth_1/vivado.jou
# Running On        :5c4d9e340885
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :VirtualApple @ 2.50GHz
# CPU Frequency     :2502.057 MHz
# CPU Physical cores:10
# CPU Logical cores :10
# Host memory       :8218 MB
# Swap memory       :1073 MB
# Total Virtual     :9291 MB
# Available Virtual :2087 MB
#-----------------------------------------------------------
source top_hex_display_controller.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.758 ; gain = 83.000 ; free physical = 187 ; free virtual = 1201
Command: read_checkpoint -auto_incremental -incremental /home/user/Desktop/digital_display/digital_display.srcs/utils_1/imports/synth_1/top_display_controller_10bit.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/user/Desktop/digital_display/digital_display.srcs/utils_1/imports/synth_1/top_display_controller_10bit.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_hex_display_controller -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14995
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2282.492 ; gain = 420.488 ; free physical = 104 ; free virtual = 619
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_hex_display_controller' [/home/user/Desktop/digital_display/digital_display.srcs/sources_1/new/top_display_controller_10bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7_segment' [/home/user/Desktop/digital_display/digital_display.srcs/sources_1/new/bcd_to_7_segment.v:2]
INFO: [Synth 8-226] default block is never used [/home/user/Desktop/digital_display/digital_display.srcs/sources_1/new/bcd_to_7_segment.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7_segment' (0#1) [/home/user/Desktop/digital_display/digital_display.srcs/sources_1/new/bcd_to_7_segment.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_hex_display_controller' (0#1) [/home/user/Desktop/digital_display/digital_display.srcs/sources_1/new/top_display_controller_10bit.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2360.023 ; gain = 498.020 ; free physical = 102 ; free virtual = 328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2374.992 ; gain = 512.988 ; free physical = 106 ; free virtual = 264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2383.086 ; gain = 521.082 ; free physical = 93 ; free virtual = 254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.988 ; gain = 533.984 ; free physical = 88 ; free virtual = 225
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:56 . Memory (MB): peak = 2578.219 ; gain = 716.215 ; free physical = 48 ; free virtual = 59
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:01:06 . Memory (MB): peak = 2578.305 ; gain = 716.301 ; free physical = 43 ; free virtual = 59
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:01:25 . Memory (MB): peak = 2578.445 ; gain = 716.441 ; free physical = 49 ; free virtual = 59
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
