# vsim -gui "+altera" -l msim_transcript -do "JSInth_run_msim_rtl_vhdl.do" 
# Start time: 16:09:38 on May 05,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.colorrom(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# do JSInth_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/JSInth.mpf
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:09:43 on May 05,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v 
# -- Compiling module de2_i2c_controller
# 
# Top level modules:
# 	de2_i2c_controller
# End time: 16:09:43 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:09:43 on May 05,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v 
# -- Compiling module de2_i2c_av_config
# 
# Top level modules:
# 	de2_i2c_av_config
# End time: 16:09:43 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_wm8731_audio.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:09:43 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/de2_wm8731_audio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de2_wm8731_audio
# -- Compiling architecture rtl of de2_wm8731_audio
# End time: 16:09:44 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:09:44 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_top_level
# -- Compiling architecture structural of VGA_top_level
# End time: 16:09:45 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:09:47 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_SYNC
# -- Compiling architecture behavioral of VGA_SYNC
# End time: 16:09:48 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:09:48 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pixelGenerator
# -- Compiling architecture behavioral of pixelGenerator
# End time: 16:09:49 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:09:49 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity colorROM
# -- Compiling architecture SYN of colorrom
# End time: 16:09:49 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:09:49 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity JSInth
# -- Compiling architecture main of JSInth
# End time: 16:09:50 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:09:50 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_volume
# -- Compiling architecture states of FSM_volume
# End time: 16:09:50 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:09:50 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_octave
# -- Compiling architecture states of FSM_octave
# End time: 16:09:51 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
quit -sim
# Load canceled
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of de2_wm8731_audio.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of JSInth_tb.vhd was successful.
# 11 compiles, 0 failed with no errors.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of de2_wm8731_audio.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of JSInth_tb.vhd was successful.
# 11 compiles, 0 failed with no errors.
vsim +altera -do JSInth_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb
# vsim 
# Start time: 16:11:45 on May 05,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb(arc)
# Loading ieee.std_logic_arith(body)
# Loading work.fsm_volume(states)
# do JSInth_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/JSInth.mpf
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:11:46 on May 05,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v 
# -- Compiling module de2_i2c_controller
# 
# Top level modules:
# 	de2_i2c_controller
# End time: 16:11:46 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:11:46 on May 05,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v 
# -- Compiling module de2_i2c_av_config
# 
# Top level modules:
# 	de2_i2c_av_config
# End time: 16:11:46 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_wm8731_audio.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:11:46 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/de2_wm8731_audio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de2_wm8731_audio
# -- Compiling architecture rtl of de2_wm8731_audio
# End time: 16:11:47 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:11:47 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_top_level
# -- Compiling architecture structural of VGA_top_level
# End time: 16:11:47 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:11:48 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_SYNC
# -- Compiling architecture behavioral of VGA_SYNC
# End time: 16:11:48 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:11:48 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pixelGenerator
# -- Compiling architecture behavioral of pixelGenerator
# End time: 16:11:49 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:11:49 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity colorROM
# -- Compiling architecture SYN of colorrom
# End time: 16:11:49 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:11:49 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity JSInth
# -- Compiling architecture main of JSInth
# End time: 16:11:50 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:11:50 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_volume
# -- Compiling architecture states of FSM_volume
# End time: 16:11:51 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:11:51 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_octave
# -- Compiling architecture states of FSM_octave
# End time: 16:11:51 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
add wave -r sim:/tb/mapping/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/tb/arc.dbs (1:1 1:1 202 0 0 1301 0x0:0x554931ff)
# Load canceled
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of de2_wm8731_audio.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of JSInth_tb.vhd was successful.
# 11 compiles, 0 failed with no errors.
vsim +altera -do JSInth_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb
# vsim 
# Start time: 16:47:48 on May 05,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb(arc)
# Loading ieee.std_logic_arith(body)
# Loading work.fsm_volume(states)
# do JSInth_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/_lib1_1.qpg".
# Error 31: Unable to unlink file "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/_lib1_1.qtl".
# Error 133: Unable to remove directory "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/JSInth.mpf
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:47:50 on May 05,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v 
# -- Compiling module de2_i2c_controller
# 
# Top level modules:
# 	de2_i2c_controller
# End time: 16:47:50 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:47:50 on May 05,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v 
# -- Compiling module de2_i2c_av_config
# 
# Top level modules:
# 	de2_i2c_av_config
# End time: 16:47:50 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_wm8731_audio.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:47:50 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/de2_wm8731_audio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de2_wm8731_audio
# -- Compiling architecture rtl of de2_wm8731_audio
# End time: 16:47:50 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:47:51 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_top_level
# -- Compiling architecture structural of VGA_top_level
# End time: 16:47:51 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:47:51 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_SYNC
# -- Compiling architecture behavioral of VGA_SYNC
# End time: 16:47:52 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd}
add wave -r sim:/tb/mapping/*
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:47:54 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pixelGenerator
# -- Compiling architecture behavioral of pixelGenerator
# End time: 16:47:55 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:47:55 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity colorROM
# -- Compiling architecture SYN of colorrom
# End time: 16:47:55 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:47:55 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity JSInth
# -- Compiling architecture main of JSInth
# End time: 16:47:56 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:47:56 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_volume
# -- Compiling architecture states of FSM_volume
# End time: 16:47:56 on May 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:47:56 on May 05,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_octave
# -- Compiling architecture states of FSM_octave
# End time: 16:47:57 on May 05,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
run
run
run
run
run
run
run
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/tb/_primary.dbs (2:2 1:1 242 0 0 379 0x0:0x55493a7d)
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/tb/_primary.dbs (2:2 1:1 242 0 0 379 0x0:0x55493a7d)
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/tb/_primary.dbs (2:2 1:1 242 0 0 379 0x0:0x55493a7d)
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/tb/_primary.dbs (2:2 1:1 242 0 0 379 0x0:0x55493a7d)
quit -sim
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of de2_wm8731_audio.vhd failed with 1 errors.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of JSInth.vhd failed with 3 errors.
# 10 compiles, 2 failed with 4 errors.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of de2_wm8731_audio.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of JSInth.vhd failed with 3 errors.
# 10 compiles, 1 failed with 3 errors.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of de2_wm8731_audio.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of JSInth.vhd failed with 4 errors.
# 10 compiles, 1 failed with 4 errors.
# Compile of JSInth.vhd failed with 4 errors.
# Compile of JSInth.vhd failed with 4 errors.
# Compile of JSInth.vhd failed with 3 errors.
# Compile of JSInth.vhd failed with 3 errors.
# Compile of JSInth.vhd failed with 2 errors.
# Compile of JSInth.vhd failed with 2 errors.
# Compile of JSInth.vhd failed with 2 errors.
# Compile of JSInth.vhd failed with 2 errors.
# Compile of JSInth.vhd failed with 1 errors.
# Compile of JSInth.vhd failed with 2 errors.
# Compile of JSInth.vhd failed with 2 errors.
# Compile of JSInth.vhd failed with 2 errors.
# Compile of JSInth.vhd was successful.
# Compile of JSInth_tb.vhd failed with 2 errors.
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/tb/arc.dbs (4:4 1:1 244 0 0 1301 0x0:0x55493a7d)
# Compile of JSInth_tb.vhd failed with 1 errors.
# Compile of JSInth_tb.vhd failed with 1 errors.
# Compile of JSInth_tb.vhd failed with 2 errors.
# Compile of JSInth_tb.vhd was successful.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of de2_wm8731_audio.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of JSInth_tb.vhd was successful.
# 11 compiles, 0 failed with no errors.
vsim +altera -do JSInth_run_msim_rtl_vhdl.do -l msim_transcript -gui work.jsinth_tb
# vsim 
# Start time: 23:10:21 on May 05,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.jsinth_tb(rtl)
# Loading work.jsinth(main)
# ALTERA version supports only a single HDL
# ** Error: (vsim-3039) C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/JSInth_tb.vhd(139): Instantiation of 'de2_i2c_av_config' failed.
# 
#         Region: /jsinth_tb/DUT
# Loading work.de2_wm8731_audio(rtl)
# ** Error: (vsim-3732) C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd(154): No default binding for component instance 'V1'.
# 
#    The following component ports are not on the entity:
#           I2C_SDAT
#           I2C_SCLK
#           iRST_N
#           iCLK
# 
#         Region: /jsinth_tb/DUT/V1
# Loading ieee.std_logic_arith(body)
# Loading work.fsm_volume(states)
# Loading work.fsm_octave(states)
# Loading work.vga_top_level(structural)
# Loading work.pixelgenerator(behavioral)
# Loading work.colorrom(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.vga_sync(behavioral)
# Error loading design
vsim +altera -do JSInth_run_msim_rtl_vhdl.do -l msim_transcript -gui work.jsinth_tb
# vsim 
# Start time: 23:11:17 on May 05,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.jsinth_tb(rtl)
# Loading work.jsinth(main)
# ALTERA version supports only a single HDL
# ** Error: (vsim-3039) C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/JSInth_tb.vhd(139): Instantiation of 'de2_i2c_av_config' failed.
# 
#         Region: /jsinth_tb/DUT
# Loading work.de2_wm8731_audio(rtl)
# ** Error: (vsim-3732) C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd(154): No default binding for component instance 'V1'.
# 
#    The following component ports are not on the entity:
#           I2C_SDAT
#           I2C_SCLK
#           iRST_N
#           iCLK
# 
#         Region: /jsinth_tb/DUT/V1
# Loading ieee.std_logic_arith(body)
# Loading work.fsm_volume(states)
# Loading work.fsm_octave(states)
# Loading work.vga_top_level(structural)
# Loading work.pixelgenerator(behavioral)
# Loading work.colorrom(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.vga_sync(behavioral)
# Error loading design
