/*
###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi15.engin.umich.edu)
#  Generated on:      Sun Mar 26 22:47:04 2023
#  Design:            decoder
#  Command:           saveNetlist -excludeLeafCell /afs/umich.edu/class/eecs627/w23/students/yihengfu/HW/apr/data/decoder.apr.v
###############################################################
*/
/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version   : T-2022.03-SP3
// Date      : Sun Mar 26 21:32:26 2023
/////////////////////////////////////////////////////////////
module decoder (
	clk, 
	reset, 
	CNTR_pk_in_PE_state__2_, 
	CNTR_pk_in_PE_state__1_, 
	CNTR_pk_in_PE_state__0_, 
	CNTR_pk_in_wrb_data__7_, 
	CNTR_pk_in_wrb_data__6_, 
	CNTR_pk_in_wrb_data__5_, 
	CNTR_pk_in_wrb_data__4_, 
	CNTR_pk_in_wrb_data__3_, 
	CNTR_pk_in_wrb_data__2_, 
	CNTR_pk_in_wrb_data__1_, 
	CNTR_pk_in_wrb_data__0_, 
	CNTR_pk_in_wrb_addr__7_, 
	CNTR_pk_in_wrb_addr__6_, 
	CNTR_pk_in_wrb_addr__5_, 
	CNTR_pk_in_wrb_addr__4_, 
	CNTR_pk_in_wrb_addr__3_, 
	CNTR_pk_in_wrb_addr__2_, 
	CNTR_pk_in_wrb_addr__1_, 
	CNTR_pk_in_wrb_addr__0_, 
	CNTR_pk_in_wrb_, 
	CNTR_pk_in_rdb_addr__3_, 
	CNTR_pk_in_rdb_addr__2_, 
	CNTR_pk_in_rdb_addr__1_, 
	CNTR_pk_in_rdb_addr__0_, 
	CNN_pk_out_3__PE_state__2_, 
	CNN_pk_out_3__PE_state__1_, 
	CNN_pk_out_3__PE_state__0_, 
	CNN_pk_out_3__wrb_data__7_, 
	CNN_pk_out_3__wrb_data__6_, 
	CNN_pk_out_3__wrb_data__5_, 
	CNN_pk_out_3__wrb_data__4_, 
	CNN_pk_out_3__wrb_data__3_, 
	CNN_pk_out_3__wrb_data__2_, 
	CNN_pk_out_3__wrb_data__1_, 
	CNN_pk_out_3__wrb_data__0_, 
	CNN_pk_out_3__wrb_addr__3_, 
	CNN_pk_out_3__wrb_addr__2_, 
	CNN_pk_out_3__wrb_addr__1_, 
	CNN_pk_out_3__wrb_addr__0_, 
	CNN_pk_out_3__wrb__3_, 
	CNN_pk_out_3__wrb__2_, 
	CNN_pk_out_3__wrb__1_, 
	CNN_pk_out_3__wrb__0_, 
	CNN_pk_out_3__rdb_addr__3_, 
	CNN_pk_out_3__rdb_addr__2_, 
	CNN_pk_out_3__rdb_addr__1_, 
	CNN_pk_out_3__rdb_addr__0_, 
	CNN_pk_out_2__PE_state__2_, 
	CNN_pk_out_2__PE_state__1_, 
	CNN_pk_out_2__PE_state__0_, 
	CNN_pk_out_2__wrb_data__7_, 
	CNN_pk_out_2__wrb_data__6_, 
	CNN_pk_out_2__wrb_data__5_, 
	CNN_pk_out_2__wrb_data__4_, 
	CNN_pk_out_2__wrb_data__3_, 
	CNN_pk_out_2__wrb_data__2_, 
	CNN_pk_out_2__wrb_data__1_, 
	CNN_pk_out_2__wrb_data__0_, 
	CNN_pk_out_2__wrb_addr__3_, 
	CNN_pk_out_2__wrb_addr__2_, 
	CNN_pk_out_2__wrb_addr__1_, 
	CNN_pk_out_2__wrb_addr__0_, 
	CNN_pk_out_2__wrb__3_, 
	CNN_pk_out_2__wrb__2_, 
	CNN_pk_out_2__wrb__1_, 
	CNN_pk_out_2__wrb__0_, 
	CNN_pk_out_2__rdb_addr__3_, 
	CNN_pk_out_2__rdb_addr__2_, 
	CNN_pk_out_2__rdb_addr__1_, 
	CNN_pk_out_2__rdb_addr__0_, 
	CNN_pk_out_1__PE_state__2_, 
	CNN_pk_out_1__PE_state__1_, 
	CNN_pk_out_1__PE_state__0_, 
	CNN_pk_out_1__wrb_data__7_, 
	CNN_pk_out_1__wrb_data__6_, 
	CNN_pk_out_1__wrb_data__5_, 
	CNN_pk_out_1__wrb_data__4_, 
	CNN_pk_out_1__wrb_data__3_, 
	CNN_pk_out_1__wrb_data__2_, 
	CNN_pk_out_1__wrb_data__1_, 
	CNN_pk_out_1__wrb_data__0_, 
	CNN_pk_out_1__wrb_addr__3_, 
	CNN_pk_out_1__wrb_addr__2_, 
	CNN_pk_out_1__wrb_addr__1_, 
	CNN_pk_out_1__wrb_addr__0_, 
	CNN_pk_out_1__wrb__3_, 
	CNN_pk_out_1__wrb__2_, 
	CNN_pk_out_1__wrb__1_, 
	CNN_pk_out_1__wrb__0_, 
	CNN_pk_out_1__rdb_addr__3_, 
	CNN_pk_out_1__rdb_addr__2_, 
	CNN_pk_out_1__rdb_addr__1_, 
	CNN_pk_out_1__rdb_addr__0_, 
	CNN_pk_out_0__PE_state__2_, 
	CNN_pk_out_0__PE_state__1_, 
	CNN_pk_out_0__PE_state__0_, 
	CNN_pk_out_0__wrb_data__7_, 
	CNN_pk_out_0__wrb_data__6_, 
	CNN_pk_out_0__wrb_data__5_, 
	CNN_pk_out_0__wrb_data__4_, 
	CNN_pk_out_0__wrb_data__3_, 
	CNN_pk_out_0__wrb_data__2_, 
	CNN_pk_out_0__wrb_data__1_, 
	CNN_pk_out_0__wrb_data__0_, 
	CNN_pk_out_0__wrb_addr__3_, 
	CNN_pk_out_0__wrb_addr__2_, 
	CNN_pk_out_0__wrb_addr__1_, 
	CNN_pk_out_0__wrb_addr__0_, 
	CNN_pk_out_0__wrb__3_, 
	CNN_pk_out_0__wrb__2_, 
	CNN_pk_out_0__wrb__1_, 
	CNN_pk_out_0__wrb__0_, 
	CNN_pk_out_0__rdb_addr__3_, 
	CNN_pk_out_0__rdb_addr__2_, 
	CNN_pk_out_0__rdb_addr__1_, 
	CNN_pk_out_0__rdb_addr__0_);
   input clk;
   input reset;
   input CNTR_pk_in_PE_state__2_;
   input CNTR_pk_in_PE_state__1_;
   input CNTR_pk_in_PE_state__0_;
   input CNTR_pk_in_wrb_data__7_;
   input CNTR_pk_in_wrb_data__6_;
   input CNTR_pk_in_wrb_data__5_;
   input CNTR_pk_in_wrb_data__4_;
   input CNTR_pk_in_wrb_data__3_;
   input CNTR_pk_in_wrb_data__2_;
   input CNTR_pk_in_wrb_data__1_;
   input CNTR_pk_in_wrb_data__0_;
   input CNTR_pk_in_wrb_addr__7_;
   input CNTR_pk_in_wrb_addr__6_;
   input CNTR_pk_in_wrb_addr__5_;
   input CNTR_pk_in_wrb_addr__4_;
   input CNTR_pk_in_wrb_addr__3_;
   input CNTR_pk_in_wrb_addr__2_;
   input CNTR_pk_in_wrb_addr__1_;
   input CNTR_pk_in_wrb_addr__0_;
   input CNTR_pk_in_wrb_;
   input CNTR_pk_in_rdb_addr__3_;
   input CNTR_pk_in_rdb_addr__2_;
   input CNTR_pk_in_rdb_addr__1_;
   input CNTR_pk_in_rdb_addr__0_;
   output CNN_pk_out_3__PE_state__2_;
   output CNN_pk_out_3__PE_state__1_;
   output CNN_pk_out_3__PE_state__0_;
   output CNN_pk_out_3__wrb_data__7_;
   output CNN_pk_out_3__wrb_data__6_;
   output CNN_pk_out_3__wrb_data__5_;
   output CNN_pk_out_3__wrb_data__4_;
   output CNN_pk_out_3__wrb_data__3_;
   output CNN_pk_out_3__wrb_data__2_;
   output CNN_pk_out_3__wrb_data__1_;
   output CNN_pk_out_3__wrb_data__0_;
   output CNN_pk_out_3__wrb_addr__3_;
   output CNN_pk_out_3__wrb_addr__2_;
   output CNN_pk_out_3__wrb_addr__1_;
   output CNN_pk_out_3__wrb_addr__0_;
   output CNN_pk_out_3__wrb__3_;
   output CNN_pk_out_3__wrb__2_;
   output CNN_pk_out_3__wrb__1_;
   output CNN_pk_out_3__wrb__0_;
   output CNN_pk_out_3__rdb_addr__3_;
   output CNN_pk_out_3__rdb_addr__2_;
   output CNN_pk_out_3__rdb_addr__1_;
   output CNN_pk_out_3__rdb_addr__0_;
   output CNN_pk_out_2__PE_state__2_;
   output CNN_pk_out_2__PE_state__1_;
   output CNN_pk_out_2__PE_state__0_;
   output CNN_pk_out_2__wrb_data__7_;
   output CNN_pk_out_2__wrb_data__6_;
   output CNN_pk_out_2__wrb_data__5_;
   output CNN_pk_out_2__wrb_data__4_;
   output CNN_pk_out_2__wrb_data__3_;
   output CNN_pk_out_2__wrb_data__2_;
   output CNN_pk_out_2__wrb_data__1_;
   output CNN_pk_out_2__wrb_data__0_;
   output CNN_pk_out_2__wrb_addr__3_;
   output CNN_pk_out_2__wrb_addr__2_;
   output CNN_pk_out_2__wrb_addr__1_;
   output CNN_pk_out_2__wrb_addr__0_;
   output CNN_pk_out_2__wrb__3_;
   output CNN_pk_out_2__wrb__2_;
   output CNN_pk_out_2__wrb__1_;
   output CNN_pk_out_2__wrb__0_;
   output CNN_pk_out_2__rdb_addr__3_;
   output CNN_pk_out_2__rdb_addr__2_;
   output CNN_pk_out_2__rdb_addr__1_;
   output CNN_pk_out_2__rdb_addr__0_;
   output CNN_pk_out_1__PE_state__2_;
   output CNN_pk_out_1__PE_state__1_;
   output CNN_pk_out_1__PE_state__0_;
   output CNN_pk_out_1__wrb_data__7_;
   output CNN_pk_out_1__wrb_data__6_;
   output CNN_pk_out_1__wrb_data__5_;
   output CNN_pk_out_1__wrb_data__4_;
   output CNN_pk_out_1__wrb_data__3_;
   output CNN_pk_out_1__wrb_data__2_;
   output CNN_pk_out_1__wrb_data__1_;
   output CNN_pk_out_1__wrb_data__0_;
   output CNN_pk_out_1__wrb_addr__3_;
   output CNN_pk_out_1__wrb_addr__2_;
   output CNN_pk_out_1__wrb_addr__1_;
   output CNN_pk_out_1__wrb_addr__0_;
   output CNN_pk_out_1__wrb__3_;
   output CNN_pk_out_1__wrb__2_;
   output CNN_pk_out_1__wrb__1_;
   output CNN_pk_out_1__wrb__0_;
   output CNN_pk_out_1__rdb_addr__3_;
   output CNN_pk_out_1__rdb_addr__2_;
   output CNN_pk_out_1__rdb_addr__1_;
   output CNN_pk_out_1__rdb_addr__0_;
   output CNN_pk_out_0__PE_state__2_;
   output CNN_pk_out_0__PE_state__1_;
   output CNN_pk_out_0__PE_state__0_;
   output CNN_pk_out_0__wrb_data__7_;
   output CNN_pk_out_0__wrb_data__6_;
   output CNN_pk_out_0__wrb_data__5_;
   output CNN_pk_out_0__wrb_data__4_;
   output CNN_pk_out_0__wrb_data__3_;
   output CNN_pk_out_0__wrb_data__2_;
   output CNN_pk_out_0__wrb_data__1_;
   output CNN_pk_out_0__wrb_data__0_;
   output CNN_pk_out_0__wrb_addr__3_;
   output CNN_pk_out_0__wrb_addr__2_;
   output CNN_pk_out_0__wrb_addr__1_;
   output CNN_pk_out_0__wrb_addr__0_;
   output CNN_pk_out_0__wrb__3_;
   output CNN_pk_out_0__wrb__2_;
   output CNN_pk_out_0__wrb__1_;
   output CNN_pk_out_0__wrb__0_;
   output CNN_pk_out_0__rdb_addr__3_;
   output CNN_pk_out_0__rdb_addr__2_;
   output CNN_pk_out_0__rdb_addr__1_;
   output CNN_pk_out_0__rdb_addr__0_;

   // Internal wires
   wire FE_PHN50_CNTR_pk_in_wrb_data__7;
   wire FE_PHN49_CNTR_pk_in_wrb_data__6;
   wire FE_PHN48_reset;
   wire FE_PHN47_CNTR_pk_in_wrb_data__5;
   wire FE_PHN46_CNTR_pk_in_PE_state__1;
   wire FE_PHN45_CNTR_pk_in_PE_state__0;
   wire FE_PHN44_CNTR_pk_in_rdb_addr__0;
   wire FE_PHN43_CNTR_pk_in_wrb_data__4;
   wire FE_PHN42_CNTR_pk_in_wrb_addr__0;
   wire FE_PHN41_CNTR_pk_in_wrb_addr__6;
   wire FE_PHN40_CNTR_pk_in_PE_state__2;
   wire FE_PHN39_CNTR_pk_in_wrb_addr__7;
   wire FE_PHN38_CNTR_pk_in_rdb_addr__3;
   wire FE_PHN37_CNTR_pk_in_wrb_addr__5;
   wire FE_PHN36_CNTR_pk_in_wrb;
   wire FE_PHN35_CNTR_pk_in_wrb_data__0;
   wire FE_PHN34_CNTR_pk_in_wrb_addr__1;
   wire FE_PHN33_CNTR_pk_in_rdb_addr__1;
   wire FE_PHN32_CNTR_pk_in_wrb_addr__3;
   wire FE_PHN31_CNTR_pk_in_wrb_data__2;
   wire FE_PHN30_CNTR_pk_in_wrb_addr__4;
   wire FE_PHN29_CNTR_pk_in_wrb_addr__2;
   wire FE_PHN28_CNTR_pk_in_wrb_data__1;
   wire FE_PHN27_CNTR_pk_in_wrb_data__3;
   wire FE_PHN26_CNTR_pk_in_rdb_addr__2;
   wire FE_OFN1_FE_DBTN0_n51;
   wire CTS_2;
   wire CTS_1;
   wire FE_DBTN0_n51;
   wire \CNN_pk_out[0][PE_state][2] ;
   wire \CNN_pk_out[0][PE_state][1] ;
   wire \CNN_pk_out[0][PE_state][0] ;
   wire \CNN_pk_out[0][wrb_data][7] ;
   wire \CNN_pk_out[0][wrb_data][6] ;
   wire \CNN_pk_out[0][wrb_data][5] ;
   wire \CNN_pk_out[0][wrb_data][4] ;
   wire \CNN_pk_out[0][wrb_data][3] ;
   wire \CNN_pk_out[0][wrb_data][2] ;
   wire \CNN_pk_out[0][wrb_data][1] ;
   wire \CNN_pk_out[0][wrb_data][0] ;
   wire \CNN_pk_out[0][wrb_addr][3] ;
   wire \CNN_pk_out[0][wrb_addr][2] ;
   wire \CNN_pk_out[0][wrb_addr][1] ;
   wire \CNN_pk_out[0][wrb_addr][0] ;
   wire \CNN_pk_out[0][rdb_addr][3] ;
   wire \CNN_pk_out[0][rdb_addr][2] ;
   wire \CNN_pk_out[0][rdb_addr][1] ;
   wire \CNN_pk_out[0][rdb_addr][0] ;
   wire n17;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;

   assign CNN_pk_out_0__PE_state__2_ = \CNN_pk_out[0][PE_state][2]  ;
   assign CNN_pk_out_1__PE_state__2_ = \CNN_pk_out[0][PE_state][2]  ;
   assign CNN_pk_out_2__PE_state__2_ = \CNN_pk_out[0][PE_state][2]  ;
   assign CNN_pk_out_3__PE_state__2_ = \CNN_pk_out[0][PE_state][2]  ;
   assign CNN_pk_out_0__PE_state__1_ = \CNN_pk_out[0][PE_state][1]  ;
   assign CNN_pk_out_1__PE_state__1_ = \CNN_pk_out[0][PE_state][1]  ;
   assign CNN_pk_out_2__PE_state__1_ = \CNN_pk_out[0][PE_state][1]  ;
   assign CNN_pk_out_3__PE_state__1_ = \CNN_pk_out[0][PE_state][1]  ;
   assign CNN_pk_out_0__PE_state__0_ = \CNN_pk_out[0][PE_state][0]  ;
   assign CNN_pk_out_1__PE_state__0_ = \CNN_pk_out[0][PE_state][0]  ;
   assign CNN_pk_out_2__PE_state__0_ = \CNN_pk_out[0][PE_state][0]  ;
   assign CNN_pk_out_3__PE_state__0_ = \CNN_pk_out[0][PE_state][0]  ;
   assign CNN_pk_out_0__wrb_data__7_ = \CNN_pk_out[0][wrb_data][7]  ;
   assign CNN_pk_out_1__wrb_data__7_ = \CNN_pk_out[0][wrb_data][7]  ;
   assign CNN_pk_out_2__wrb_data__7_ = \CNN_pk_out[0][wrb_data][7]  ;
   assign CNN_pk_out_3__wrb_data__7_ = \CNN_pk_out[0][wrb_data][7]  ;
   assign CNN_pk_out_0__wrb_data__6_ = \CNN_pk_out[0][wrb_data][6]  ;
   assign CNN_pk_out_1__wrb_data__6_ = \CNN_pk_out[0][wrb_data][6]  ;
   assign CNN_pk_out_2__wrb_data__6_ = \CNN_pk_out[0][wrb_data][6]  ;
   assign CNN_pk_out_3__wrb_data__6_ = \CNN_pk_out[0][wrb_data][6]  ;
   assign CNN_pk_out_0__wrb_data__5_ = \CNN_pk_out[0][wrb_data][5]  ;
   assign CNN_pk_out_1__wrb_data__5_ = \CNN_pk_out[0][wrb_data][5]  ;
   assign CNN_pk_out_2__wrb_data__5_ = \CNN_pk_out[0][wrb_data][5]  ;
   assign CNN_pk_out_3__wrb_data__5_ = \CNN_pk_out[0][wrb_data][5]  ;
   assign CNN_pk_out_0__wrb_data__4_ = \CNN_pk_out[0][wrb_data][4]  ;
   assign CNN_pk_out_1__wrb_data__4_ = \CNN_pk_out[0][wrb_data][4]  ;
   assign CNN_pk_out_2__wrb_data__4_ = \CNN_pk_out[0][wrb_data][4]  ;
   assign CNN_pk_out_3__wrb_data__4_ = \CNN_pk_out[0][wrb_data][4]  ;
   assign CNN_pk_out_0__wrb_data__3_ = \CNN_pk_out[0][wrb_data][3]  ;
   assign CNN_pk_out_1__wrb_data__3_ = \CNN_pk_out[0][wrb_data][3]  ;
   assign CNN_pk_out_2__wrb_data__3_ = \CNN_pk_out[0][wrb_data][3]  ;
   assign CNN_pk_out_3__wrb_data__3_ = \CNN_pk_out[0][wrb_data][3]  ;
   assign CNN_pk_out_0__wrb_data__2_ = \CNN_pk_out[0][wrb_data][2]  ;
   assign CNN_pk_out_1__wrb_data__2_ = \CNN_pk_out[0][wrb_data][2]  ;
   assign CNN_pk_out_2__wrb_data__2_ = \CNN_pk_out[0][wrb_data][2]  ;
   assign CNN_pk_out_3__wrb_data__2_ = \CNN_pk_out[0][wrb_data][2]  ;
   assign CNN_pk_out_0__wrb_data__1_ = \CNN_pk_out[0][wrb_data][1]  ;
   assign CNN_pk_out_1__wrb_data__1_ = \CNN_pk_out[0][wrb_data][1]  ;
   assign CNN_pk_out_2__wrb_data__1_ = \CNN_pk_out[0][wrb_data][1]  ;
   assign CNN_pk_out_3__wrb_data__1_ = \CNN_pk_out[0][wrb_data][1]  ;
   assign CNN_pk_out_0__wrb_data__0_ = \CNN_pk_out[0][wrb_data][0]  ;
   assign CNN_pk_out_1__wrb_data__0_ = \CNN_pk_out[0][wrb_data][0]  ;
   assign CNN_pk_out_2__wrb_data__0_ = \CNN_pk_out[0][wrb_data][0]  ;
   assign CNN_pk_out_3__wrb_data__0_ = \CNN_pk_out[0][wrb_data][0]  ;
   assign CNN_pk_out_0__wrb_addr__3_ = \CNN_pk_out[0][wrb_addr][3]  ;
   assign CNN_pk_out_1__wrb_addr__3_ = \CNN_pk_out[0][wrb_addr][3]  ;
   assign CNN_pk_out_2__wrb_addr__3_ = \CNN_pk_out[0][wrb_addr][3]  ;
   assign CNN_pk_out_3__wrb_addr__3_ = \CNN_pk_out[0][wrb_addr][3]  ;
   assign CNN_pk_out_0__wrb_addr__2_ = \CNN_pk_out[0][wrb_addr][2]  ;
   assign CNN_pk_out_1__wrb_addr__2_ = \CNN_pk_out[0][wrb_addr][2]  ;
   assign CNN_pk_out_2__wrb_addr__2_ = \CNN_pk_out[0][wrb_addr][2]  ;
   assign CNN_pk_out_3__wrb_addr__2_ = \CNN_pk_out[0][wrb_addr][2]  ;
   assign CNN_pk_out_0__wrb_addr__1_ = \CNN_pk_out[0][wrb_addr][1]  ;
   assign CNN_pk_out_1__wrb_addr__1_ = \CNN_pk_out[0][wrb_addr][1]  ;
   assign CNN_pk_out_2__wrb_addr__1_ = \CNN_pk_out[0][wrb_addr][1]  ;
   assign CNN_pk_out_3__wrb_addr__1_ = \CNN_pk_out[0][wrb_addr][1]  ;
   assign CNN_pk_out_0__wrb_addr__0_ = \CNN_pk_out[0][wrb_addr][0]  ;
   assign CNN_pk_out_1__wrb_addr__0_ = \CNN_pk_out[0][wrb_addr][0]  ;
   assign CNN_pk_out_2__wrb_addr__0_ = \CNN_pk_out[0][wrb_addr][0]  ;
   assign CNN_pk_out_3__wrb_addr__0_ = \CNN_pk_out[0][wrb_addr][0]  ;
   assign CNN_pk_out_0__rdb_addr__3_ = \CNN_pk_out[0][rdb_addr][3]  ;
   assign CNN_pk_out_1__rdb_addr__3_ = \CNN_pk_out[0][rdb_addr][3]  ;
   assign CNN_pk_out_2__rdb_addr__3_ = \CNN_pk_out[0][rdb_addr][3]  ;
   assign CNN_pk_out_3__rdb_addr__3_ = \CNN_pk_out[0][rdb_addr][3]  ;
   assign CNN_pk_out_0__rdb_addr__2_ = \CNN_pk_out[0][rdb_addr][2]  ;
   assign CNN_pk_out_1__rdb_addr__2_ = \CNN_pk_out[0][rdb_addr][2]  ;
   assign CNN_pk_out_2__rdb_addr__2_ = \CNN_pk_out[0][rdb_addr][2]  ;
   assign CNN_pk_out_3__rdb_addr__2_ = \CNN_pk_out[0][rdb_addr][2]  ;
   assign CNN_pk_out_0__rdb_addr__1_ = \CNN_pk_out[0][rdb_addr][1]  ;
   assign CNN_pk_out_1__rdb_addr__1_ = \CNN_pk_out[0][rdb_addr][1]  ;
   assign CNN_pk_out_2__rdb_addr__1_ = \CNN_pk_out[0][rdb_addr][1]  ;
   assign CNN_pk_out_3__rdb_addr__1_ = \CNN_pk_out[0][rdb_addr][1]  ;
   assign CNN_pk_out_0__rdb_addr__0_ = \CNN_pk_out[0][rdb_addr][0]  ;
   assign CNN_pk_out_1__rdb_addr__0_ = \CNN_pk_out[0][rdb_addr][0]  ;
   assign CNN_pk_out_2__rdb_addr__0_ = \CNN_pk_out[0][rdb_addr][0]  ;
   assign CNN_pk_out_3__rdb_addr__0_ = \CNN_pk_out[0][rdb_addr][0]  ;

   CLKBUFX2TR POSTROUTEFE_PHC50_CNTR_pk_in_wrb_data__7 (.A(CNTR_pk_in_wrb_data__7_),
	.Y(FE_PHN50_CNTR_pk_in_wrb_data__7));
   CLKBUFX2TR POSTROUTEFE_PHC49_CNTR_pk_in_wrb_data__6 (.A(CNTR_pk_in_wrb_data__6_),
	.Y(FE_PHN49_CNTR_pk_in_wrb_data__6));
   CLKBUFX2TR POSTROUTEFE_PHC48_reset (.A(reset),
	.Y(FE_PHN48_reset));
   CLKBUFX2TR POSTROUTEFE_PHC47_CNTR_pk_in_wrb_data__5 (.A(CNTR_pk_in_wrb_data__5_),
	.Y(FE_PHN47_CNTR_pk_in_wrb_data__5));
   CLKBUFX2TR POSTROUTEFE_PHC46_CNTR_pk_in_PE_state__1 (.A(CNTR_pk_in_PE_state__1_),
	.Y(FE_PHN46_CNTR_pk_in_PE_state__1));
   CLKBUFX2TR POSTROUTEFE_PHC45_CNTR_pk_in_PE_state__0 (.A(CNTR_pk_in_PE_state__0_),
	.Y(FE_PHN45_CNTR_pk_in_PE_state__0));
   CLKBUFX2TR POSTROUTEFE_PHC44_CNTR_pk_in_rdb_addr__0 (.A(CNTR_pk_in_rdb_addr__0_),
	.Y(FE_PHN44_CNTR_pk_in_rdb_addr__0));
   CLKBUFX2TR POSTROUTEFE_PHC43_CNTR_pk_in_wrb_data__4 (.A(CNTR_pk_in_wrb_data__4_),
	.Y(FE_PHN43_CNTR_pk_in_wrb_data__4));
   CLKBUFX2TR POSTROUTEFE_PHC42_CNTR_pk_in_wrb_addr__0 (.A(CNTR_pk_in_wrb_addr__0_),
	.Y(FE_PHN42_CNTR_pk_in_wrb_addr__0));
   CLKBUFX2TR POSTROUTEFE_PHC41_CNTR_pk_in_wrb_addr__6 (.A(CNTR_pk_in_wrb_addr__6_),
	.Y(FE_PHN41_CNTR_pk_in_wrb_addr__6));
   CLKBUFX2TR POSTROUTEFE_PHC40_CNTR_pk_in_PE_state__2 (.A(CNTR_pk_in_PE_state__2_),
	.Y(FE_PHN40_CNTR_pk_in_PE_state__2));
   CLKBUFX2TR POSTROUTEFE_PHC39_CNTR_pk_in_wrb_addr__7 (.A(CNTR_pk_in_wrb_addr__7_),
	.Y(FE_PHN39_CNTR_pk_in_wrb_addr__7));
   CLKBUFX2TR POSTROUTEFE_PHC38_CNTR_pk_in_rdb_addr__3 (.A(CNTR_pk_in_rdb_addr__3_),
	.Y(FE_PHN38_CNTR_pk_in_rdb_addr__3));
   CLKBUFX2TR POSTROUTEFE_PHC37_CNTR_pk_in_wrb_addr__5 (.A(CNTR_pk_in_wrb_addr__5_),
	.Y(FE_PHN37_CNTR_pk_in_wrb_addr__5));
   CLKBUFX2TR POSTROUTEFE_PHC36_CNTR_pk_in_wrb (.A(CNTR_pk_in_wrb_),
	.Y(FE_PHN36_CNTR_pk_in_wrb));
   CLKBUFX2TR POSTROUTEFE_PHC35_CNTR_pk_in_wrb_data__0 (.A(CNTR_pk_in_wrb_data__0_),
	.Y(FE_PHN35_CNTR_pk_in_wrb_data__0));
   CLKBUFX2TR POSTROUTEFE_PHC34_CNTR_pk_in_wrb_addr__1 (.A(CNTR_pk_in_wrb_addr__1_),
	.Y(FE_PHN34_CNTR_pk_in_wrb_addr__1));
   CLKBUFX2TR POSTROUTEFE_PHC33_CNTR_pk_in_rdb_addr__1 (.A(CNTR_pk_in_rdb_addr__1_),
	.Y(FE_PHN33_CNTR_pk_in_rdb_addr__1));
   CLKBUFX2TR POSTROUTEFE_PHC32_CNTR_pk_in_wrb_addr__3 (.A(CNTR_pk_in_wrb_addr__3_),
	.Y(FE_PHN32_CNTR_pk_in_wrb_addr__3));
   CLKBUFX2TR POSTROUTEFE_PHC31_CNTR_pk_in_wrb_data__2 (.A(CNTR_pk_in_wrb_data__2_),
	.Y(FE_PHN31_CNTR_pk_in_wrb_data__2));
   CLKBUFX2TR POSTROUTEFE_PHC30_CNTR_pk_in_wrb_addr__4 (.A(CNTR_pk_in_wrb_addr__4_),
	.Y(FE_PHN30_CNTR_pk_in_wrb_addr__4));
   CLKBUFX2TR POSTROUTEFE_PHC29_CNTR_pk_in_wrb_addr__2 (.A(CNTR_pk_in_wrb_addr__2_),
	.Y(FE_PHN29_CNTR_pk_in_wrb_addr__2));
   CLKBUFX2TR POSTROUTEFE_PHC28_CNTR_pk_in_wrb_data__1 (.A(CNTR_pk_in_wrb_data__1_),
	.Y(FE_PHN28_CNTR_pk_in_wrb_data__1));
   CLKBUFX2TR POSTROUTEFE_PHC27_CNTR_pk_in_wrb_data__3 (.A(CNTR_pk_in_wrb_data__3_),
	.Y(FE_PHN27_CNTR_pk_in_wrb_data__3));
   CLKBUFX2TR POSTROUTEFE_PHC26_CNTR_pk_in_rdb_addr__2 (.A(CNTR_pk_in_rdb_addr__2_),
	.Y(FE_PHN26_CNTR_pk_in_rdb_addr__2));
   CLKBUFX2TR PLACEDFE_OFC1_FE_DBTN0_n51 (.A(FE_DBTN0_n51),
	.Y(FE_OFN1_FE_DBTN0_n51));
   CLKINVX12TR CTS_ccl_a_inv_00001 (.A(CTS_2),
	.Y(CTS_1));
   CLKINVX2TR CTS_ccl_a_inv_00002 (.A(clk),
	.Y(CTS_2));
   INVX2TR PLACEDFE_DBTC0_n51 (.A(n51),
	.Y(FE_DBTN0_n51));
   DFFQX1TR clk_r_REG14_S1 (.D(FE_PHN37_CNTR_pk_in_wrb_addr__5),
	.CK(CTS_1),
	.Q(n27));
   DFFQX1TR clk_r_REG1_S1 (.D(FE_PHN40_CNTR_pk_in_PE_state__2),
	.CK(CTS_1),
	.Q(n50));
   DFFQX1TR clk_r_REG2_S1 (.D(FE_PHN46_CNTR_pk_in_PE_state__1),
	.CK(CTS_1),
	.Q(n49));
   DFFQX1TR clk_r_REG3_S1 (.D(FE_PHN45_CNTR_pk_in_PE_state__0),
	.CK(CTS_1),
	.Q(n48));
   DFFQX1TR clk_r_REG4_S1 (.D(FE_PHN50_CNTR_pk_in_wrb_data__7),
	.CK(CTS_1),
	.Q(n47));
   DFFQX1TR clk_r_REG5_S1 (.D(FE_PHN49_CNTR_pk_in_wrb_data__6),
	.CK(CTS_1),
	.Q(n46));
   DFFQX1TR clk_r_REG6_S1 (.D(FE_PHN47_CNTR_pk_in_wrb_data__5),
	.CK(CTS_1),
	.Q(n45));
   DFFQX1TR clk_r_REG7_S1 (.D(FE_PHN43_CNTR_pk_in_wrb_data__4),
	.CK(CTS_1),
	.Q(n44));
   DFFQX1TR clk_r_REG8_S1 (.D(FE_PHN27_CNTR_pk_in_wrb_data__3),
	.CK(CTS_1),
	.Q(n43));
   DFFQX1TR clk_r_REG9_S1 (.D(FE_PHN31_CNTR_pk_in_wrb_data__2),
	.CK(CTS_1),
	.Q(n42));
   DFFQX1TR clk_r_REG10_S1 (.D(FE_PHN28_CNTR_pk_in_wrb_data__1),
	.CK(CTS_1),
	.Q(n41));
   DFFQX1TR clk_r_REG11_S1 (.D(FE_PHN35_CNTR_pk_in_wrb_data__0),
	.CK(CTS_1),
	.Q(n40));
   DFFQX1TR clk_r_REG16_S1 (.D(FE_PHN32_CNTR_pk_in_wrb_addr__3),
	.CK(CTS_1),
	.Q(n37));
   DFFQX1TR clk_r_REG17_S1 (.D(FE_PHN29_CNTR_pk_in_wrb_addr__2),
	.CK(CTS_1),
	.Q(n36));
   DFFQX1TR clk_r_REG18_S1 (.D(FE_PHN34_CNTR_pk_in_wrb_addr__1),
	.CK(CTS_1),
	.Q(n35));
   DFFQX1TR clk_r_REG19_S1 (.D(FE_PHN42_CNTR_pk_in_wrb_addr__0),
	.CK(CTS_1),
	.Q(n34));
   DFFQX1TR clk_r_REG21_S1 (.D(FE_PHN38_CNTR_pk_in_rdb_addr__3),
	.CK(CTS_1),
	.Q(n32));
   DFFQX1TR clk_r_REG22_S1 (.D(FE_PHN26_CNTR_pk_in_rdb_addr__2),
	.CK(CTS_1),
	.Q(n31));
   DFFQX1TR clk_r_REG23_S1 (.D(FE_PHN33_CNTR_pk_in_rdb_addr__1),
	.CK(CTS_1),
	.Q(n30));
   DFFQX1TR clk_r_REG24_S1 (.D(FE_PHN44_CNTR_pk_in_rdb_addr__0),
	.CK(CTS_1),
	.Q(n29));
   DFFQX1TR clk_r_REG15_S1 (.D(FE_PHN30_CNTR_pk_in_wrb_addr__4),
	.CK(CTS_1),
	.Q(n38));
   DFFQX1TR clk_r_REG12_S1 (.D(FE_PHN39_CNTR_pk_in_wrb_addr__7),
	.CK(CTS_1),
	.Q(n39));
   DFFQX1TR clk_r_REG0_S1 (.D(FE_PHN48_reset),
	.CK(CTS_1),
	.Q(n51));
   DFFQX1TR clk_r_REG20_S1 (.D(FE_PHN36_CNTR_pk_in_wrb),
	.CK(CTS_1),
	.Q(n33));
   DFFQX1TR clk_r_REG13_S1 (.D(FE_PHN41_CNTR_pk_in_wrb_addr__6),
	.CK(CTS_1),
	.Q(n28));
   CLKINVX2TR U53 (.A(n28),
	.Y(n26));
   INVX1TR U54 (.A(n38),
	.Y(n19));
   NAND2X1TR U56 (.A(n27),
	.B(n26),
	.Y(n23));
   AND2X2TR U58 (.A(n29),
	.B(FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][rdb_addr][0] ));
   AND2X2TR U59 (.A(n30),
	.B(FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][rdb_addr][1] ));
   AND2X2TR U60 (.A(n31),
	.B(FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][rdb_addr][2] ));
   AND2X2TR U61 (.A(n32),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][rdb_addr][3] ));
   AND2X2TR U62 (.A(n34),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_addr][0] ));
   AND2X2TR U63 (.A(n35),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_addr][1] ));
   AND2X2TR U64 (.A(n36),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_addr][2] ));
   AND2X2TR U65 (.A(n37),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_addr][3] ));
   AND2X2TR U66 (.A(n40),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_data][0] ));
   AND2X2TR U67 (.A(n41),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_data][1] ));
   AND2X2TR U68 (.A(n42),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_data][2] ));
   AND2X2TR U69 (.A(n43),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_data][3] ));
   AND2X2TR U70 (.A(n44),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_data][4] ));
   AND2X2TR U71 (.A(n45),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_data][5] ));
   AND2X2TR U72 (.A(n46),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_data][6] ));
   AND2X2TR U73 (.A(n47),
	.B(FE_OFN1_FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][wrb_data][7] ));
   AND2X2TR U74 (.A(n48),
	.B(FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][PE_state][0] ));
   AND2X2TR U75 (.A(n49),
	.B(FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][PE_state][1] ));
   AND2X2TR U76 (.A(n50),
	.B(FE_DBTN0_n51),
	.Y(\CNN_pk_out[0][PE_state][2] ));
   NOR3X1TR U77 (.A(n27),
	.B(n26),
	.C(n21),
	.Y(CNN_pk_out_1__wrb__0_));
   NOR3X1TR U78 (.A(n28),
	.B(n27),
	.C(n21),
	.Y(CNN_pk_out_0__wrb__0_));
   NOR3BX1TR U79 (.AN(n33),
	.B(n51),
	.C(n39),
	.Y(n17));
   NAND2X1TR U80 (.A(n17),
	.B(n19),
	.Y(n21));
   NAND2X1TR U81 (.A(n38),
	.B(n17),
	.Y(n22));
   NAND2X1TR U82 (.A(n28),
	.B(n27),
	.Y(n20));
   NOR2X1TR U83 (.A(n22),
	.B(n20),
	.Y(CNN_pk_out_1__wrb__3_));
   NOR2X1TR U84 (.A(n21),
	.B(n20),
	.Y(CNN_pk_out_1__wrb__2_));
   NAND4X1TR U85 (.A(n38),
	.B(n33),
	.C(n39),
	.D(FE_OFN1_FE_DBTN0_n51),
	.Y(n25));
   NOR2X1TR U86 (.A(n20),
	.B(n25),
	.Y(CNN_pk_out_3__wrb__3_));
   NAND4X1TR U87 (.A(n33),
	.B(n39),
	.C(n19),
	.D(FE_OFN1_FE_DBTN0_n51),
	.Y(n24));
   NOR2X1TR U88 (.A(n20),
	.B(n24),
	.Y(CNN_pk_out_3__wrb__2_));
   NOR3X1TR U89 (.A(n28),
	.B(n27),
	.C(n22),
	.Y(CNN_pk_out_0__wrb__1_));
   NOR2X1TR U90 (.A(n21),
	.B(n23),
	.Y(CNN_pk_out_0__wrb__2_));
   NOR2X1TR U91 (.A(n22),
	.B(n23),
	.Y(CNN_pk_out_0__wrb__3_));
   NOR3X1TR U92 (.A(n27),
	.B(n26),
	.C(n22),
	.Y(CNN_pk_out_1__wrb__1_));
   NOR3X1TR U93 (.A(n28),
	.B(n27),
	.C(n24),
	.Y(CNN_pk_out_2__wrb__0_));
   NOR3X1TR U94 (.A(n28),
	.B(n27),
	.C(n25),
	.Y(CNN_pk_out_2__wrb__1_));
   NOR2X1TR U95 (.A(n23),
	.B(n24),
	.Y(CNN_pk_out_2__wrb__2_));
   NOR2X1TR U96 (.A(n23),
	.B(n25),
	.Y(CNN_pk_out_2__wrb__3_));
   NOR3X1TR U97 (.A(n27),
	.B(n26),
	.C(n24),
	.Y(CNN_pk_out_3__wrb__0_));
   NOR3X1TR U98 (.A(n27),
	.B(n26),
	.C(n25),
	.Y(CNN_pk_out_3__wrb__1_));
endmodule

