// Seed: 3856132673
module module_0 (
    input wire id_0,
    input tri id_1,
    output wor id_2,
    output wor id_3,
    output supply1 id_4,
    output wor id_5,
    input uwire id_6,
    input wor id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10
);
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    output tri id_5,
    input tri0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wire id_9,
    input wire id_10,
    inout wire id_11,
    output wor id_12,
    input supply1 id_13,
    input tri id_14
    , id_24,
    output wand id_15,
    input wire id_16,
    output tri id_17,
    input supply1 id_18,
    input tri id_19,
    input uwire id_20
    , id_25,
    output wire id_21,
    input uwire id_22
);
  wor  id_26  =  1  ,  id_27  ,  id_28  ,  id_29  ,  id_30  =  1  ,  id_31  =  1 'b0 ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ;
  wire id_47;
  wire id_48;
  assign id_27 = 1;
  wire id_49;
  wire id_50;
  assign id_28 = id_26 - id_10;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_11,
      id_0,
      id_8,
      id_17,
      id_13,
      id_9,
      id_22,
      id_5,
      id_10
  );
  assign modCall_1.type_6 = 0;
endmodule
