#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562fb8bb00f0 .scope module, "testbench" "testbench" 2 11;
 .timescale -9 -10;
P_0x562fb8ba2b00 .param/l "BW" 0 2 14, +C4<00000000000000000000000000000100>;
v0x562fb8bd12c0_0 .net "clk", 0 0, v0x562fb8bd0510_0;  1 drivers
v0x562fb8bd1380_0 .net "error_output", 0 0, v0x562fb8bcf0c0_0;  1 drivers
o0x7fa8205678e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x562fb8bd1490_0 .net "error_output_estr", 0 0, o0x7fa8205678e8;  0 drivers
v0x562fb8bd1530_0 .net "fifo_almost_empty", 0 0, L_0x562fb8be2700;  1 drivers
o0x7fa820567918 .functor BUFZ 1, C4<z>; HiZ drive
v0x562fb8bd1620_0 .net "fifo_almost_empty_estr", 0 0, o0x7fa820567918;  0 drivers
v0x562fb8bd1710_0 .net "fifo_almost_full", 0 0, L_0x562fb8be2920;  1 drivers
o0x7fa820567948 .functor BUFZ 1, C4<z>; HiZ drive
v0x562fb8bd1800_0 .net "fifo_almost_full_estr", 0 0, o0x7fa820567948;  0 drivers
v0x562fb8bd18a0_0 .net "fifo_data_in", 3 0, v0x562fb8bd0a70_0;  1 drivers
v0x562fb8bd1990_0 .net "fifo_data_out", 3 0, v0x562fb8bcf3e0_0;  1 drivers
v0x562fb8bd1a30_0 .net "fifo_empty", 0 0, L_0x562fb8b91dc0;  1 drivers
o0x7fa820567978 .functor BUFZ 1, C4<z>; HiZ drive
v0x562fb8bd1b20_0 .net "fifo_empty_estr", 0 0, o0x7fa820567978;  0 drivers
v0x562fb8bd1bc0_0 .net "fifo_full", 0 0, L_0x562fb8b97870;  1 drivers
o0x7fa8205679a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x562fb8bd1cb0_0 .net "fifo_full_estr", 0 0, o0x7fa8205679a8;  0 drivers
v0x562fb8bd1d50_0 .net "fifo_rd", 0 0, v0x562fb8bd0ef0_0;  1 drivers
v0x562fb8bd1e40_0 .net "fifo_wr", 0 0, v0x562fb8bd0fc0_0;  1 drivers
v0x562fb8bd1f30_0 .net "reset_L", 0 0, v0x562fb8bd1090_0;  1 drivers
S_0x562fb8bb0270 .scope module, "fifo_cond" "fifo" 2 31, 3 1 0, S_0x562fb8bb00f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "fifo_wr"
    .port_info 3 /INPUT 4 "fifo_data_in"
    .port_info 4 /INPUT 1 "fifo_rd"
    .port_info 5 /OUTPUT 4 "fifo_data_out"
    .port_info 6 /OUTPUT 1 "error_output"
    .port_info 7 /OUTPUT 1 "fifo_full"
    .port_info 8 /OUTPUT 1 "fifo_empty"
    .port_info 9 /OUTPUT 1 "fifo_almost_full"
    .port_info 10 /OUTPUT 1 "fifo_almost_empty"
P_0x562fb8bab660 .param/l "BW" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x562fb8bab6a0 .param/l "LEN" 0 3 3, C4<0110>;
P_0x562fb8bab6e0 .param/l "TOL" 0 3 4, +C4<00000000000000000000000000000001>;
L_0x562fb8b97870 .functor BUFZ 1, L_0x562fb8bd2110, C4<0>, C4<0>, C4<0>;
L_0x562fb8b91dc0 .functor BUFZ 1, L_0x562fb8be2380, C4<0>, C4<0>, C4<0>;
L_0x7fa82051e018 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x562fb8bade50_0 .net/2u *"_s0", 5 0, L_0x7fa82051e018;  1 drivers
L_0x7fa82051e0a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562fb8bae560_0 .net *"_s11", 25 0, L_0x7fa82051e0a8;  1 drivers
L_0x7fa82051e0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562fb8bae8b0_0 .net/2u *"_s12", 31 0, L_0x7fa82051e0f0;  1 drivers
v0x562fb8ba65a0_0 .net *"_s20", 31 0, L_0x562fb8be25c0;  1 drivers
L_0x7fa82051e138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562fb8ba8430_0 .net *"_s23", 25 0, L_0x7fa82051e138;  1 drivers
L_0x7fa82051e180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562fb8ba9300_0 .net/2u *"_s24", 31 0, L_0x7fa82051e180;  1 drivers
v0x562fb8baa160_0 .net *"_s28", 31 0, L_0x562fb8be2880;  1 drivers
L_0x7fa82051e1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562fb8bcebc0_0 .net *"_s31", 25 0, L_0x7fa82051e1c8;  1 drivers
L_0x7fa82051e210 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x562fb8bceca0_0 .net/2u *"_s32", 31 0, L_0x7fa82051e210;  1 drivers
L_0x7fa82051e060 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x562fb8bced80_0 .net/2u *"_s4", 5 0, L_0x7fa82051e060;  1 drivers
v0x562fb8bcee60_0 .net *"_s8", 31 0, L_0x562fb8bd2200;  1 drivers
v0x562fb8bcef40_0 .net "clk", 0 0, v0x562fb8bd0510_0;  alias, 1 drivers
v0x562fb8bcf000_0 .net "empty", 0 0, L_0x562fb8be2380;  1 drivers
v0x562fb8bcf0c0_0 .var "error_output", 0 0;
v0x562fb8bcf180_0 .net "fifo_almost_empty", 0 0, L_0x562fb8be2700;  alias, 1 drivers
v0x562fb8bcf240_0 .net "fifo_almost_full", 0 0, L_0x562fb8be2920;  alias, 1 drivers
v0x562fb8bcf300_0 .net "fifo_data_in", 3 0, v0x562fb8bd0a70_0;  alias, 1 drivers
v0x562fb8bcf3e0_0 .var "fifo_data_out", 3 0;
v0x562fb8bcf4c0_0 .net "fifo_empty", 0 0, L_0x562fb8b91dc0;  alias, 1 drivers
v0x562fb8bcf580_0 .net "fifo_full", 0 0, L_0x562fb8b97870;  alias, 1 drivers
v0x562fb8bcf640_0 .net "fifo_rd", 0 0, v0x562fb8bd0ef0_0;  alias, 1 drivers
v0x562fb8bcf700_0 .net "fifo_wr", 0 0, v0x562fb8bd0fc0_0;  alias, 1 drivers
v0x562fb8bcf7c0_0 .net "full", 0 0, L_0x562fb8bd2110;  1 drivers
v0x562fb8bcf880 .array "mem", 5 0, 3 0;
v0x562fb8bcfa00_0 .net "nxtaddr", 5 0, L_0x562fb8bd2020;  1 drivers
v0x562fb8bcfae0_0 .var "o_fill", 5 0;
v0x562fb8bcfbc0_0 .var "overrun", 0 0;
v0x562fb8bcfc80_0 .var "rdaddr", 5 0;
v0x562fb8bcfd60_0 .net "reset_L", 0 0, v0x562fb8bd1090_0;  alias, 1 drivers
v0x562fb8bcfe20_0 .var "underrun", 0 0;
v0x562fb8bcfee0_0 .var "wraddr", 5 0;
E_0x562fb8b86000 .event posedge, v0x562fb8bcef40_0;
E_0x562fb8b855b0 .event edge, v0x562fb8bcfe20_0, v0x562fb8bcfbc0_0;
v0x562fb8bcf880_0 .array/port v0x562fb8bcf880, 0;
v0x562fb8bcf880_1 .array/port v0x562fb8bcf880, 1;
E_0x562fb8bae820/0 .event edge, v0x562fb8bcf640_0, v0x562fb8bcfc80_0, v0x562fb8bcf880_0, v0x562fb8bcf880_1;
v0x562fb8bcf880_2 .array/port v0x562fb8bcf880, 2;
v0x562fb8bcf880_3 .array/port v0x562fb8bcf880, 3;
v0x562fb8bcf880_4 .array/port v0x562fb8bcf880, 4;
v0x562fb8bcf880_5 .array/port v0x562fb8bcf880, 5;
E_0x562fb8bae820/1 .event edge, v0x562fb8bcf880_2, v0x562fb8bcf880_3, v0x562fb8bcf880_4, v0x562fb8bcf880_5;
E_0x562fb8bae820 .event/or E_0x562fb8bae820/0, E_0x562fb8bae820/1;
L_0x562fb8bd2020 .arith/sum 6, v0x562fb8bcfee0_0, L_0x7fa82051e018;
L_0x562fb8bd2110 .cmp/eq 6, v0x562fb8bcfae0_0, L_0x7fa82051e060;
L_0x562fb8bd2200 .concat [ 6 26 0 0], v0x562fb8bcfae0_0, L_0x7fa82051e0a8;
L_0x562fb8be2380 .cmp/eq 32, L_0x562fb8bd2200, L_0x7fa82051e0f0;
L_0x562fb8be25c0 .concat [ 6 26 0 0], v0x562fb8bcfae0_0, L_0x7fa82051e138;
L_0x562fb8be2700 .cmp/eq 32, L_0x562fb8be25c0, L_0x7fa82051e180;
L_0x562fb8be2880 .concat [ 6 26 0 0], v0x562fb8bcfae0_0, L_0x7fa82051e1c8;
L_0x562fb8be2920 .cmp/eq 32, L_0x562fb8be2880, L_0x7fa82051e210;
S_0x562fb8bd0120 .scope module, "prb" "probador" 2 46, 4 1 0, S_0x562fb8bb00f0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "reset_L"
    .port_info 1 /OUTPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "fifo_wr"
    .port_info 3 /OUTPUT 1 "fifo_rd"
    .port_info 4 /OUTPUT 4 "fifo_data_in"
    .port_info 5 /INPUT 4 "fifo_data_out"
    .port_info 6 /INPUT 1 "error_output"
    .port_info 7 /INPUT 1 "error_output_estr"
    .port_info 8 /INPUT 1 "fifo_full"
    .port_info 9 /INPUT 1 "fifo_empty"
    .port_info 10 /INPUT 1 "fifo_full_estr"
    .port_info 11 /INPUT 1 "fifo_empty_estr"
    .port_info 12 /INPUT 1 "fifo_almost_full"
    .port_info 13 /INPUT 1 "fifo_almost_empty"
    .port_info 14 /INPUT 1 "fifo_almost_full_estr"
    .port_info 15 /INPUT 1 "fifo_almost_empty_estr"
P_0x562fb8bd02c0 .param/l "BW" 0 4 19, +C4<00000000000000000000000000000100>;
v0x562fb8bd0510_0 .var "clk", 0 0;
v0x562fb8bd05d0_0 .net "error_output", 0 0, v0x562fb8bcf0c0_0;  alias, 1 drivers
v0x562fb8bd06a0_0 .net "error_output_estr", 0 0, o0x7fa8205678e8;  alias, 0 drivers
v0x562fb8bd0770_0 .net "fifo_almost_empty", 0 0, L_0x562fb8be2700;  alias, 1 drivers
v0x562fb8bd0840_0 .net "fifo_almost_empty_estr", 0 0, o0x7fa820567918;  alias, 0 drivers
v0x562fb8bd0930_0 .net "fifo_almost_full", 0 0, L_0x562fb8be2920;  alias, 1 drivers
v0x562fb8bd09d0_0 .net "fifo_almost_full_estr", 0 0, o0x7fa820567948;  alias, 0 drivers
v0x562fb8bd0a70_0 .var "fifo_data_in", 3 0;
v0x562fb8bd0b40_0 .net "fifo_data_out", 3 0, v0x562fb8bcf3e0_0;  alias, 1 drivers
v0x562fb8bd0c10_0 .net "fifo_empty", 0 0, L_0x562fb8b91dc0;  alias, 1 drivers
v0x562fb8bd0ce0_0 .net "fifo_empty_estr", 0 0, o0x7fa820567978;  alias, 0 drivers
v0x562fb8bd0d80_0 .net "fifo_full", 0 0, L_0x562fb8b97870;  alias, 1 drivers
v0x562fb8bd0e50_0 .net "fifo_full_estr", 0 0, o0x7fa8205679a8;  alias, 0 drivers
v0x562fb8bd0ef0_0 .var "fifo_rd", 0 0;
v0x562fb8bd0fc0_0 .var "fifo_wr", 0 0;
v0x562fb8bd1090_0 .var "reset_L", 0 0;
E_0x562fb8baf570 .event edge, v0x562fb8bcfd60_0, v0x562fb8bcf580_0, v0x562fb8bcf300_0;
    .scope S_0x562fb8bb0270;
T_0 ;
    %wait E_0x562fb8b86000;
    %load/vec4 v0x562fb8bcf700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x562fb8bcf300_0;
    %ix/getv 3, v0x562fb8bcfee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562fb8bcf880, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562fb8bb0270;
T_1 ;
    %wait E_0x562fb8bae820;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562fb8bcf3e0_0, 0, 4;
    %load/vec4 v0x562fb8bcf640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 4, v0x562fb8bcfc80_0;
    %load/vec4a v0x562fb8bcf880, 4;
    %store/vec4 v0x562fb8bcf3e0_0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562fb8bb0270;
T_2 ;
    %wait E_0x562fb8b86000;
    %load/vec4 v0x562fb8bcfd60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x562fb8bcfee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb8bcfbc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562fb8bcf700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x562fb8bcf7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x562fb8bcf640_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.4, 9;
    %load/vec4 v0x562fb8bcfee0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x562fb8bcfee0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x562fb8bcfee0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x562fb8bcfee0_0, 0;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb8bcfbc0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562fb8bcfbc0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562fb8bb0270;
T_3 ;
    %wait E_0x562fb8b86000;
    %load/vec4 v0x562fb8bcfd60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x562fb8bcfc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb8bcfe20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x562fb8bcf640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x562fb8bcf000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x562fb8bcfc80_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x562fb8bcfc80_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x562fb8bcfc80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x562fb8bcfc80_0, 0;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb8bcfe20_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562fb8bcfe20_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562fb8bb0270;
T_4 ;
    %wait E_0x562fb8b86000;
    %load/vec4 v0x562fb8bcfd60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x562fb8bcfae0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562fb8bcf700_0;
    %load/vec4 v0x562fb8bcf640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562fb8bcf7c0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562fb8bcf000_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %load/vec4 v0x562fb8bcfae0_0;
    %assign/vec4 v0x562fb8bcfae0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x562fb8bcfae0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x562fb8bcfae0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x562fb8bcfae0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x562fb8bcfae0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x562fb8bcfae0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x562fb8bcfae0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562fb8bb0270;
T_5 ;
    %wait E_0x562fb8b855b0;
    %load/vec4 v0x562fb8bcfe20_0;
    %load/vec4 v0x562fb8bcfbc0_0;
    %or;
    %store/vec4 v0x562fb8bcf0c0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x562fb8bb0270;
T_6 ;
    %wait E_0x562fb8b86000;
    %load/vec4 v0x562fb8bcf240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562fb8bd0120;
T_7 ;
    %vpi_call 4 22 "$dumpfile", "./dump/memory.vcd" {0 0 0};
    %vpi_call 4 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb8bd0fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb8bd0ef0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562fb8bd0a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb8bd1090_0, 0;
    %wait E_0x562fb8b86000;
    %wait E_0x562fb8b86000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562fb8bd1090_0, 0;
    %wait E_0x562fb8b86000;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x562fb8bd0a70_0, 0;
    %wait E_0x562fb8b86000;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x562fb8bd0a70_0, 0;
    %wait E_0x562fb8b86000;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x562fb8bd0a70_0, 0;
    %wait E_0x562fb8b86000;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x562fb8bd0a70_0, 0;
    %wait E_0x562fb8b86000;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x562fb8bd0a70_0, 0;
    %wait E_0x562fb8b86000;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x562fb8bd0a70_0, 0;
    %wait E_0x562fb8b86000;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x562fb8bd0a70_0, 0;
    %wait E_0x562fb8b86000;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562fb8bd0a70_0, 0;
    %wait E_0x562fb8b86000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562fb8bd0ef0_0, 0;
    %pushi/vec4 7, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x562fb8b86000;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb8bd0ef0_0, 0;
    %pushi/vec4 6, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x562fb8b86000;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562fb8bd0ef0_0, 0;
    %pushi/vec4 6, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x562fb8b86000;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %vpi_call 4 65 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x562fb8bd0120;
T_8 ;
    %wait E_0x562fb8baf570;
    %load/vec4 v0x562fb8bd1090_0;
    %load/vec4 v0x562fb8bd0d80_0;
    %inv;
    %and;
    %load/vec4 v0x562fb8bd0a70_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562fb8bd0fc0_0, 0;
    %wait E_0x562fb8b86000;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb8bd0fc0_0, 0;
    %wait E_0x562fb8b86000;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x562fb8bd0120;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb8bd0510_0, 0;
    %end;
    .thread T_9;
    .scope S_0x562fb8bd0120;
T_10 ;
    %delay 80, 0;
    %load/vec4 v0x562fb8bd0510_0;
    %inv;
    %assign/vec4 v0x562fb8bd0510_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./fifo.v";
    "./probador.v";
