0.7
2020.2
Jun 16 2023
19:36:26
/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd,1693119249,vhdl,,,,dsp_macro_0,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.gen/sources_1/ip/ila_0/sim/ila_0.v,1693119266,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.gen/sources_1/ip/vio_0/sim/vio_0.v,,ila_0,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.gen/sources_1/ip/vio_0/sim/vio_0.v,1693119282,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/sources_1/imports/Assignment 1 files-20230825/mac.v,,vio_0,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/dsp_demo/dsp_demo.srcs/sources_1/imports/Assignment 1 files-20230825/mac.v,1693118934,verilog,,,,mac,,,,,,,,
