

================================================================
== Vitis HLS Report for 'byte_count'
================================================================
* Date:           Wed Feb  2 13:07:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        estimation
* Solution:       byte_count (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1361|     1361|  13.610 us|  13.610 us|  1362|  1362|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_byte_count_Pipeline_APPEARANCES_fu_587  |byte_count_Pipeline_APPEARANCES  |     1028|     1028|  10.280 us|  10.280 us|  1028|  1028|       no|
        |grp_byte_count_Pipeline_THRESHOLD_fu_1106   |byte_count_Pipeline_THRESHOLD    |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       58|    -|    2732|   9408|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    527|    -|
|Register         |        -|    -|     908|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       58|    0|    3640|   9937|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       20|    0|       3|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |grp_byte_count_Pipeline_APPEARANCES_fu_587  |byte_count_Pipeline_APPEARANCES  |        0|   0|  1175|  6171|    0|
    |grp_byte_count_Pipeline_THRESHOLD_fu_1106   |byte_count_Pipeline_THRESHOLD    |        0|   0|    21|  1466|    0|
    |control_s_axi_U                             |control_s_axi                    |        0|   0|   121|   186|    0|
    |gmem_m_axi_U                                |gmem_m_axi                       |       58|   0|  1415|  1585|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                       |                                 |       58|   0|  2732|  9408|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  377|         77|    1|         77|
    |ap_done        |    9|          2|    1|          2|
    |gmem_ARADDR    |   14|          3|   64|        192|
    |gmem_ARBURST   |    9|          2|    2|          4|
    |gmem_ARCACHE   |    9|          2|    4|          8|
    |gmem_ARID      |    9|          2|    1|          2|
    |gmem_ARLEN     |   14|          3|   32|         96|
    |gmem_ARLOCK    |    9|          2|    2|          4|
    |gmem_ARPROT    |    9|          2|    3|          6|
    |gmem_ARQOS     |    9|          2|    4|          8|
    |gmem_ARREGION  |    9|          2|    4|          8|
    |gmem_ARSIZE    |    9|          2|    3|          6|
    |gmem_ARUSER    |    9|          2|    1|          2|
    |gmem_ARVALID   |   14|          3|    1|          3|
    |gmem_RREADY    |    9|          2|    1|          2|
    |gmem_blk_n_AR  |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  527|        110|  125|        422|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  76|   0|   76|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |ap_rst_n_inv                                                         |   1|   0|    1|          0|
    |ap_rst_reg_1                                                         |   1|   0|    1|          0|
    |ap_rst_reg_2                                                         |   1|   0|    1|          0|
    |byte_count_ap_uint_8_appearances                                     |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_1                             |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_1_7                           |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_2                             |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_2_6                           |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_3                             |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_3_5                           |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_4                             |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_4_4                           |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_5                             |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_5_3                           |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_6                             |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_6_2                           |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_7                             |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_7_1                           |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_8                             |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_0_0_0_8_0                           |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_1                                   |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_10                                  |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_11                                  |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_12                                  |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_13                                  |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_14                                  |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_15                                  |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_16                                  |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_17                                  |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_18                                  |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_2                                   |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_3                                   |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_4                                   |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_5                                   |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_6                                   |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_7                                   |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_8                                   |   3|   0|    3|          0|
    |byte_count_ap_uint_8_appearances_9                                   |   3|   0|    3|          0|
    |byte_mulcount_ap_uint_8_appearances_0_0_0                            |   3|   0|    3|          0|
    |byte_mulcount_ap_uint_8_appearances_0_0_0_8                          |   3|   0|    3|          0|
    |grp_byte_count_Pipeline_APPEARANCES_fu_587_ap_start_reg              |   1|   0|    1|          0|
    |grp_byte_count_Pipeline_THRESHOLD_fu_1106_ap_start_reg               |   1|   0|    1|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0  |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0   |   3|   0|    3|          0|
    |p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0   |   3|   0|    3|          0|
    |trunc_ln_reg_2676                                                    |  58|   0|   58|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 908|   0|  908|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |     Source Object     |    C Type    |
+-----------------------+-----+-----+---------------+-----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|                control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|                control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|                control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|                control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|                control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|                control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|                control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  bytecount::byte_count|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  bytecount::byte_count|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  bytecount::byte_count|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  bytecount::byte_count|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|                   gmem|       pointer|
+-----------------------+-----+-----+---------------+-----------------------+--------------+

