{"sha": "fc7a6a0dfa65af07a199aa34823d81800ec35f64", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZmM3YTZhMGRmYTY1YWYwN2ExOTlhYTM0ODIzZDgxODAwZWMzNWY2NA==", "commit": {"author": {"name": "Zack Weinberg", "email": "zack@codesourcery.com", "date": "2007-09-04T04:44:47Z"}, "committer": {"name": "Zack Weinberg", "email": "zack@gcc.gnu.org", "date": "2007-09-04T04:44:47Z"}, "message": "* config/arm/arm.md (mulsidi3, umulsidi3, mulsi3_highpart)\n\t(umulsi3_highpart): Make into expanders; existing insns are\n\tnow named *[insn]_nov6.  Add stars to existing [insn]_v6\n\tcounterparts' names.\n\nFrom-SVN: r128067", "tree": {"sha": "4f65b1b4e23d003efc79175bdc58531c0b5fd674", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4f65b1b4e23d003efc79175bdc58531c0b5fd674"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/fc7a6a0dfa65af07a199aa34823d81800ec35f64", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fc7a6a0dfa65af07a199aa34823d81800ec35f64", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fc7a6a0dfa65af07a199aa34823d81800ec35f64", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fc7a6a0dfa65af07a199aa34823d81800ec35f64/comments", "author": null, "committer": null, "parents": [{"sha": "72c65674311c2e3421ee31468b10ad8393519297", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/72c65674311c2e3421ee31468b10ad8393519297", "html_url": "https://github.com/Rust-GCC/gccrs/commit/72c65674311c2e3421ee31468b10ad8393519297"}], "stats": {"total": 75, "additions": 67, "deletions": 8}, "files": [{"sha": "c469388519b8b75abb87b275bf2e16b4ce94c379", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fc7a6a0dfa65af07a199aa34823d81800ec35f64/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fc7a6a0dfa65af07a199aa34823d81800ec35f64/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=fc7a6a0dfa65af07a199aa34823d81800ec35f64", "patch": "@@ -1,3 +1,10 @@\n+2007-09-03  Zack Weinberg  <zack@codesourcery.com>\n+\n+\t* config/arm/arm.md (mulsidi3, umulsidi3, mulsi3_highpart)\n+\t(umulsi3_highpart): Make into expanders; existing insns are\n+\tnow named *[insn]_nov6.  Add stars to existing [insn]_v6\n+\tcounterparts' names.\n+\n 2007-09-03  Daniel Jacobowitz  <dan@codesourcery.com>\n \n \t* Makefile.in (DRIVER_DEFINES, gcc.o, gccspec.o, protoize.o)"}, {"sha": "04ca8ac37f53c7386c7bd0348c02c71430778d9d", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 60, "deletions": 8, "changes": 68, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fc7a6a0dfa65af07a199aa34823d81800ec35f64/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fc7a6a0dfa65af07a199aa34823d81800ec35f64/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=fc7a6a0dfa65af07a199aa34823d81800ec35f64", "patch": "@@ -1340,7 +1340,22 @@\n    (set_attr \"predicable\" \"yes\")]\n )\n \n-(define_insn \"mulsidi3\"\n+;; 32x32->64 widening multiply.\n+;; As with mulsi3, the only difference between the v3-5 and v6+\n+;; versions of these patterns is the requirement that the output not\n+;; overlap the inputs, but that still means we have to have a named\n+;; expander and two different starred insns.\n+\n+(define_expand \"mulsidi3\"\n+  [(set (match_operand:DI 0 \"s_register_operand\" \"\")\n+\t(mult:DI\n+\t (sign_extend:DI (match_operand:SI 1 \"s_register_operand\" \"\"))\n+\t (sign_extend:DI (match_operand:SI 2 \"s_register_operand\" \"\"))))]\n+  \"TARGET_32BIT && arm_arch3m\"\n+  \"\"\n+)\n+\n+(define_insn \"*mulsidi3_nov6\"\n   [(set (match_operand:DI 0 \"s_register_operand\" \"=&r\")\n \t(mult:DI\n \t (sign_extend:DI (match_operand:SI 1 \"s_register_operand\" \"%r\"))\n@@ -1351,7 +1366,7 @@\n    (set_attr \"predicable\" \"yes\")]\n )\n \n-(define_insn \"mulsidi3_v6\"\n+(define_insn \"*mulsidi3_v6\"\n   [(set (match_operand:DI 0 \"s_register_operand\" \"=r\")\n \t(mult:DI\n \t (sign_extend:DI (match_operand:SI 1 \"s_register_operand\" \"r\"))\n@@ -1362,7 +1377,16 @@\n    (set_attr \"predicable\" \"yes\")]\n )\n \n-(define_insn \"umulsidi3\"\n+(define_expand \"umulsidi3\"\n+  [(set (match_operand:DI 0 \"s_register_operand\" \"\")\n+\t(mult:DI\n+\t (zero_extend:DI (match_operand:SI 1 \"s_register_operand\" \"\"))\n+\t (zero_extend:DI (match_operand:SI 2 \"s_register_operand\" \"\"))))]\n+  \"TARGET_32BIT && arm_arch3m\"\n+  \"\"\n+)\n+\n+(define_insn \"*umulsidi3_nov6\"\n   [(set (match_operand:DI 0 \"s_register_operand\" \"=&r\")\n \t(mult:DI\n \t (zero_extend:DI (match_operand:SI 1 \"s_register_operand\" \"%r\"))\n@@ -1373,7 +1397,7 @@\n    (set_attr \"predicable\" \"yes\")]\n )\n \n-(define_insn \"umulsidi3_v6\"\n+(define_insn \"*umulsidi3_v6\"\n   [(set (match_operand:DI 0 \"s_register_operand\" \"=r\")\n \t(mult:DI\n \t (zero_extend:DI (match_operand:SI 1 \"s_register_operand\" \"r\"))\n@@ -1412,7 +1436,21 @@\n    (set_attr \"predicable\" \"yes\")]\n )\n \n-(define_insn \"smulsi3_highpart\"\n+(define_expand \"smulsi3_highpart\"\n+  [(parallel\n+    [(set (match_operand:SI 0 \"s_register_operand\" \"\")\n+\t  (truncate:SI\n+\t   (lshiftrt:DI\n+\t    (mult:DI\n+\t     (sign_extend:DI (match_operand:SI 1 \"s_register_operand\" \"\"))\n+\t     (sign_extend:DI (match_operand:SI 2 \"s_register_operand\" \"\")))\n+\t    (const_int 32))))\n+     (clobber (match_scratch:SI 3 \"\"))])]\n+  \"TARGET_32BIT && arm_arch3m\"\n+  \"\"\n+)\n+\n+(define_insn \"*smulsi3_highpart_nov6\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=&r,&r\")\n \t(truncate:SI\n \t (lshiftrt:DI\n@@ -1427,7 +1465,7 @@\n    (set_attr \"predicable\" \"yes\")]\n )\n \n-(define_insn \"smulsi3_highpart_v6\"\n+(define_insn \"*smulsi3_highpart_v6\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n \t(truncate:SI\n \t (lshiftrt:DI\n@@ -1442,7 +1480,21 @@\n    (set_attr \"predicable\" \"yes\")]\n )\n \n-(define_insn \"umulsi3_highpart\"\n+(define_expand \"umulsi3_highpart\"\n+  [(parallel\n+    [(set (match_operand:SI 0 \"s_register_operand\" \"\")\n+\t  (truncate:SI\n+\t   (lshiftrt:DI\n+\t    (mult:DI\n+\t     (zero_extend:DI (match_operand:SI 1 \"s_register_operand\" \"\"))\n+\t      (zero_extend:DI (match_operand:SI 2 \"s_register_operand\" \"\")))\n+\t    (const_int 32))))\n+     (clobber (match_scratch:SI 3 \"\"))])]\n+  \"TARGET_32BIT && arm_arch3m\"\n+  \"\"\n+)\n+\n+(define_insn \"*umulsi3_highpart_nov6\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=&r,&r\")\n \t(truncate:SI\n \t (lshiftrt:DI\n@@ -1457,7 +1509,7 @@\n    (set_attr \"predicable\" \"yes\")]\n )\n \n-(define_insn \"umulsi3_highpart_v6\"\n+(define_insn \"*umulsi3_highpart_v6\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n \t(truncate:SI\n \t (lshiftrt:DI"}]}