// Seed: 1938131509
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
macromodule module_1 (
    input supply1 id_0
);
  wand id_2 = id_2 ? 1 : id_2;
  assign id_2 = 1;
  integer id_3;
  supply0 id_4, id_5 = id_4, id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2
  );
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
module module_3 (
    input wire id_0,
    input tri0 id_1
    , id_19,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input wire id_7,
    input wire id_8,
    input wire id_9,
    output tri0 id_10,
    input wor id_11,
    output tri0 id_12,
    input supply1 id_13,
    input wor id_14,
    input supply1 id_15,
    input wand id_16,
    input wor id_17
);
  supply1 id_20, id_21 = 1, id_22;
  assign #1 id_19 = id_8;
  module_2 modCall_1 ();
  always_latch $display;
endmodule
