Sample_run	Run	Sample_raw	Sample	Type	Condition_Replicate	Replicate	Exhaustion_Condition	Exhaustion	Number	Condition	Exhaustion_Condition_Type	Type_Exhaustion	Sorting
SRR8269907_LCMV_Cp1_Slamf6_1	SRR8269907	LCMV_Cp1_Slamf6_1	LCMV_C1_LCMV_Slam_1	LCMV	Slamf6_Control_1	Control_1	Slamf6_Control	Slamf6	1	Control	Slamf6_Control_LCMV	LCMV_Slamf6	LCMV
SRR8269908_LCMV_Cp1_Slamf6_2	SRR8269908	LCMV_Cp1_Slamf6_2	LCMV_C1_LCMV_Slam_2	LCMV	Slamf6_Control_1	Control_1	Slamf6_Control	Slamf6	2	Control	Slamf6_Control_LCMV	LCMV_Slamf6	LCMV
SRR8269909_LCMV_Cp1_Tim3_1	SRR8269909	LCMV_Cp1_Tim3_1	LCMV_C1_LCMV_Tim3_1	LCMV	Tim3_Control_1	Control_1	Tim3_Control	Tim3	1	Control	Tim3_Control_LCMV	LCMV_Tim3	LCMV
SRR8269910_LCMV_Cp1_Tim3_2	SRR8269910	LCMV_Cp1_Tim3_2	LCMV_C1_LCMV_Tim3_2	LCMV	Tim3_Control_1	Control_1	Tim3_Control	Tim3	2	Control	Tim3_Control_LCMV	LCMV_Tim3	LCMV
SRR8269911_LCMV_Cp2_Slamf6_1	SRR8269911	LCMV_Cp2_Slamf6_1	LCMV_C2_LCMV_Slam_1	LCMV	Slamf6_Control_2	Control_2	Slamf6_Control	Slamf6	1	Control	Slamf6_Control_LCMV	LCMV_Slamf6	LCMV
SRR8269912_LCMV_Cp2_Slamf6_2	SRR8269912	LCMV_Cp2_Slamf6_2	LCMV_C2_LCMV_Slam_2	LCMV	Slamf6_Control_2	Control_2	Slamf6_Control	Slamf6	2	Control	Slamf6_Control_LCMV	LCMV_Slamf6	LCMV
SRR8269913_LCMV_Cp2_Slamf6_3	SRR8269913	LCMV_Cp2_Slamf6_3	LCMV_C2_LCMV_Slam_3	LCMV	Slamf6_Control_2	Control_2	Slamf6_Control	Slamf6	3	Control	Slamf6_Control_LCMV	LCMV_Slamf6	LCMV
SRR8269914_LCMV_Cp2_Tim3_1	SRR8269914	LCMV_Cp2_Tim3_1	LCMV_C2_LCMV_Tim3_1	LCMV	Tim3_Control_2	Control_2	Tim3_Control	Tim3	1	Control	Tim3_Control_LCMV	LCMV_Tim3	LCMV
SRR8269915_LCMV_Cp2_Tim3_2	SRR8269915	LCMV_Cp2_Tim3_2	LCMV_C2_LCMV_Tim3_2	LCMV	Tim3_Control_2	Control_2	Tim3_Control	Tim3	2	Control	Tim3_Control_LCMV	LCMV_Tim3	LCMV
SRR8269916_LCMV_Cp2_Tim3_3	SRR8269916	LCMV_Cp2_Tim3_3	LCMV_C2_LCMV_Tim3_3	LCMV	Tim3_Control_2	Control_2	Tim3_Control	Tim3	3	Control	Tim3_Control_LCMV	LCMV_Tim3	LCMV
