

================================================================
== Vivado HLS Report for 'aes16_bidir'
================================================================
* Date:           Sat Jan 23 21:09:24 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     6.337|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  951|  983|  951|  983|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   24|   24|         6|          -|          -|     4|    no    |
        | + Loop 1.1  |    4|    4|         1|          -|          -|     4|    no    |
        |- Loop 2     |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 3     |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 3 2 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iv_3), !map !56"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iv_2), !map !62"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iv_1), !map !68"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iv_0), !map !74"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %key_3), !map !80"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %key_2), !map !84"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %key_1), !map !88"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %key_0), !map !92"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inout_3), !map !96"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inout_2), !map !100"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inout_1), !map !104"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inout_0), !map !108"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @aes16_bidir_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_key = alloca [16 x i8], align 16" [hls/top_aes.c:16]   --->   Operation 24 'alloca' 'p_key' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_text = alloca [16 x i8], align 16" [hls/top_aes.c:17]   --->   Operation 25 'alloca' 'p_text' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_iv = alloca [16 x i8], align 16" [hls/top_aes.c:18]   --->   Operation 26 'alloca' 'p_iv' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ctx_RoundKey = alloca [176 x i8], align 1" [hls/top_aes.c:19]   --->   Operation 27 'alloca' 'ctx_RoundKey' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ctx_Iv = alloca [16 x i8], align 1" [hls/top_aes.c:19]   --->   Operation 28 'alloca' 'ctx_Iv' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (1.39ns)   --->   "br label %.loopexit" [hls/top_aes.c:23]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.39>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i_2, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.98ns)   --->   "%icmp_ln23 = icmp eq i3 %i_0, -4" [hls/top_aes.c:23]   --->   Operation 31 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.45ns)   --->   "%i_2 = add i3 %i_0, 1" [hls/top_aes.c:23]   --->   Operation 33 'add' 'i_2' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %2, label %.preheader.preheader" [hls/top_aes.c:23]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i3 %i_0 to i2" [hls/top_aes.c:25]   --->   Operation 35 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%key_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %key_0)" [hls/top_aes.c:25]   --->   Operation 36 'read' 'key_0_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%key_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %key_1)" [hls/top_aes.c:25]   --->   Operation 37 'read' 'key_1_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%key_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %key_2)" [hls/top_aes.c:25]   --->   Operation 38 'read' 'key_2_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%key_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %key_3)" [hls/top_aes.c:25]   --->   Operation 39 'read' 'key_3_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %key_0_read, i32 %key_1_read, i32 %key_2_read, i32 %key_3_read, i2 %trunc_ln25)" [hls/top_aes.c:25]   --->   Operation 40 'mux' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 1.58> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln25_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln25, i2 0)" [hls/top_aes.c:25]   --->   Operation 41 'bitconcatenate' 'shl_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%inout_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %inout_0)" [hls/top_aes.c:26]   --->   Operation 42 'read' 'inout_0_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%inout_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %inout_1)" [hls/top_aes.c:26]   --->   Operation 43 'read' 'inout_1_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%inout_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %inout_2)" [hls/top_aes.c:26]   --->   Operation 44 'read' 'inout_2_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%inout_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %inout_3)" [hls/top_aes.c:26]   --->   Operation 45 'read' 'inout_3_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %inout_0_read, i32 %inout_1_read, i32 %inout_2_read, i32 %inout_3_read, i2 %trunc_ln25)" [hls/top_aes.c:26]   --->   Operation 46 'mux' 'tmp_1' <Predicate = (!icmp_ln23)> <Delay = 1.58> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%iv_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %iv_0)" [hls/top_aes.c:27]   --->   Operation 47 'read' 'iv_0_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%iv_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %iv_1)" [hls/top_aes.c:27]   --->   Operation 48 'read' 'iv_1_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%iv_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %iv_2)" [hls/top_aes.c:27]   --->   Operation 49 'read' 'iv_2_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%iv_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %iv_3)" [hls/top_aes.c:27]   --->   Operation 50 'read' 'iv_3_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %iv_0_read, i32 %iv_1_read, i32 %iv_2_read, i32 %iv_3_read, i2 %trunc_ln25)" [hls/top_aes.c:27]   --->   Operation 51 'mux' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 1.58> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.39ns)   --->   "br label %.preheader" [hls/top_aes.c:24]   --->   Operation 52 'br' <Predicate = (!icmp_ln23)> <Delay = 1.39>
ST_2 : Operation 53 [2/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([176 x i8]* %ctx_RoundKey, [16 x i8]* %p_key) nounwind" [c_src/aes.c:248->hls/top_aes.c:51]   --->   Operation 53 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 54 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i3 %k_0 to i4" [hls/top_aes.c:24]   --->   Operation 55 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.98ns)   --->   "%icmp_ln24 = icmp eq i3 %k_0, -4" [hls/top_aes.c:24]   --->   Operation 56 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 57 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.45ns)   --->   "%k_1 = add i3 %k_0, 1" [hls/top_aes.c:24]   --->   Operation 58 'add' 'k_1' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.loopexit.loopexit, label %1" [hls/top_aes.c:24]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i3 %k_0 to i2" [hls/top_aes.c:25]   --->   Operation 60 'trunc' 'trunc_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln25_1, i3 0)" [hls/top_aes.c:25]   --->   Operation 61 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i5 %shl_ln to i32" [hls/top_aes.c:25]   --->   Operation 62 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.93ns)   --->   "%lshr_ln25 = lshr i32 %tmp, %zext_ln25_1" [hls/top_aes.c:25]   --->   Operation 63 'lshr' 'lshr_ln25' <Predicate = (!icmp_ln24)> <Delay = 2.93> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i32 %lshr_ln25 to i8" [hls/top_aes.c:25]   --->   Operation 64 'trunc' 'trunc_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.56ns)   --->   "%add_ln25 = add i4 %zext_ln24, %shl_ln25_1" [hls/top_aes.c:25]   --->   Operation 65 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %add_ln25 to i64" [hls/top_aes.c:25]   --->   Operation 66 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_key_addr = getelementptr inbounds [16 x i8]* %p_key, i64 0, i64 %zext_ln25" [hls/top_aes.c:25]   --->   Operation 67 'getelementptr' 'p_key_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.76ns)   --->   "store i8 %trunc_ln25_2, i8* %p_key_addr, align 1" [hls/top_aes.c:25]   --->   Operation 68 'store' <Predicate = (!icmp_ln24)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 69 [1/1] (2.93ns)   --->   "%lshr_ln26 = lshr i32 %tmp_1, %zext_ln25_1" [hls/top_aes.c:26]   --->   Operation 69 'lshr' 'lshr_ln26' <Predicate = (!icmp_ln24)> <Delay = 2.93> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %lshr_ln26 to i8" [hls/top_aes.c:26]   --->   Operation 70 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_text_addr_4 = getelementptr inbounds [16 x i8]* %p_text, i64 0, i64 %zext_ln25" [hls/top_aes.c:26]   --->   Operation 71 'getelementptr' 'p_text_addr_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.76ns)   --->   "store i8 %trunc_ln26, i8* %p_text_addr_4, align 1" [hls/top_aes.c:26]   --->   Operation 72 'store' <Predicate = (!icmp_ln24)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (2.93ns)   --->   "%lshr_ln27 = lshr i32 %tmp_2, %zext_ln25_1" [hls/top_aes.c:27]   --->   Operation 73 'lshr' 'lshr_ln27' <Predicate = (!icmp_ln24)> <Delay = 2.93> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %lshr_ln27 to i8" [hls/top_aes.c:27]   --->   Operation 74 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_iv_addr_1 = getelementptr inbounds [16 x i8]* %p_iv, i64 0, i64 %zext_ln25" [hls/top_aes.c:27]   --->   Operation 75 'getelementptr' 'p_iv_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.76ns)   --->   "store i8 %trunc_ln27, i8* %p_iv_addr_1, align 1" [hls/top_aes.c:27]   --->   Operation 76 'store' <Predicate = (!icmp_ln24)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [hls/top_aes.c:24]   --->   Operation 77 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 78 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.39>
ST_4 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([176 x i8]* %ctx_RoundKey, [16 x i8]* %p_key) nounwind" [c_src/aes.c:248->hls/top_aes.c:51]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 80 [1/1] (1.39ns)   --->   "br label %3" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.39>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%k_0_i = phi i5 [ 0, %2 ], [ %k, %4 ]"   --->   Operation 81 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.20ns)   --->   "%icmp_ln249 = icmp eq i5 %k_0_i, -16" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 82 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%k = add i5 %k_0_i, 1" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 84 'add' 'k' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %AES_init_ctx_iv.exit, label %4" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i5 %k_0_i to i64" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 86 'zext' 'zext_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_iv_addr = getelementptr [16 x i8]* %p_iv, i64 0, i64 %zext_ln249" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 87 'getelementptr' 'p_iv_addr' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (1.76ns)   --->   "%p_iv_load = load i8* %p_iv_addr, align 1" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 88 'load' 'p_iv_load' <Predicate = (!icmp_ln249)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @AES_CTR_xcrypt_buffe([176 x i8]* %ctx_RoundKey, [16 x i8]* %ctx_Iv, [16 x i8]* %p_text) nounwind" [hls/top_aes.c:52]   --->   Operation 89 'call' <Predicate = (icmp_ln249)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 3.53>
ST_6 : Operation 90 [1/2] (1.76ns)   --->   "%p_iv_load = load i8* %p_iv_addr, align 1" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 90 'load' 'p_iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%ctx_Iv_addr = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln249" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 91 'getelementptr' 'ctx_Iv_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.76ns)   --->   "store i8 %p_iv_load, i8* %ctx_Iv_addr, align 1" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 92 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %3" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.39>
ST_7 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @AES_CTR_xcrypt_buffe([176 x i8]* %ctx_RoundKey, [16 x i8]* %ctx_Iv, [16 x i8]* %p_text) nounwind" [hls/top_aes.c:52]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 95 [1/1] (1.39ns)   --->   "br label %5" [hls/top_aes.c:54]   --->   Operation 95 'br' <Predicate = true> <Delay = 1.39>

State 8 <SV = 5> <Delay = 1.76>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %AES_init_ctx_iv.exit ], [ %i, %7 ]"   --->   Operation 96 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.98ns)   --->   "%icmp_ln54 = icmp eq i3 %i_1, -4" [hls/top_aes.c:54]   --->   Operation 97 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 98 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.45ns)   --->   "%i = add i3 %i_1, 1" [hls/top_aes.c:54]   --->   Operation 99 'add' 'i' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %8, label %6" [hls/top_aes.c:54]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i3 %i_1 to i2" [hls/top_aes.c:55]   --->   Operation 101 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln55, i2 0)" [hls/top_aes.c:55]   --->   Operation 102 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln55 = or i4 %shl_ln1, 3" [hls/top_aes.c:55]   --->   Operation 103 'or' 'or_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %or_ln55 to i64" [hls/top_aes.c:55]   --->   Operation 104 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%p_text_addr = getelementptr inbounds [16 x i8]* %p_text, i64 0, i64 %zext_ln55" [hls/top_aes.c:55]   --->   Operation 105 'getelementptr' 'p_text_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 106 [2/2] (1.76ns)   --->   "%p_text_load = load i8* %p_text_addr, align 1" [hls/top_aes.c:55]   --->   Operation 106 'load' 'p_text_load' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln55_1 = or i4 %shl_ln1, 2" [hls/top_aes.c:55]   --->   Operation 107 'or' 'or_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i4 %or_ln55_1 to i64" [hls/top_aes.c:55]   --->   Operation 108 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%p_text_addr_1 = getelementptr inbounds [16 x i8]* %p_text, i64 0, i64 %zext_ln55_1" [hls/top_aes.c:55]   --->   Operation 109 'getelementptr' 'p_text_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (1.76ns)   --->   "%p_text_load_1 = load i8* %p_text_addr_1, align 2" [hls/top_aes.c:55]   --->   Operation 110 'load' 'p_text_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_1 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55" [hls/top_aes.c:59]   --->   Operation 111 'getelementptr' 'ctx_Iv_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 112 [2/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr_1, align 1" [hls/top_aes.c:59]   --->   Operation 112 'load' 'ctx_Iv_load' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_2 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55_1" [hls/top_aes.c:59]   --->   Operation 113 'getelementptr' 'ctx_Iv_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 114 [2/2] (1.76ns)   --->   "%ctx_Iv_load_1 = load i8* %ctx_Iv_addr_2, align 1" [hls/top_aes.c:59]   --->   Operation 114 'load' 'ctx_Iv_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "ret void" [hls/top_aes.c:74]   --->   Operation 115 'ret' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.76>
ST_9 : Operation 116 [1/2] (1.76ns)   --->   "%p_text_load = load i8* %p_text_addr, align 1" [hls/top_aes.c:55]   --->   Operation 116 'load' 'p_text_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 117 [1/2] (1.76ns)   --->   "%p_text_load_1 = load i8* %p_text_addr_1, align 2" [hls/top_aes.c:55]   --->   Operation 117 'load' 'p_text_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln55_2 = or i4 %shl_ln1, 1" [hls/top_aes.c:55]   --->   Operation 118 'or' 'or_ln55_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i4 %or_ln55_2 to i64" [hls/top_aes.c:55]   --->   Operation 119 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%p_text_addr_2 = getelementptr inbounds [16 x i8]* %p_text, i64 0, i64 %zext_ln55_2" [hls/top_aes.c:55]   --->   Operation 120 'getelementptr' 'p_text_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [2/2] (1.76ns)   --->   "%p_text_load_2 = load i8* %p_text_addr_2, align 1" [hls/top_aes.c:55]   --->   Operation 121 'load' 'p_text_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i4 %shl_ln1 to i64" [hls/top_aes.c:55]   --->   Operation 122 'zext' 'zext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%p_text_addr_3 = getelementptr inbounds [16 x i8]* %p_text, i64 0, i64 %zext_ln55_3" [hls/top_aes.c:55]   --->   Operation 123 'getelementptr' 'p_text_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (1.76ns)   --->   "%p_text_load_3 = load i8* %p_text_addr_3, align 4" [hls/top_aes.c:55]   --->   Operation 124 'load' 'p_text_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 125 [1/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr_1, align 1" [hls/top_aes.c:59]   --->   Operation 125 'load' 'ctx_Iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 126 [1/2] (1.76ns)   --->   "%ctx_Iv_load_1 = load i8* %ctx_Iv_addr_2, align 1" [hls/top_aes.c:59]   --->   Operation 126 'load' 'ctx_Iv_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_3 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55_2" [hls/top_aes.c:59]   --->   Operation 127 'getelementptr' 'ctx_Iv_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [2/2] (1.76ns)   --->   "%ctx_Iv_load_2 = load i8* %ctx_Iv_addr_3, align 1" [hls/top_aes.c:59]   --->   Operation 128 'load' 'ctx_Iv_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_4 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55_3" [hls/top_aes.c:59]   --->   Operation 129 'getelementptr' 'ctx_Iv_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [2/2] (1.76ns)   --->   "%ctx_Iv_load_3 = load i8* %ctx_Iv_addr_4, align 1" [hls/top_aes.c:59]   --->   Operation 130 'load' 'ctx_Iv_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 7> <Delay = 1.76>
ST_10 : Operation 131 [1/2] (1.76ns)   --->   "%p_text_load_2 = load i8* %p_text_addr_2, align 1" [hls/top_aes.c:55]   --->   Operation 131 'load' 'p_text_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 132 [1/2] (1.76ns)   --->   "%p_text_load_3 = load i8* %p_text_addr_3, align 4" [hls/top_aes.c:55]   --->   Operation 132 'load' 'p_text_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln55_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_text_load, i8 %p_text_load_1, i8 %p_text_load_2, i8 %p_text_load_3)" [hls/top_aes.c:55]   --->   Operation 133 'bitconcatenate' 'or_ln55_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/2] (1.76ns)   --->   "%ctx_Iv_load_2 = load i8* %ctx_Iv_addr_3, align 1" [hls/top_aes.c:59]   --->   Operation 134 'load' 'ctx_Iv_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 135 [1/2] (1.76ns)   --->   "%ctx_Iv_load_3 = load i8* %ctx_Iv_addr_4, align 1" [hls/top_aes.c:59]   --->   Operation 135 'load' 'ctx_Iv_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln59_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %ctx_Iv_load, i8 %ctx_Iv_load_1, i8 %ctx_Iv_load_2, i8 %ctx_Iv_load_3)" [hls/top_aes.c:59]   --->   Operation 136 'bitconcatenate' 'or_ln59_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.20ns)   --->   "switch i2 %trunc_ln55, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [hls/top_aes.c:55]   --->   Operation 137 'switch' <Predicate = true> <Delay = 1.20>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %inout_2, i32 %or_ln55_5)" [hls/top_aes.c:55]   --->   Operation 138 'write' <Predicate = (trunc_ln55 == 2)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iv_2, i32 %or_ln59_2)" [hls/top_aes.c:59]   --->   Operation 139 'write' <Predicate = (trunc_ln55 == 2)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 140 'br' <Predicate = (trunc_ln55 == 2)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %inout_1, i32 %or_ln55_5)" [hls/top_aes.c:55]   --->   Operation 141 'write' <Predicate = (trunc_ln55 == 1)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iv_1, i32 %or_ln59_2)" [hls/top_aes.c:59]   --->   Operation 142 'write' <Predicate = (trunc_ln55 == 1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 143 'br' <Predicate = (trunc_ln55 == 1)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %inout_0, i32 %or_ln55_5)" [hls/top_aes.c:55]   --->   Operation 144 'write' <Predicate = (trunc_ln55 == 0)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iv_0, i32 %or_ln59_2)" [hls/top_aes.c:59]   --->   Operation 145 'write' <Predicate = (trunc_ln55 == 0)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 146 'br' <Predicate = (trunc_ln55 == 0)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %inout_3, i32 %or_ln55_5)" [hls/top_aes.c:55]   --->   Operation 147 'write' <Predicate = (trunc_ln55 == 3)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iv_3, i32 %or_ln59_2)" [hls/top_aes.c:59]   --->   Operation 148 'write' <Predicate = (trunc_ln55 == 3)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 149 'br' <Predicate = (trunc_ln55 == 3)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "br label %5" [hls/top_aes.c:54]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 1.39ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', hls/top_aes.c:23) [34]  (1.39 ns)

 <State 2>: 1.58ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls/top_aes.c:23) [34]  (0 ns)
	'mux' operation ('tmp', hls/top_aes.c:25) [45]  (1.58 ns)

 <State 3>: 4.7ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', hls/top_aes.c:24) [59]  (0 ns)
	'lshr' operation ('lshr_ln25', hls/top_aes.c:25) [69]  (2.93 ns)
	'store' operation ('store_ln25', hls/top_aes.c:25) of variable 'trunc_ln25_2', hls/top_aes.c:25 on array '_key', hls/top_aes.c:16 [74]  (1.77 ns)

 <State 4>: 1.39ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', c_src/aes.c:249->hls/top_aes.c:51) [90]  (1.39 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', c_src/aes.c:249->hls/top_aes.c:51) [90]  (0 ns)
	'getelementptr' operation ('p_iv_addr', c_src/aes.c:249->hls/top_aes.c:51) [97]  (0 ns)
	'load' operation ('p_iv_load', c_src/aes.c:249->hls/top_aes.c:51) on array '_iv', hls/top_aes.c:18 [98]  (1.77 ns)

 <State 6>: 3.54ns
The critical path consists of the following:
	'load' operation ('p_iv_load', c_src/aes.c:249->hls/top_aes.c:51) on array '_iv', hls/top_aes.c:18 [98]  (1.77 ns)
	'store' operation ('store_ln249', c_src/aes.c:249->hls/top_aes.c:51) of variable 'p_iv_load', c_src/aes.c:249->hls/top_aes.c:51 on array 'ctx.Iv', hls/top_aes.c:19 [100]  (1.77 ns)

 <State 7>: 1.39ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', hls/top_aes.c:54) [106]  (1.39 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls/top_aes.c:54) [106]  (0 ns)
	'or' operation ('or_ln55', hls/top_aes.c:55) [114]  (0 ns)
	'getelementptr' operation ('p_text_addr', hls/top_aes.c:55) [116]  (0 ns)
	'load' operation ('p_text_load', hls/top_aes.c:55) on array '_text', hls/top_aes.c:17 [117]  (1.77 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	'load' operation ('p_text_load', hls/top_aes.c:55) on array '_text', hls/top_aes.c:17 [117]  (1.77 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	'load' operation ('p_text_load_2', hls/top_aes.c:55) on array '_text', hls/top_aes.c:17 [125]  (1.77 ns)
	wire write on port 'inout_2' (hls/top_aes.c:55) [141]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
