#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f9cf121f780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f9cf121b980 .scope module, "card_isolator" "card_isolator" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "right_edge";
    .port_info 3 /INPUT 8 "left_edge";
    .port_info 4 /INPUT 9 "top_edge";
    .port_info 5 /INPUT 9 "bot_edge";
    .port_info 6 /INPUT 1 "start_flag";
    .port_info 7 /OUTPUT 17 "addr_out";
    .port_info 8 /OUTPUT 8 "corner_width";
    .port_info 9 /OUTPUT 9 "corner_height";
    .port_info 10 /OUTPUT 1 "data_valid_out";
P_0x7f9cf1234250 .param/l "HEIGHT" 0 3 5, +C4<00000000000000000000000101000000>;
P_0x7f9cf1234290 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000011110000>;
v0x7f9cf122f850_0 .net *"_ivl_10", 31 0, L_0x7f9cf140cfb0;  1 drivers
v0x7f9cf1404dc0_0 .net *"_ivl_14", 31 0, L_0x7f9cf140d1e0;  1 drivers
L_0x7f9cf1173098 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1404e80_0 .net *"_ivl_17", 22 0, L_0x7f9cf1173098;  1 drivers
L_0x7f9cf11730e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1404f40_0 .net/2u *"_ivl_18", 31 0, L_0x7f9cf11730e0;  1 drivers
v0x7f9cf1404ff0_0 .net *"_ivl_20", 31 0, L_0x7f9cf140d300;  1 drivers
v0x7f9cf14050e0_0 .net *"_ivl_4", 31 0, L_0x7f9cf140ce00;  1 drivers
L_0x7f9cf1173008 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1405190_0 .net *"_ivl_7", 23 0, L_0x7f9cf1173008;  1 drivers
L_0x7f9cf1173050 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1405240_0 .net/2u *"_ivl_8", 31 0, L_0x7f9cf1173050;  1 drivers
v0x7f9cf14052f0_0 .var "addr_out", 16 0;
o0x7f9cf11421b8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7f9cf1405400_0 .net "bot_edge", 8 0, o0x7f9cf11421b8;  0 drivers
o0x7f9cf11421e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9cf14054b0_0 .net "clk_in", 0 0, o0x7f9cf11421e8;  0 drivers
v0x7f9cf1405550_0 .net "corner_height", 8 0, L_0x7f9cf140d480;  1 drivers
v0x7f9cf1405600_0 .net "corner_width", 7 0, L_0x7f9cf140d0d0;  1 drivers
v0x7f9cf14056b0_0 .var "data_valid_out", 0 0;
v0x7f9cf1405750_0 .var "end_flag", 0 0;
v0x7f9cf14057f0_0 .var "index_x", 7 0;
v0x7f9cf14058a0_0 .var "index_y", 8 0;
o0x7f9cf1142338 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f9cf1405a30_0 .net "left_edge", 7 0, o0x7f9cf1142338;  0 drivers
v0x7f9cf1405ac0_0 .var "math_flag", 0 0;
o0x7f9cf1142398 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f9cf1405b60_0 .net "right_edge", 7 0, o0x7f9cf1142398;  0 drivers
o0x7f9cf11423c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9cf1405c10_0 .net "rst_in", 0 0, o0x7f9cf11423c8;  0 drivers
o0x7f9cf11423f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9cf1405cb0_0 .net "start_flag", 0 0, o0x7f9cf11423f8;  0 drivers
v0x7f9cf1405d50_0 .var "start_flag_old", 0 0;
o0x7f9cf1142458 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7f9cf1405df0_0 .net "top_edge", 8 0, o0x7f9cf1142458;  0 drivers
v0x7f9cf1405ea0_0 .net "x_width", 7 0, L_0x7f9cf140cbe0;  1 drivers
v0x7f9cf1405f50_0 .net "y_width", 8 0, L_0x7f9cf140cd00;  1 drivers
E_0x7f9cf1233610 .event posedge, v0x7f9cf14054b0_0;
L_0x7f9cf140cbe0 .arith/sub 8, o0x7f9cf1142398, o0x7f9cf1142338;
L_0x7f9cf140cd00 .arith/sub 9, o0x7f9cf11421b8, o0x7f9cf1142458;
L_0x7f9cf140ce00 .concat [ 8 24 0 0], L_0x7f9cf140cbe0, L_0x7f9cf1173008;
L_0x7f9cf140cfb0 .arith/div 32, L_0x7f9cf140ce00, L_0x7f9cf1173050;
L_0x7f9cf140d0d0 .part L_0x7f9cf140cfb0, 0, 8;
L_0x7f9cf140d1e0 .concat [ 9 23 0 0], L_0x7f9cf140cd00, L_0x7f9cf1173098;
L_0x7f9cf140d300 .arith/div 32, L_0x7f9cf140d1e0, L_0x7f9cf11730e0;
L_0x7f9cf140d480 .part L_0x7f9cf140d300, 0, 9;
S_0x7f9cf1231950 .scope module, "testbench_3" "testbench_3" 4 13;
 .timescale -9 -12;
L_0x7f9cf1173518 .functor BUFT 1, C4<0000000011111111>, C4<0>, C4<0>, C4<0>;
v0x7f9cf140bad0_0 .net/2u *"_ivl_30", 15 0, L_0x7f9cf1173518;  1 drivers
v0x7f9cf140bb70_0 .net *"_ivl_32", 0 0, L_0x7f9cf140dc30;  1 drivers
L_0x7f9cf1173560 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f9cf140bc10_0 .net/2s *"_ivl_34", 1 0, L_0x7f9cf1173560;  1 drivers
L_0x7f9cf11735a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9cf140bca0_0 .net/2s *"_ivl_36", 1 0, L_0x7f9cf11735a8;  1 drivers
v0x7f9cf140bd30_0 .net *"_ivl_38", 1 0, L_0x7f9cf140dd50;  1 drivers
v0x7f9cf140be10_0 .var "ace_flag", 0 0;
v0x7f9cf140beb0_0 .net "addr", 16 0, v0x7f9cf140a230_0;  1 drivers
v0x7f9cf140bf50_0 .net "bot_edge", 8 0, v0x7f9cf140a320_0;  1 drivers
v0x7f9cf140bff0_0 .var "clk", 0 0;
v0x7f9cf140c100_0 .net "data_valid_out", 0 0, v0x7f9cf140a770_0;  1 drivers
v0x7f9cf140c1b0_0 .var "data_valid_out_suit_rank", 0 0;
v0x7f9cf140c240_0 .var "find_corners_flag", 0 0;
v0x7f9cf140c2d0_0 .var "index", 8 0;
v0x7f9cf140c360_0 .var "index_pipe", 8 0;
v0x7f9cf140c3f0_0 .net "left_edge", 7 0, v0x7f9cf140ac30_0;  1 drivers
v0x7f9cf140c4b0 .array "memory", 500 0, 15 0;
v0x7f9cf140c540_0 .net "pixel_data", 15 0, L_0x7f9cf140db90;  1 drivers
v0x7f9cf140c6f0_0 .net "pixel_data_ace", 15 0, v0x7f9cf1406f00_0;  1 drivers
v0x7f9cf140c7b0_0 .var "pixel_data_corner", 15 0;
v0x7f9cf140c840_0 .net "pixel_data_king", 15 0, v0x7f9cf1408c50_0;  1 drivers
v0x7f9cf140c8d0_0 .net "pixel_data_one_bit", 0 0, L_0x7f9cf140def0;  1 drivers
v0x7f9cf140c960_0 .var "pixel_data_pipe_corner", 15 0;
v0x7f9cf140c9f0_0 .net "right_edge", 7 0, v0x7f9cf140b1a0_0;  1 drivers
v0x7f9cf140caa0_0 .var "rst", 0 0;
v0x7f9cf140cb30_0 .net "top_edge", 8 0, v0x7f9cf140b560_0;  1 drivers
L_0x7f9cf140db90 .functor MUXZ 16, v0x7f9cf1408c50_0, v0x7f9cf1406f00_0, v0x7f9cf140be10_0, C4<>;
L_0x7f9cf140dc30 .cmp/eq 16, L_0x7f9cf140db90, L_0x7f9cf1173518;
L_0x7f9cf140dd50 .functor MUXZ 2, L_0x7f9cf11735a8, L_0x7f9cf1173560, L_0x7f9cf140dc30, C4<>;
L_0x7f9cf140def0 .part L_0x7f9cf140dd50, 0, 1;
S_0x7f9cf1406110 .scope begin, "blockName" "blockName" 4 165, 4 165 0, S_0x7f9cf1231950;
 .timescale -9 -12;
S_0x7f9cf14062e0 .scope module, "card_input_ace" "xilinx_true_dual_port_read_first_2_clock_ram" 4 55, 5 12 0, S_0x7f9cf1231950;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "addra";
    .port_info 1 /INPUT 17 "addrb";
    .port_info 2 /INPUT 16 "dina";
    .port_info 3 /INPUT 16 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 16 "douta";
    .port_info 15 /OUTPUT 16 "doutb";
P_0x7f9cf14064b0 .param/str "INIT_FILE" 0 5 16, "mem_thresh/ace_of_hearts_thresh_processed.mem";
P_0x7f9cf14064f0 .param/l "RAM_DEPTH" 0 5 14, +C4<00000000000000010010110000000000>;
P_0x7f9cf1406530 .param/str "RAM_PERFORMANCE" 0 5 15, "HIGH_PERFORMANCE";
P_0x7f9cf1406570 .param/l "RAM_WIDTH" 0 5 13, +C4<00000000000000000000000000010000>;
v0x7f9cf1407190 .array "BRAM", 0 76799, 15 0;
o0x7f9cf11427b8 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9cf1407230_0 .net "addra", 16 0, o0x7f9cf11427b8;  0 drivers
v0x7f9cf14072e0_0 .net "addrb", 16 0, v0x7f9cf140a230_0;  alias, 1 drivers
o0x7f9cf1142818 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9cf14073a0_0 .net "clka", 0 0, o0x7f9cf1142818;  0 drivers
v0x7f9cf1407440_0 .net "clkb", 0 0, v0x7f9cf140bff0_0;  1 drivers
o0x7f9cf1142878 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9cf1407520_0 .net "dina", 15 0, o0x7f9cf1142878;  0 drivers
L_0x7f9cf1173128 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9cf14075d0_0 .net "dinb", 15 0, L_0x7f9cf1173128;  1 drivers
v0x7f9cf1407680_0 .net "douta", 15 0, L_0x7f9cf140d560;  1 drivers
v0x7f9cf1407730_0 .net "doutb", 15 0, v0x7f9cf1406f00_0;  alias, 1 drivers
L_0x7f9cf11731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1407840_0 .net "ena", 0 0, L_0x7f9cf11731b8;  1 drivers
L_0x7f9cf1173200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9cf14078e0_0 .net "enb", 0 0, L_0x7f9cf1173200;  1 drivers
v0x7f9cf1407980_0 .var "ram_data_a", 15 0;
v0x7f9cf1407a30_0 .var "ram_data_b", 15 0;
L_0x7f9cf1173248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1407ae0_0 .net "regcea", 0 0, L_0x7f9cf1173248;  1 drivers
L_0x7f9cf1173290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1407b80_0 .net "regceb", 0 0, L_0x7f9cf1173290;  1 drivers
o0x7f9cf1142a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9cf1407c20_0 .net "rsta", 0 0, o0x7f9cf1142a58;  0 drivers
v0x7f9cf1407cc0_0 .net "rstb", 0 0, v0x7f9cf140caa0_0;  1 drivers
o0x7f9cf1142ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9cf1407e50_0 .net "wea", 0 0, o0x7f9cf1142ab8;  0 drivers
L_0x7f9cf1173170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1407ee0_0 .net "web", 0 0, L_0x7f9cf1173170;  1 drivers
S_0x7f9cf14068d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 117, 5 117 0, S_0x7f9cf14062e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7f9cf14068d0
v0x7f9cf1406b40_0 .var/i "depth", 31 0;
TD_testbench_3.card_input_ace.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x7f9cf1406b40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7f9cf1406b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f9cf1406b40_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7f9cf1406bf0 .scope generate, "output_register" "output_register" 5 85, 5 85 0, S_0x7f9cf14062e0;
 .timescale -9 -12;
L_0x7f9cf140d560 .functor BUFZ 16, v0x7f9cf1406e40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9cf1406e40_0 .var "douta_reg", 15 0;
v0x7f9cf1406f00_0 .var "doutb_reg", 15 0;
E_0x7f9cf1406dc0 .event posedge, v0x7f9cf1407440_0;
E_0x7f9cf1406e00 .event posedge, v0x7f9cf14073a0_0;
S_0x7f9cf1406fb0 .scope generate, "use_init_file" "use_init_file" 5 51, 5 51 0, S_0x7f9cf14062e0;
 .timescale -9 -12;
S_0x7f9cf1408060 .scope module, "card_input_king" "xilinx_true_dual_port_read_first_2_clock_ram" 4 82, 5 12 0, S_0x7f9cf1231950;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "addra";
    .port_info 1 /INPUT 17 "addrb";
    .port_info 2 /INPUT 16 "dina";
    .port_info 3 /INPUT 16 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 16 "douta";
    .port_info 15 /OUTPUT 16 "doutb";
P_0x7f9cf1408240 .param/str "INIT_FILE" 0 5 16, "mem_thresh/king_of_clubs_thresh_processed.mem";
P_0x7f9cf1408280 .param/l "RAM_DEPTH" 0 5 14, +C4<00000000000000010010110000000000>;
P_0x7f9cf14082c0 .param/str "RAM_PERFORMANCE" 0 5 15, "HIGH_PERFORMANCE";
P_0x7f9cf1408300 .param/l "RAM_WIDTH" 0 5 13, +C4<00000000000000000000000000010000>;
v0x7f9cf1408ee0 .array "BRAM", 0 76799, 15 0;
o0x7f9cf1142ed8 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9cf1408f80_0 .net "addra", 16 0, o0x7f9cf1142ed8;  0 drivers
v0x7f9cf1409030_0 .net "addrb", 16 0, v0x7f9cf140a230_0;  alias, 1 drivers
o0x7f9cf1142f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9cf1409100_0 .net "clka", 0 0, o0x7f9cf1142f08;  0 drivers
v0x7f9cf1409190_0 .net "clkb", 0 0, v0x7f9cf140bff0_0;  alias, 1 drivers
o0x7f9cf1142f38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9cf1409260_0 .net "dina", 15 0, o0x7f9cf1142f38;  0 drivers
L_0x7f9cf11732d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1409300_0 .net "dinb", 15 0, L_0x7f9cf11732d8;  1 drivers
v0x7f9cf14093b0_0 .net "douta", 15 0, L_0x7f9cf140d7c0;  1 drivers
v0x7f9cf1409460_0 .net "doutb", 15 0, v0x7f9cf1408c50_0;  alias, 1 drivers
L_0x7f9cf1173368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1409590_0 .net "ena", 0 0, L_0x7f9cf1173368;  1 drivers
L_0x7f9cf11733b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1409630_0 .net "enb", 0 0, L_0x7f9cf11733b0;  1 drivers
v0x7f9cf14096d0_0 .var "ram_data_a", 15 0;
v0x7f9cf1409780_0 .var "ram_data_b", 15 0;
L_0x7f9cf11733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1409830_0 .net "regcea", 0 0, L_0x7f9cf11733f8;  1 drivers
L_0x7f9cf1173440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9cf14098d0_0 .net "regceb", 0 0, L_0x7f9cf1173440;  1 drivers
o0x7f9cf1143118 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9cf1409970_0 .net "rsta", 0 0, o0x7f9cf1143118;  0 drivers
v0x7f9cf1409a10_0 .net "rstb", 0 0, v0x7f9cf140caa0_0;  alias, 1 drivers
o0x7f9cf1143148 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9cf1409ba0_0 .net "wea", 0 0, o0x7f9cf1143148;  0 drivers
L_0x7f9cf1173320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9cf1409c30_0 .net "web", 0 0, L_0x7f9cf1173320;  1 drivers
S_0x7f9cf1408660 .scope function.vec4.u32, "clogb2" "clogb2" 5 117, 5 117 0, S_0x7f9cf1408060;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7f9cf1408660
v0x7f9cf14088d0_0 .var/i "depth", 31 0;
TD_testbench_3.card_input_king.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x7f9cf14088d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7f9cf14088d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f9cf14088d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x7f9cf1408980 .scope generate, "output_register" "output_register" 5 85, 5 85 0, S_0x7f9cf1408060;
 .timescale -9 -12;
L_0x7f9cf140d7c0 .functor BUFZ 16, v0x7f9cf1408b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9cf1408b90_0 .var "douta_reg", 15 0;
v0x7f9cf1408c50_0 .var "doutb_reg", 15 0;
E_0x7f9cf1408b50 .event posedge, v0x7f9cf1409100_0;
S_0x7f9cf1408d00 .scope generate, "use_init_file" "use_init_file" 5 51, 5 51 0, S_0x7f9cf1408060;
 .timescale -9 -12;
S_0x7f9cf1409db0 .scope module, "corner_finder" "edges" 4 106, 6 19 0, S_0x7f9cf1231950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "find_corners_flag";
    .port_info 3 /INPUT 8 "x_center";
    .port_info 4 /INPUT 9 "y_center";
    .port_info 5 /INPUT 1 "pixel_data_in";
    .port_info 6 /OUTPUT 17 "addr_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 8 "right_edge";
    .port_info 9 /OUTPUT 8 "left_edge";
    .port_info 10 /OUTPUT 9 "top_edge";
    .port_info 11 /OUTPUT 9 "bot_edge";
P_0x7f9cf14083a0 .param/l "HEIGHT" 0 6 20, +C4<00000000000000000000000101000000>;
P_0x7f9cf14083e0 .param/l "WIDTH" 0 6 21, +C4<00000000000000000000000011110000>;
L_0x7f9cf140d9a0 .functor BUFZ 1, L_0x7f9cf140def0, C4<0>, C4<0>, C4<0>;
v0x7f9cf140a230_0 .var "addr_out", 16 0;
v0x7f9cf140a320_0 .var "bot_edge", 8 0;
v0x7f9cf140a3b0_0 .var "busy", 0 0;
v0x7f9cf140a440_0 .var "check_flag_bot", 0 0;
v0x7f9cf140a4d0_0 .var "check_flag_left", 0 0;
v0x7f9cf140a560_0 .var "check_flag_right", 0 0;
v0x7f9cf140a600_0 .var "check_flag_top", 0 0;
v0x7f9cf140a6a0_0 .net "clk_in", 0 0, v0x7f9cf140bff0_0;  alias, 1 drivers
v0x7f9cf140a770_0 .var "data_valid_out", 0 0;
v0x7f9cf140a880_0 .var "delay_flag", 0 0;
v0x7f9cf140a910_0 .var "end_flag", 0 0;
v0x7f9cf140a9a0_0 .net "find_corners_flag", 0 0, v0x7f9cf140c240_0;  1 drivers
v0x7f9cf140aa30_0 .var "find_corners_flag_old", 0 0;
v0x7f9cf140aad0_0 .var "index_x", 7 0;
v0x7f9cf140ab80_0 .var "index_y", 8 0;
v0x7f9cf140ac30_0 .var "left_edge", 7 0;
v0x7f9cf140ace0_0 .var "line_cache_rst_x", 239 0;
v0x7f9cf140ae70_0 .var "line_cache_rst_y", 319 0;
v0x7f9cf140af00_0 .var "line_cache_x", 239 0;
v0x7f9cf140afb0_0 .var "line_cache_y", 319 0;
v0x7f9cf140b060_0 .net "pixel_data_in", 0 0, L_0x7f9cf140def0;  alias, 1 drivers
v0x7f9cf140b100_0 .net "pixel_data_in_thresh", 0 0, L_0x7f9cf140d9a0;  1 drivers
v0x7f9cf140b1a0_0 .var "right_edge", 7 0;
v0x7f9cf140b250_0 .net "rst_in", 0 0, v0x7f9cf140caa0_0;  alias, 1 drivers
v0x7f9cf140b320_0 .var "shift_reg_height", 8 0;
v0x7f9cf140b3b0_0 .var "shift_reg_width", 7 0;
v0x7f9cf140b440_0 .var "start_flag_x", 0 0;
v0x7f9cf140b4d0_0 .var "start_flag_y", 0 0;
v0x7f9cf140b560_0 .var "top_edge", 8 0;
L_0x7f9cf1173488 .functor BUFT 1, C4<01110010>, C4<0>, C4<0>, C4<0>;
v0x7f9cf140b5f0_0 .net "x_center", 7 0, L_0x7f9cf1173488;  1 drivers
v0x7f9cf140b6a0_0 .var "x_center_cache", 7 0;
L_0x7f9cf11734d0 .functor BUFT 1, C4<010011001>, C4<0>, C4<0>, C4<0>;
v0x7f9cf140b750_0 .net "y_center", 8 0, L_0x7f9cf11734d0;  1 drivers
v0x7f9cf140b800_0 .var "y_center_cache", 8 0;
    .scope S_0x7f9cf121b980;
T_2 ;
    %wait E_0x7f9cf1233610;
    %load/vec4 v0x7f9cf1405cb0_0;
    %assign/vec4 v0x7f9cf1405d50_0, 0;
    %load/vec4 v0x7f9cf1405d50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9cf1405cb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf1405ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf1405750_0, 0;
    %load/vec4 v0x7f9cf1405a30_0;
    %assign/vec4 v0x7f9cf14057f0_0, 0;
    %load/vec4 v0x7f9cf1405df0_0;
    %assign/vec4 v0x7f9cf14058a0_0, 0;
T_2.0 ;
    %load/vec4 v0x7f9cf1405ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf14056b0_0, 0;
    %load/vec4 v0x7f9cf14057f0_0;
    %pad/u 32;
    %load/vec4 v0x7f9cf14058a0_0;
    %pad/u 32;
    %muli 240, 0, 32;
    %add;
    %pad/u 17;
    %assign/vec4 v0x7f9cf14052f0_0, 0;
    %load/vec4 v0x7f9cf14057f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f9cf14057f0_0, 0;
    %load/vec4 v0x7f9cf14057f0_0;
    %load/vec4 v0x7f9cf1405a30_0;
    %load/vec4 v0x7f9cf1405600_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7f9cf1405a30_0;
    %assign/vec4 v0x7f9cf14057f0_0, 0;
    %load/vec4 v0x7f9cf14058a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f9cf14058a0_0, 0;
    %load/vec4 v0x7f9cf14058a0_0;
    %load/vec4 v0x7f9cf1405df0_0;
    %load/vec4 v0x7f9cf1405550_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf1405750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf1405ac0_0, 0;
T_2.6 ;
T_2.4 ;
T_2.2 ;
    %load/vec4 v0x7f9cf1405750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf14056b0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f9cf14052f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf1405750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf14057f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf14058a0_0, 0;
T_2.8 ;
    %load/vec4 v0x7f9cf1405c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf14056b0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f9cf14052f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf1405ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf1405750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf14057f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf14058a0_0, 0;
T_2.10 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9cf1406fb0;
T_3 ;
    %vpi_call/w 5 53 "$readmemh", P_0x7f9cf14064b0, v0x7f9cf1407190, 32'sb00000000000000000000000000000000, 32'sb00000000000000010010101111111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f9cf1406bf0;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9cf1406e40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9cf1406f00_0, 0, 16;
    %end;
    .thread T_4, $init;
    .scope S_0x7f9cf1406bf0;
T_5 ;
    %wait E_0x7f9cf1406e00;
    %load/vec4 v0x7f9cf1407c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9cf1406e40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9cf1407ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f9cf1407980_0;
    %assign/vec4 v0x7f9cf1406e40_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9cf1406bf0;
T_6 ;
    %wait E_0x7f9cf1406dc0;
    %load/vec4 v0x7f9cf1407cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9cf1406f00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f9cf1407b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7f9cf1407a30_0;
    %assign/vec4 v0x7f9cf1406f00_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9cf14062e0;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9cf1407980_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9cf1407a30_0, 0, 16;
    %end;
    .thread T_7, $init;
    .scope S_0x7f9cf14062e0;
T_8 ;
    %wait E_0x7f9cf1406e00;
    %load/vec4 v0x7f9cf1407840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f9cf1407e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7f9cf1407520_0;
    %load/vec4 v0x7f9cf1407230_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9cf1407190, 0, 4;
T_8.2 ;
    %load/vec4 v0x7f9cf1407230_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7f9cf1407190, 4;
    %assign/vec4 v0x7f9cf1407980_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9cf14062e0;
T_9 ;
    %wait E_0x7f9cf1406dc0;
    %load/vec4 v0x7f9cf14078e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7f9cf1407ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7f9cf14075d0_0;
    %load/vec4 v0x7f9cf14072e0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9cf1407190, 0, 4;
T_9.2 ;
    %load/vec4 v0x7f9cf14072e0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7f9cf1407190, 4;
    %assign/vec4 v0x7f9cf1407a30_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f9cf1408d00;
T_10 ;
    %vpi_call/w 5 53 "$readmemh", P_0x7f9cf1408240, v0x7f9cf1408ee0, 32'sb00000000000000000000000000000000, 32'sb00000000000000010010101111111111 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f9cf1408980;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9cf1408b90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9cf1408c50_0, 0, 16;
    %end;
    .thread T_11, $init;
    .scope S_0x7f9cf1408980;
T_12 ;
    %wait E_0x7f9cf1408b50;
    %load/vec4 v0x7f9cf1409970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9cf1408b90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f9cf1409830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7f9cf14096d0_0;
    %assign/vec4 v0x7f9cf1408b90_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f9cf1408980;
T_13 ;
    %wait E_0x7f9cf1406dc0;
    %load/vec4 v0x7f9cf1409a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9cf1408c50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f9cf14098d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7f9cf1409780_0;
    %assign/vec4 v0x7f9cf1408c50_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f9cf1408060;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9cf14096d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9cf1409780_0, 0, 16;
    %end;
    .thread T_14, $init;
    .scope S_0x7f9cf1408060;
T_15 ;
    %wait E_0x7f9cf1408b50;
    %load/vec4 v0x7f9cf1409590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7f9cf1409ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7f9cf1409260_0;
    %load/vec4 v0x7f9cf1408f80_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9cf1408ee0, 0, 4;
T_15.2 ;
    %load/vec4 v0x7f9cf1408f80_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7f9cf1408ee0, 4;
    %assign/vec4 v0x7f9cf14096d0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f9cf1408060;
T_16 ;
    %wait E_0x7f9cf1406dc0;
    %load/vec4 v0x7f9cf1409630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7f9cf1409c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7f9cf1409300_0;
    %load/vec4 v0x7f9cf1409030_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9cf1408ee0, 0, 4;
T_16.2 ;
    %load/vec4 v0x7f9cf1409030_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7f9cf1408ee0, 4;
    %assign/vec4 v0x7f9cf1409780_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f9cf1409db0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140b440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140a4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140a600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140a440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140a3b0_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x7f9cf1409db0;
T_18 ;
    %wait E_0x7f9cf1406dc0;
    %load/vec4 v0x7f9cf140a9a0_0;
    %assign/vec4 v0x7f9cf140aa30_0, 0;
    %load/vec4 v0x7f9cf140aa30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9cf140a9a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9cf140a3b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a880_0, 0;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0x7f9cf140aad0_0, 0;
    %pushi/vec4 319, 0, 9;
    %assign/vec4 v0x7f9cf140ab80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a3b0_0, 0;
    %pushi/vec4 0, 0, 240;
    %assign/vec4 v0x7f9cf140af00_0, 0;
    %pushi/vec4 0, 0, 240;
    %assign/vec4 v0x7f9cf140ace0_0, 0;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7f9cf140afb0_0, 0;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7f9cf140ae70_0, 0;
    %load/vec4 v0x7f9cf140b5f0_0;
    %assign/vec4 v0x7f9cf140b6a0_0, 0;
    %load/vec4 v0x7f9cf140b750_0;
    %assign/vec4 v0x7f9cf140b800_0, 0;
T_18.0 ;
    %load/vec4 v0x7f9cf140a880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140b440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a880_0, 0;
    %load/vec4 v0x7f9cf140b800_0;
    %pad/u 32;
    %muli 240, 0, 32;
    %pad/u 17;
    %assign/vec4 v0x7f9cf140a230_0, 0;
T_18.2 ;
    %load/vec4 v0x7f9cf140b440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x7f9cf140a230_0;
    %pad/u 32;
    %load/vec4 v0x7f9cf140b800_0;
    %pad/u 32;
    %muli 240, 0, 32;
    %subi 4294967057, 0, 32;
    %cmp/e;
    %jmp/0xz  T_18.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140b440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140b4d0_0, 0;
    %load/vec4 v0x7f9cf140b100_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f9cf140aad0_0;
    %assign/vec4/off/d v0x7f9cf140af00_0, 4, 5;
    %load/vec4 v0x7f9cf140b100_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f9cf140aad0_0;
    %assign/vec4/off/d v0x7f9cf140ace0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf140aad0_0, 0;
    %load/vec4 v0x7f9cf140b6a0_0;
    %pad/u 17;
    %assign/vec4 v0x7f9cf140a230_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x7f9cf140a230_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x7f9cf140a230_0, 0;
    %load/vec4 v0x7f9cf140b100_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f9cf140aad0_0;
    %assign/vec4/off/d v0x7f9cf140af00_0, 4, 5;
    %load/vec4 v0x7f9cf140b100_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f9cf140aad0_0;
    %assign/vec4/off/d v0x7f9cf140ace0_0, 4, 5;
    %load/vec4 v0x7f9cf140aad0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7f9cf140aad0_0, 0;
T_18.7 ;
T_18.4 ;
    %load/vec4 v0x7f9cf140b4d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.8, 4;
    %load/vec4 v0x7f9cf140a230_0;
    %pad/u 32;
    %pushi/vec4 76560, 0, 32;
    %load/vec4 v0x7f9cf140b6a0_0;
    %pad/u 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140b4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a560_0, 0;
    %load/vec4 v0x7f9cf140b100_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f9cf140ab80_0;
    %assign/vec4/off/d v0x7f9cf140afb0_0, 4, 5;
    %load/vec4 v0x7f9cf140b100_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f9cf140ab80_0;
    %assign/vec4/off/d v0x7f9cf140ae70_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf140ab80_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f9cf140b3b0_0, 0;
    %pushi/vec4 7, 0, 9;
    %assign/vec4 v0x7f9cf140b320_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x7f9cf140a230_0;
    %pad/u 32;
    %addi 240, 0, 32;
    %pad/u 17;
    %assign/vec4 v0x7f9cf140a230_0, 0;
    %load/vec4 v0x7f9cf140b100_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f9cf140ab80_0;
    %assign/vec4/off/d v0x7f9cf140afb0_0, 4, 5;
    %load/vec4 v0x7f9cf140b100_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f9cf140ab80_0;
    %assign/vec4/off/d v0x7f9cf140ae70_0, 4, 5;
    %load/vec4 v0x7f9cf140ab80_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x7f9cf140ab80_0, 0;
T_18.11 ;
T_18.8 ;
    %load/vec4 v0x7f9cf140a560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.12, 4;
    %load/vec4 v0x7f9cf140af00_0;
    %parti/s 16, 0, 2;
    %cmpi/e 65280, 0, 16;
    %jmp/0xz  T_18.14, 4;
    %pushi/vec4 239, 0, 32;
    %load/vec4 v0x7f9cf140b3b0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x7f9cf140b1a0_0, 0;
    %load/vec4 v0x7f9cf140ace0_0;
    %assign/vec4 v0x7f9cf140af00_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7f9cf140b3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a4d0_0, 0;
T_18.14 ;
    %load/vec4 v0x7f9cf140b3b0_0;
    %pad/u 32;
    %cmpi/e 232, 0, 32;
    %jmp/0xz  T_18.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf140b3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a910_0, 0;
T_18.16 ;
    %load/vec4 v0x7f9cf140af00_0;
    %parti/s 16, 0, 2;
    %cmpi/ne 65280, 0, 16;
    %jmp/0xz  T_18.18, 4;
    %load/vec4 v0x7f9cf140af00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7f9cf140af00_0, 0;
    %load/vec4 v0x7f9cf140b3b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f9cf140b3b0_0, 0;
T_18.18 ;
T_18.12 ;
    %load/vec4 v0x7f9cf140a4d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.20, 4;
    %load/vec4 v0x7f9cf140af00_0;
    %parti/s 16, 224, 9;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.22, 4;
    %load/vec4 v0x7f9cf140b3b0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7f9cf140ac30_0, 0;
    %load/vec4 v0x7f9cf140ace0_0;
    %assign/vec4 v0x7f9cf140af00_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f9cf140b3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a600_0, 0;
T_18.22 ;
    %load/vec4 v0x7f9cf140b3b0_0;
    %pad/u 32;
    %cmpi/e 232, 0, 32;
    %jmp/0xz  T_18.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a4d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf140b3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a910_0, 0;
T_18.24 ;
    %load/vec4 v0x7f9cf140af00_0;
    %parti/s 16, 224, 9;
    %cmpi/ne 255, 0, 16;
    %jmp/0xz  T_18.26, 4;
    %load/vec4 v0x7f9cf140af00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7f9cf140af00_0, 0;
    %load/vec4 v0x7f9cf140b3b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f9cf140b3b0_0, 0;
T_18.26 ;
T_18.20 ;
    %load/vec4 v0x7f9cf140a600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.28, 4;
    %load/vec4 v0x7f9cf140afb0_0;
    %parti/s 16, 304, 10;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.30, 4;
    %load/vec4 v0x7f9cf140b320_0;
    %assign/vec4 v0x7f9cf140b560_0, 0;
    %load/vec4 v0x7f9cf140ae70_0;
    %assign/vec4 v0x7f9cf140afb0_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v0x7f9cf140b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a440_0, 0;
T_18.30 ;
    %load/vec4 v0x7f9cf140b320_0;
    %pad/u 32;
    %cmpi/e 312, 0, 32;
    %jmp/0xz  T_18.32, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a600_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf140b320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a910_0, 0;
T_18.32 ;
    %load/vec4 v0x7f9cf140afb0_0;
    %parti/s 16, 304, 10;
    %cmpi/ne 255, 0, 16;
    %jmp/0xz  T_18.34, 4;
    %load/vec4 v0x7f9cf140afb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7f9cf140afb0_0, 0;
    %load/vec4 v0x7f9cf140b320_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f9cf140b320_0, 0;
T_18.34 ;
T_18.28 ;
    %load/vec4 v0x7f9cf140a440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.36, 4;
    %load/vec4 v0x7f9cf140afb0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 65280, 0, 16;
    %jmp/0xz  T_18.38, 4;
    %pushi/vec4 319, 0, 32;
    %load/vec4 v0x7f9cf140b320_0;
    %pad/u 32;
    %sub;
    %pad/u 9;
    %assign/vec4 v0x7f9cf140a320_0, 0;
    %load/vec4 v0x7f9cf140ae70_0;
    %assign/vec4 v0x7f9cf140afb0_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v0x7f9cf140b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a770_0, 0;
T_18.38 ;
    %load/vec4 v0x7f9cf140b320_0;
    %pad/u 32;
    %cmpi/e 312, 0, 32;
    %jmp/0xz  T_18.40, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a440_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf140b320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9cf140a910_0, 0;
T_18.40 ;
    %load/vec4 v0x7f9cf140afb0_0;
    %parti/s 16, 0, 2;
    %cmpi/ne 65280, 0, 16;
    %jmp/0xz  T_18.42, 4;
    %load/vec4 v0x7f9cf140afb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7f9cf140afb0_0, 0;
    %load/vec4 v0x7f9cf140b320_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f9cf140b320_0, 0;
T_18.42 ;
T_18.36 ;
    %load/vec4 v0x7f9cf140a910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.44, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a910_0, 0;
    %pushi/vec4 0, 0, 240;
    %assign/vec4 v0x7f9cf140af00_0, 0;
    %pushi/vec4 0, 0, 240;
    %assign/vec4 v0x7f9cf140ace0_0, 0;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7f9cf140afb0_0, 0;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7f9cf140ae70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf140aad0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf140ab80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf140b320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf140b3b0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f9cf140a230_0, 0;
T_18.44 ;
    %load/vec4 v0x7f9cf140b250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.46, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf140b1a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf140ac30_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf140b560_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf140a320_0, 0;
    %pushi/vec4 0, 0, 240;
    %assign/vec4 v0x7f9cf140af00_0, 0;
    %pushi/vec4 0, 0, 240;
    %assign/vec4 v0x7f9cf140ace0_0, 0;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7f9cf140afb0_0, 0;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7f9cf140ae70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf140aad0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf140ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a770_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f9cf140a230_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9cf140b320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9cf140b3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9cf140a3b0_0, 0;
T_18.46 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f9cf1231950;
T_19 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f9cf140c2d0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f9cf140c360_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140be10_0, 0, 1;
    %end;
    .thread T_19, $init;
    .scope S_0x7f9cf1231950;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x7f9cf140bff0_0;
    %nor/r;
    %store/vec4 v0x7f9cf140bff0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f9cf1231950;
T_21 ;
    %vpi_call/w 4 132 "$dumpfile", "sim/testbench_3.vcd" {0 0 0};
    %vpi_call/w 4 133 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9cf1231950 {0 0 0};
    %vpi_call/w 4 134 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9cf140bff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140caa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9cf140caa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140caa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9cf140c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9cf140be10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140c240_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140be10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9cf140c240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9cf140c240_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call/w 4 159 "$display", "Right: %d , Left: %d , Top: %d , Bot: %d ", v0x7f9cf140c9f0_0, v0x7f9cf140c3f0_0, v0x7f9cf140cb30_0, v0x7f9cf140bf50_0 {0 0 0};
    %vpi_call/w 4 161 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 4 162 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x7f9cf1231950;
T_22 ;
    %wait E_0x7f9cf1406dc0;
    %fork t_1, S_0x7f9cf1406110;
    %jmp t_0;
    .scope S_0x7f9cf1406110;
t_1 ;
    %load/vec4 v0x7f9cf140c1b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x7f9cf140c7b0_0;
    %assign/vec4 v0x7f9cf140c960_0, 0;
    %load/vec4 v0x7f9cf140c960_0;
    %load/vec4 v0x7f9cf140c2d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9cf140c4b0, 0, 4;
    %load/vec4 v0x7f9cf140c2d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f9cf140c2d0_0, 0;
    %load/vec4 v0x7f9cf140c2d0_0;
    %assign/vec4 v0x7f9cf140c360_0, 0;
T_22.0 ;
    %end;
    .scope S_0x7f9cf1231950;
t_0 %join;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/card_isolator.sv";
    "sim/testbench_3.sv";
    "src/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "src/edges.sv";
