module control_unit_8bit(
	input [7:0] op,
	output [2:0] rreg1, rreg2,
	output [2:0] wreg,
	output wENA, mux1, mux2,
	output [2:0] aluop,
	output [7:0] imme
	);
	
	
    
    
    
endmodule