{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688266182163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688266182163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  1 22:49:42 2023 " "Processing started: Sat Jul  1 22:49:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688266182163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266182163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off background -c background " "Command: quartus_map --read_settings_files=on --write_settings_files=off background -c background" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266182163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688266182345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688266182345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266187624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266187626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266187627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266187628 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "background.v " "Can't analyze file -- file background.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1688266187630 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BrickBreaker.v(48) " "Verilog HDL information at BrickBreaker.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688266187631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brickbreaker.v 3 3 " "Found 3 design units, including 3 entities, in source file brickbreaker.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Main " "Found entity 1: FSM_Main" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187631 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM_Draw " "Found entity 2: FSM_Draw" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187631 ""} { "Info" "ISGN_ENTITY_NAME" "3 BrickBreaker " "Found entity 3: BrickBreaker" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266187631 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BrickBreaker.v(472) " "Verilog HDL Instantiation warning at BrickBreaker.v(472): instance has no name" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 472 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1688266187638 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BrickBreaker.v(473) " "Verilog HDL Instantiation warning at BrickBreaker.v(473): instance has no name" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 473 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1688266187638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BrickBreaker " "Elaborating entity \"BrickBreaker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688266187652 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG BrickBreaker.v(451) " "Output port \"LEDG\" at BrickBreaker.v(451) has no driver" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688266187654 "|BrickBreaker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR BrickBreaker.v(450) " "Output port \"LEDR\" at BrickBreaker.v(450) has no driver" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688266187654 "|BrickBreaker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Main FSM_Main:comb_3 " "Elaborating entity \"FSM_Main\" for hierarchy \"FSM_Main:comb_3\"" {  } { { "BrickBreaker.v" "comb_3" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(178) " "Verilog HDL assignment warning at BrickBreaker.v(178): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187663 "|BrickBreaker|FSM_Main:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(179) " "Verilog HDL assignment warning at BrickBreaker.v(179): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187663 "|BrickBreaker|FSM_Main:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(192) " "Verilog HDL assignment warning at BrickBreaker.v(192): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187663 "|BrickBreaker|FSM_Main:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(194) " "Verilog HDL assignment warning at BrickBreaker.v(194): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187663 "|BrickBreaker|FSM_Main:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BrickBreaker.v(197) " "Verilog HDL assignment warning at BrickBreaker.v(197): truncated value with size 32 to match size of target (6)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187664 "|BrickBreaker|FSM_Main:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 BrickBreaker.v(227) " "Verilog HDL assignment warning at BrickBreaker.v(227): truncated value with size 32 to match size of target (26)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187664 "|BrickBreaker|FSM_Main:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Draw FSM_Draw:comb_4 " "Elaborating entity \"FSM_Draw\" for hierarchy \"FSM_Draw:comb_4\"" {  } { { "BrickBreaker.v" "comb_4" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(271) " "Verilog HDL assignment warning at BrickBreaker.v(271): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187682 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(272) " "Verilog HDL assignment warning at BrickBreaker.v(272): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187682 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(336) " "Verilog HDL assignment warning at BrickBreaker.v(336): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187683 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(342) " "Verilog HDL assignment warning at BrickBreaker.v(342): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187683 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(351) " "Verilog HDL assignment warning at BrickBreaker.v(351): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187683 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(357) " "Verilog HDL assignment warning at BrickBreaker.v(357): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187683 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(366) " "Verilog HDL assignment warning at BrickBreaker.v(366): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187683 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(372) " "Verilog HDL assignment warning at BrickBreaker.v(372): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187683 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BrickBreaker.v(386) " "Verilog HDL assignment warning at BrickBreaker.v(386): truncated value with size 32 to match size of target (4)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187683 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BrickBreaker.v(395) " "Verilog HDL assignment warning at BrickBreaker.v(395): truncated value with size 32 to match size of target (4)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187683 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(399) " "Verilog HDL assignment warning at BrickBreaker.v(399): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187683 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BrickBreaker.v(405) " "Verilog HDL assignment warning at BrickBreaker.v(405): truncated value with size 32 to match size of target (8)" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688266187684 "|BrickBreaker|FSM_Draw:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "BrickBreaker.v" "VGA" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE display.mif " "Parameter \"INIT_FILE\" = \"display.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187753 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688266187753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7g1 " "Found entity 1: altsyncram_v7g1" {  } { { "db/altsyncram_v7g1.tdf" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/db/altsyncram_v7g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266187782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v7g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v7g1:auto_generated " "Elaborating entity \"altsyncram_v7g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187782 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "19200 19200 19200 10 " "19200 out of 19200 addresses are reinitialized. The latest initialized data will replace the existing data. There are 19200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19040 " "Memory Initialization File address 19040 is reinitialized" {  } { { "" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1688266187827 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19041 " "Memory Initialization File address 19041 is reinitialized" {  } { { "" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1688266187827 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19042 " "Memory Initialization File address 19042 is reinitialized" {  } { { "" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1688266187827 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19043 " "Memory Initialization File address 19043 is reinitialized" {  } { { "" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1688266187827 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19044 " "Memory Initialization File address 19044 is reinitialized" {  } { { "" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1688266187827 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19045 " "Memory Initialization File address 19045 is reinitialized" {  } { { "" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1688266187827 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19046 " "Memory Initialization File address 19046 is reinitialized" {  } { { "" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1688266187827 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19047 " "Memory Initialization File address 19047 is reinitialized" {  } { { "" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1688266187827 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19048 " "Memory Initialization File address 19048 is reinitialized" {  } { { "" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1688266187827 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19049 " "Memory Initialization File address 19049 is reinitialized" {  } { { "" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1688266187827 ""}  } { { "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/display.mif" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/display.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1688266187827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266187866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v7g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v7g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_v7g1.tdf" "decode2" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/db/altsyncram_v7g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266187895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v7g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v7g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_v7g1.tdf" "rden_decode_b" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/db/altsyncram_v7g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688266187923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266187923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v7g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v7g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_v7g1.tdf" "mux3" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/db/altsyncram_v7g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688266187959 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688266187959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266187960 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688266188522 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 458 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688266188654 "|BrickBreaker|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688266188654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688266188874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/background.map.smsg " "Generated suppressed messages file C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/background.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266188906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688266189003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688266189003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 449 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 449 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688266189045 "|BrickBreaker|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688266189045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "697 " "Implemented 697 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688266189046 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688266189046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "603 " "Implemented 603 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688266189046 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1688266189046 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1688266189046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688266189046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688266189067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul  1 22:49:49 2023 " "Processing ended: Sat Jul  1 22:49:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688266189067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688266189067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688266189067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688266189067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1688266190073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688266190073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  1 22:49:49 2023 " "Processing started: Sat Jul  1 22:49:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688266190073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688266190073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off background -c background " "Command: quartus_fit --read_settings_files=off --write_settings_files=off background -c background" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688266190073 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1688266190129 ""}
{ "Info" "0" "" "Project  = background" {  } {  } 0 0 "Project  = background" 0 0 "Fitter" 0 0 1688266190129 ""}
{ "Info" "0" "" "Revision = background" {  } {  } 0 0 "Revision = background" 0 0 "Fitter" 0 0 1688266190129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1688266190185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1688266190185 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "background EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design background" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1688266190308 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1688266190308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688266190342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688266190342 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1688266190384 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1688266190384 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688266190435 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688266190446 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_G26 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_G26" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 449 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190495 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[1\] PIN_N23 " "Can't place node \"KEY\[1\]\" -- illegal location assignment PIN_N23" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 449 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190495 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_N25 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_N25" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190495 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_N26 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_N26" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190495 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_P25 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_P25" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_AE14 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_AE14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_AF14 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_AF14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_AD13 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_AD13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_AC13 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_AC13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[7\] PIN_C13 " "Can't place node \"SW\[7\]\" -- illegal location assignment PIN_C13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[14\] PIN_U3 " "Can't place node \"SW\[14\]\" -- illegal location assignment PIN_U3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[15\] PIN_U4 " "Can't place node \"SW\[15\]\" -- illegal location assignment PIN_U4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[16\] PIN_V1 " "Can't place node \"SW\[16\]\" -- illegal location assignment PIN_V1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[17\] PIN_V2 " "Can't place node \"SW\[17\]\" -- illegal location assignment PIN_V2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[0\] PIN_AE22 " "Can't place node \"LEDG\[0\]\" -- illegal location assignment PIN_AE22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[1\] PIN_AF22 " "Can't place node \"LEDG\[1\]\" -- illegal location assignment PIN_AF22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[2\] PIN_W19 " "Can't place node \"LEDG\[2\]\" -- illegal location assignment PIN_W19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDG[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[3\] PIN_V18 " "Can't place node \"LEDG\[3\]\" -- illegal location assignment PIN_V18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDG[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[4\] PIN_U18 " "Can't place node \"LEDG\[4\]\" -- illegal location assignment PIN_U18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[5\] PIN_U17 " "Can't place node \"LEDG\[5\]\" -- illegal location assignment PIN_U17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[6\] PIN_AA20 " "Can't place node \"LEDG\[6\]\" -- illegal location assignment PIN_AA20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[7\] PIN_Y18 " "Can't place node \"LEDG\[7\]\" -- illegal location assignment PIN_Y18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 451 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190496 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_AE23 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_AE23" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_AF23 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_AF23" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_AB21 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_AB21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_AC22 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_AC22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_AD22 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_AD22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_AD23 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_AD23" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_AD21 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_AD21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_AC21 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_AC21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_AA14 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_AA14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_Y13 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_Y13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[10\] PIN_AA13 " "Can't place node \"LEDR\[10\]\" -- illegal location assignment PIN_AA13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[11\] PIN_AC14 " "Can't place node \"LEDR\[11\]\" -- illegal location assignment PIN_AC14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[12\] PIN_AD15 " "Can't place node \"LEDR\[12\]\" -- illegal location assignment PIN_AD15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[13\] PIN_AE15 " "Can't place node \"LEDR\[13\]\" -- illegal location assignment PIN_AE15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[14\] PIN_AF13 " "Can't place node \"LEDR\[14\]\" -- illegal location assignment PIN_AF13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[15\] PIN_AE13 " "Can't place node \"LEDR\[15\]\" -- illegal location assignment PIN_AE13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[16\] PIN_AE12 " "Can't place node \"LEDR\[16\]\" -- illegal location assignment PIN_AE12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[17\] PIN_AD12 " "Can't place node \"LEDR\[17\]\" -- illegal location assignment PIN_AD12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 450 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_R\[2\] PIN_G10 " "Can't place node \"VGA_R\[2\]\" -- illegal location assignment PIN_G10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 459 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_R\[6\] PIN_H11 " "Can't place node \"VGA_R\[6\]\" -- illegal location assignment PIN_H11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { VGA_R[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 459 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190497 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_G\[2\] PIN_C10 " "Can't place node \"VGA_G\[2\]\" -- illegal location assignment PIN_C10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 460 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190498 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_G\[3\] PIN_D10 " "Can't place node \"VGA_G\[3\]\" -- illegal location assignment PIN_D10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 460 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190498 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_G\[8\] PIN_E12 " "Can't place node \"VGA_G\[8\]\" -- illegal location assignment PIN_E12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { VGA_G[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 460 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190498 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_B\[2\] PIN_F12 " "Can't place node \"VGA_B\[2\]\" -- illegal location assignment PIN_F12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 461 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190498 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_B\[4\] PIN_J10 " "Can't place node \"VGA_B\[4\]\" -- illegal location assignment PIN_J10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 461 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190498 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_B\[8\] PIN_C12 " "Can't place node \"VGA_B\[8\]\" -- illegal location assignment PIN_C12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { VGA_B[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 461 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190498 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[3\] PIN_W26 " "Can't place node \"KEY\[3\]\" -- illegal location assignment PIN_W26" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 449 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190498 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[2\] PIN_P23 " "Can't place node \"KEY\[2\]\" -- illegal location assignment PIN_P23" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "BrickBreaker.v" "" { Text "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/BrickBreaker.v" 449 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uchoa/Documents/evpro/Brick-Breaker-in-Verilog/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1688266190498 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688266190498 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1688266190752 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1688266190752 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 51 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 51 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688266190842 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul  1 22:49:50 2023 " "Processing ended: Sat Jul  1 22:49:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688266190842 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688266190842 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688266190842 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688266190842 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 53 s 88 s " "Quartus Prime Full Compilation was unsuccessful. 53 errors, 88 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688266191446 ""}
