# Loading project datapath
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim work.datapath_tb
# vsim work.datapath_tb 
# Start time: 10:11:50 on Nov 03,2023
# Loading sv_std.std
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(89)
#    Time: 10 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 89
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart - f ; run -all
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(96)
#    Time: 16 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 96
add wave -position insertpoint  \
sim:/datapath_tb/err \
sim:/datapath_tb/clk \
sim:/datapath_tb/loada \
sim:/datapath_tb/loadb \
sim:/datapath_tb/loadc \
sim:/datapath_tb/loads \
sim:/datapath_tb/asel \
sim:/datapath_tb/bsel \
sim:/datapath_tb/vsel \
sim:/datapath_tb/write \
sim:/datapath_tb/ALUop \
sim:/datapath_tb/shift \
sim:/datapath_tb/readnum \
sim:/datapath_tb/writenum \
sim:/datapath_tb/datapath_in \
sim:/datapath_tb/datapath_out \
sim:/datapath_tb/Z_out
add wave -position insertpoint  \
sim:/datapath_tb/DUT/clk \
sim:/datapath_tb/DUT/loada \
sim:/datapath_tb/DUT/loadb \
sim:/datapath_tb/DUT/loadc \
sim:/datapath_tb/DUT/loads \
sim:/datapath_tb/DUT/asel \
sim:/datapath_tb/DUT/bsel \
sim:/datapath_tb/DUT/vsel \
sim:/datapath_tb/DUT/write \
sim:/datapath_tb/DUT/ALUop \
sim:/datapath_tb/DUT/shift \
sim:/datapath_tb/DUT/readnum \
sim:/datapath_tb/DUT/writenum \
sim:/datapath_tb/DUT/datapath_in \
sim:/datapath_tb/DUT/datapath_out \
sim:/datapath_tb/DUT/Z_out \
sim:/datapath_tb/DUT/A \
sim:/datapath_tb/DUT/B \
sim:/datapath_tb/DUT/C \
sim:/datapath_tb/DUT/sout \
sim:/datapath_tb/DUT/Ain \
sim:/datapath_tb/DUT/Bin \
sim:/datapath_tb/DUT/data_in \
sim:/datapath_tb/DUT/data_out \
sim:/datapath_tb/DUT/out \
sim:/datapath_tb/DUT/Z
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(96)
#    Time: 16 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 96
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
run -all
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# ** Warning: (vsim-3008) [CNNODP] - Component name (REGIFLE) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb File: /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv Line: 51
# ** Error: (vsim-3043) Unresolved reference to 'REGIFLE' in datapath_tb.DUT.REGIFLE.
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb File: /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv Line: 51
# No Design Loaded!
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim work.datapath_tb
# vsim work.datapath_tb 
# Start time: 10:11:50 on Nov 03,2023
# Loading sv_std.std
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
add wave -position insertpoint  \
sim:/datapath_tb/err \
sim:/datapath_tb/clk \
sim:/datapath_tb/loada \
sim:/datapath_tb/loadb \
sim:/datapath_tb/loadc \
sim:/datapath_tb/loads \
sim:/datapath_tb/asel \
sim:/datapath_tb/bsel \
sim:/datapath_tb/vsel \
sim:/datapath_tb/write \
sim:/datapath_tb/ALUop \
sim:/datapath_tb/shift \
sim:/datapath_tb/readnum \
sim:/datapath_tb/writenum \
sim:/datapath_tb/datapath_in \
sim:/datapath_tb/datapath_out \
sim:/datapath_tb/Z_out
add wave -position insertpoint  \
sim:/datapath_tb/DUT/clk \
sim:/datapath_tb/DUT/loada \
sim:/datapath_tb/DUT/loadb \
sim:/datapath_tb/DUT/loadc \
sim:/datapath_tb/DUT/loads \
sim:/datapath_tb/DUT/asel \
sim:/datapath_tb/DUT/bsel \
sim:/datapath_tb/DUT/vsel \
sim:/datapath_tb/DUT/write \
sim:/datapath_tb/DUT/ALUop \
sim:/datapath_tb/DUT/shift \
sim:/datapath_tb/DUT/readnum \
sim:/datapath_tb/DUT/writenum \
sim:/datapath_tb/DUT/datapath_in \
sim:/datapath_tb/DUT/datapath_out \
sim:/datapath_tb/DUT/Z_out \
sim:/datapath_tb/DUT/A \
sim:/datapath_tb/DUT/B \
sim:/datapath_tb/DUT/C \
sim:/datapath_tb/DUT/sout \
sim:/datapath_tb/DUT/Ain \
sim:/datapath_tb/DUT/Bin \
sim:/datapath_tb/DUT/data_in \
sim:/datapath_tb/DUT/data_out \
sim:/datapath_tb/DUT/out \
sim:/datapath_tb/DUT/Z
add wave -position insertpoint  \
sim:/datapath_tb/DUT/REGFILE/data_in \
sim:/datapath_tb/DUT/REGFILE/writenum \
sim:/datapath_tb/DUT/REGFILE/readnum \
sim:/datapath_tb/DUT/REGFILE/write \
sim:/datapath_tb/DUT/REGFILE/clk \
sim:/datapath_tb/DUT/REGFILE/data_out \
sim:/datapath_tb/DUT/REGFILE/R0 \
sim:/datapath_tb/DUT/REGFILE/R1 \
sim:/datapath_tb/DUT/REGFILE/R2 \
sim:/datapath_tb/DUT/REGFILE/R3 \
sim:/datapath_tb/DUT/REGFILE/R4 \
sim:/datapath_tb/DUT/REGFILE/R5 \
sim:/datapath_tb/DUT/REGFILE/R6 \
sim:/datapath_tb/DUT/REGFILE/R7
run -all
# datapath_tb - TEST PASSED!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(148)
#    Time: 27 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 148
add wave -position insertpoint  \
sim:/datapath_tb/DUT/REGFILE/R0 \
sim:/datapath_tb/DUT/REGFILE/R1 \
sim:/datapath_tb/DUT/REGFILE/R2 \
sim:/datapath_tb/DUT/REGFILE/R3 \
sim:/datapath_tb/DUT/REGFILE/R4 \
sim:/datapath_tb/DUT/REGFILE/R5 \
sim:/datapath_tb/DUT/REGFILE/R6 \
sim:/datapath_tb/DUT/REGFILE/R7
add wave -position insertpoint  \
sim:/datapath_tb/DUT/clk \
sim:/datapath_tb/DUT/loada \
sim:/datapath_tb/DUT/loadb \
sim:/datapath_tb/DUT/loadc \
sim:/datapath_tb/DUT/loads \
sim:/datapath_tb/DUT/asel \
sim:/datapath_tb/DUT/bsel \
sim:/datapath_tb/DUT/vsel \
sim:/datapath_tb/DUT/write \
sim:/datapath_tb/DUT/ALUop \
sim:/datapath_tb/DUT/shift \
sim:/datapath_tb/DUT/readnum \
sim:/datapath_tb/DUT/writenum \
sim:/datapath_tb/DUT/datapath_in \
sim:/datapath_tb/DUT/datapath_out \
sim:/datapath_tb/DUT/Z_out \
sim:/datapath_tb/DUT/A \
sim:/datapath_tb/DUT/B \
sim:/datapath_tb/DUT/C \
sim:/datapath_tb/DUT/sout \
sim:/datapath_tb/DUT/Ain \
sim:/datapath_tb/DUT/Bin \
sim:/datapath_tb/DUT/data_in \
sim:/datapath_tb/DUT/data_out \
sim:/datapath_tb/DUT/out \
sim:/datapath_tb/DUT/Z
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# datapath_tb - TEST PASSED!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(148)
#    Time: 27 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 148
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# datapath_tb - TEST PASSED!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(168)
#    Time: 27 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 168
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful with warnings.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0054, actual 002a
# Error sout - expected 0015, actual 002a
# Error sout - expected 0015, actual 002a
# Error sout - expected 4000, actual 002a
# Error sout - expected 30, actual 002a
# Error Bin - expected 000d, actual 002a
# Error Bin - expected 000a, actual 002a
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(227)
#    Time: 27 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 227
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0054, actual 002a
# Error sout - expected 0015, actual 002a
# Error sout - expected 0015, actual 002a
# Error sout - expected 4000, actual 002a
# Error sout - expected 30, actual 002a
# Error Bin - expected 000d, actual 002a
# Error Bin - expected 000a, actual 002a
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(228)
#    Time: 27 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 228
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0054, actual 002a
# Error sout - expected 0015, actual 002a
# Error sout - expected 0015, actual 002a
# Error sout - expected 4000, actual 002a
# Error sout - expected 30, actual 002a
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(230)
#    Time: 29 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 230
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0015, actual 0054
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(235)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 235
add wave -position insertpoint  \
sim:/datapath_tb/err
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0015, actual 0054
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0015, actual 0054
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0015, actual 0054
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
# A time value could not be extracted from the current line
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0000000000010101, actual 0000000001010100
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0000000000010101, actual 0000000001010100
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0000000000010101, actual 0000000001010100
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0000000000010101, actual 0000000001010100
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
# A time value could not be extracted from the current line
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0000000000010101, actual 0000000001010100
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0000000000010101, actual 0000000001010100
# Error sout - expected 0100000000000000, actual 0000000000000000
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Error sout - expected 0100000000000000, actual 0000000000000000
# datapath_tb - ERROR(S) FOUND!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
# Compile of alu.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f ; run -all
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# datapath_tb - TEST PASSED!
# ** Note: $stop    : /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv(236)
#    Time: 34 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at /home/shihling/git/cpen211-labs/lab5/datapath_tb.sv line 236
