#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun 22 19:43:43 2021
# Process ID: 11724
# Current directory: D:/GitCode/SketchSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7072 D:\GitCode\SketchSystem\imageProcessingSystem.xpr
# Log file: D:/GitCode/SketchSystem/vivado.log
# Journal file: D:/GitCode/SketchSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitCode/SketchSystem/imageProcessingSystem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GitCode/ImageProcessingofSketch'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 885.984 ; gain = 199.066
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /Sketch_IP_0/axi_reset_n(undef)
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
VHDL Output written to : D:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sketch_IP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file d:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Block Design Tcl file d:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_148M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/GitCode/SketchSystem/imageProcessingSystem.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_cc_0, cache-ID = 497bced554c09a48; cache size = 37.615 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b483ac5f30e466e2; cache size = 37.615 MB.
[Tue Jun 22 19:46:49 2021] Launched system_Sketch_IP_0_0_synth_1, synth_1...
Run output will be captured here:
system_Sketch_IP_0_0_synth_1: D:/GitCode/SketchSystem/imageProcessingSystem.runs/system_Sketch_IP_0_0_synth_1/runme.log
synth_1: D:/GitCode/SketchSystem/imageProcessingSystem.runs/synth_1/runme.log
[Tue Jun 22 19:46:50 2021] Launched impl_1...
Run output will be captured here: D:/GitCode/SketchSystem/imageProcessingSystem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 1155.441 ; gain = 256.320
file copy -force D:/GitCode/SketchSystem/imageProcessingSystem.runs/impl_1/system_wrapper.sysdef D:/GitCode/SketchSystem/imageProcessingSystem.sdk/system_wrapper.hdf

launch_sdk -workspace D:/GitCode/SketchSystem/imageProcessingSystem.sdk -hwspec D:/GitCode/SketchSystem/imageProcessingSystem.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/GitCode/SketchSystem/imageProcessingSystem.sdk -hwspec D:/GitCode/SketchSystem/imageProcessingSystem.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 22 20:08:12 2021...
