#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2798c60 .scope module, "cpu_tb" "cpu_tb" 2 30;
 .timescale 0 0;
v0x27da110_0 .var "clk", 0 0;
v0x27da190_0 .var/i "i", 31 0;
S_0x2794950 .scope module, "mips1" "cpu" 2 37, 3 30, S_0x2798c60;
 .timescale 0 0;
P_0x27664f8 .param/str "IM_DATA" 3 34, "t0050-hello.hex";
P_0x2766520 .param/l "NMEM" 3 33, +C4<010000>;
L_0x27e0a60 .functor XNOR 1, L_0x27e0080, C4<1>, C4<0>, C4<0>;
v0x27d6580_0 .net *"_s0", 32 0, L_0x27da210; 1 drivers
v0x27d6600_0 .net *"_s150", 0 0, C4<1>; 1 drivers
v0x27d66a0_0 .net *"_s152", 0 0, L_0x27e0a60; 1 drivers
v0x27d6740_0 .net *"_s23", 3 0, L_0x27db2e0; 1 drivers
v0x27d67f0_0 .net *"_s25", 25 0, L_0x27db470; 1 drivers
v0x27d6890_0 .net *"_s26", 1 0, C4<00>; 1 drivers
v0x27d6970_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x27d6a10_0 .net *"_s31", 0 0, L_0x27db710; 1 drivers
v0x27d6ab0_0 .net *"_s32", 15 0, L_0x27db7b0; 1 drivers
v0x27d6b50_0 .net *"_s35", 15 0, L_0x27db9b0; 1 drivers
v0x27d6c50_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x27d6cf0_0 .net *"_s53", 29 0, L_0x27dc530; 1 drivers
v0x27d6d90_0 .net *"_s54", 1 0, C4<00>; 1 drivers
v0x27d6e30_0 .net *"_s6", 32 0, L_0x27da7e0; 1 drivers
v0x27d6f50_0 .net "aluctl", 3 0, v0x27d0860_0; 1 drivers
v0x27d6fd0_0 .net "aluop", 1 0, v0x27d28a0_0; 1 drivers
v0x27d6eb0_0 .net "aluop_s3", 1 0, L_0x27dce50; 1 drivers
v0x27d70e0_0 .net "alurslt", 31 0, v0x27d03c0_0; 1 drivers
v0x27d7200_0 .net "alurslt_s4", 31 0, L_0x27dde40; 1 drivers
v0x27d7280_0 .net "alurslt_s5", 31 0, v0x27cb540_0; 1 drivers
v0x27d7160_0 .net "alusrc", 0 0, v0x27d2960_0; 1 drivers
v0x27d73e0_0 .net "alusrc_data2", 31 0, L_0x27ddda0; 1 drivers
v0x27d7330_0 .net "alusrc_s3", 0 0, L_0x27dd070; 1 drivers
v0x27d7520_0 .net "baddr_s2", 31 0, L_0x27dc470; 1 drivers
v0x27d7460_0 .net "baddr_s3", 31 0, v0x27d1d30_0; 1 drivers
v0x27d76c0_0 .net "baddr_s4", 31 0, v0x27cd370_0; 1 drivers
v0x27d75a0_0 .net "branch_eq_s2", 0 0, v0x27d2a00_0; 1 drivers
v0x27d7820_0 .net "branch_eq_s3", 0 0, L_0x27dd210; 1 drivers
v0x27d7740_0 .net "branch_eq_s4", 0 0, L_0x27dfef0; 1 drivers
v0x27d7990_0 .net "branch_ne_s2", 0 0, v0x27d2aa0_0; 1 drivers
v0x27d78a0_0 .net "branch_ne_s3", 0 0, L_0x27dd530; 1 drivers
v0x27d7b10_0 .net "branch_ne_s4", 0 0, L_0x27dfc50; 1 drivers
v0x27d7a10_0 .net "clk", 0 0, v0x27da110_0; 1 drivers
v0x27d7a90_0 .net "data1", 31 0, v0x27d4a70_0; 1 drivers
v0x27d7cb0_0 .net "data1_s3", 31 0, L_0x27dc000; 1 drivers
v0x27d7d30_0 .net "data2", 31 0, v0x27d4b30_0; 1 drivers
v0x27d7b90_0 .net "data2_s3", 31 0, L_0x27dc140; 1 drivers
v0x27d7c10_0 .net "data2_s4", 31 0, v0x27ce230_0; 1 drivers
v0x27d7ef0_0 .var "flush_s1", 0 0;
v0x27d7fc0_0 .var "flush_s2", 0 0;
v0x27d1f80_0 .var "flush_s3", 0 0;
v0x27d8190_0 .var "forward_a", 1 0;
v0x27d8040_0 .var "forward_b", 1 0;
v0x27d80c0_0 .net "funct", 5 0, L_0x27ddc60; 1 drivers
v0x27d8380_0 .var "fw_data1_s3", 31 0;
v0x27d8400_0 .var "fw_data2_s3", 31 0;
v0x27d8210_0 .net "imm", 15 0, L_0x27db1a0; 1 drivers
v0x27d8290_0 .net "inst", 31 0, L_0x27dacf0; 1 drivers
v0x27d8610_0 .net "inst_s2", 31 0, v0x27d5a60_0; 1 drivers
v0x27d8690_0 .net "jaddr_s2", 31 0, L_0x27db620; 1 drivers
v0x27d8480_0 .net "jaddr_s3", 31 0, v0x27d12d0_0; 1 drivers
v0x27d8550_0 .net "jaddr_s4", 31 0, v0x27cca20_0; 1 drivers
v0x27d88c0_0 .net "jump_s2", 0 0, v0x27d2b50_0; 1 drivers
v0x27d8990_0 .net "jump_s3", 0 0, v0x27d1730_0; 1 drivers
v0x27d8760_0 .net "jump_s4", 0 0, v0x27cced0_0; 1 drivers
v0x27d87e0_0 .net "memread", 0 0, v0x27d2c00_0; 1 drivers
v0x27d8be0_0 .net "memread_s3", 0 0, L_0x27dcd60; 1 drivers
v0x27d8c60_0 .net "memread_s4", 0 0, L_0x27ddad0; 1 drivers
v0x27d8a10_0 .net "memtoreg", 0 0, v0x27d2cc0_0; 1 drivers
v0x27d8ac0_0 .net "memtoreg_s3", 0 0, L_0x27dcf40; 1 drivers
v0x27d8b40_0 .net "memtoreg_s4", 0 0, L_0x27dd5d0; 1 drivers
v0x27d8ed0_0 .net "memtoreg_s5", 0 0, L_0x27e0080; 1 drivers
v0x27d8ce0_0 .net "memwrite", 0 0, v0x27d2d60_0; 1 drivers
v0x27d8d90_0 .net "memwrite_s3", 0 0, L_0x27dcc80; 1 drivers
v0x27d8e10_0 .net "memwrite_s4", 0 0, L_0x27dd990; 1 drivers
v0x27d9160_0 .net "opcode", 5 0, L_0x27dada0; 1 drivers
v0x27d8f50_0 .var "pc", 31 0;
v0x27d9000_0 .net "pc4", 31 0, L_0x27daa20; 1 drivers
v0x27d90b0_0 .net "pc4_s2", 31 0, v0x27d64d0_0; 1 drivers
v0x27d9410_0 .net "pc4_s3", 31 0, v0x27d33a0_0; 1 drivers
v0x27d91e0_0 .var "pcsrc", 0 0;
v0x27d9260_0 .net "rd", 4 0, L_0x27db100; 1 drivers
v0x27d92e0_0 .net "rd_s3", 4 0, L_0x27dc380; 1 drivers
v0x27d9360_0 .net "rdata", 31 0, L_0x27e0350; 1 drivers
v0x27d9740_0 .net "rdata_s5", 31 0, v0x27cba50_0; 1 drivers
v0x27d97c0_0 .net "regdst", 0 0, v0x27d2ea0_0; 1 drivers
v0x27d9490_0 .net "regdst_s3", 0 0, L_0x27dc780; 1 drivers
v0x27d9510_0 .net "regwrite", 0 0, v0x27d2f40_0; 1 drivers
v0x27d9590_0 .net "regwrite_s3", 0 0, L_0x27dd170; 1 drivers
v0x27d9610_0 .net "regwrite_s4", 0 0, L_0x27dd8f0; 1 drivers
v0x27d9ad0_0 .net "regwrite_s5", 0 0, L_0x27dff90; 1 drivers
v0x27d9b50_0 .net "rs", 4 0, L_0x27daee0; 1 drivers
v0x27d9890_0 .net "rs_s3", 4 0, v0x27d4600_0; 1 drivers
v0x27d9910_0 .net "rt", 4 0, L_0x27daf80; 1 drivers
v0x27d9990_0 .net "rt_s3", 4 0, L_0x27dc0a0; 1 drivers
v0x27d9a10_0 .net "seimm", 31 0, L_0x27dbce0; 1 drivers
v0x27d9e90_0 .net "seimm_s3", 31 0, v0x27d3c50_0; 1 drivers
v0x27d9f40_0 .net "seimm_sl2", 31 0, L_0x27dc640; 1 drivers
v0x27d9bd0_0 .net "shamt", 4 0, L_0x27db240; 1 drivers
v0x27d9c50_0 .var "stall_s1_s2", 0 0;
v0x27d4050_0 .net "wrdata_s5", 31 0, L_0x27e0b60; 1 drivers
v0x27d9de0_0 .net "wrreg", 4 0, L_0x27dfb00; 1 drivers
v0x27da2b0_0 .net "wrreg_s4", 4 0, v0x27cdda0_0; 1 drivers
v0x27da330_0 .net "wrreg_s5", 4 0, v0x27cb070_0; 1 drivers
v0x27d9fc0_0 .net "zero_s3", 0 0, L_0x27ddff0; 1 drivers
v0x27da090_0 .net "zero_s4", 0 0, v0x27ceb80_0; 1 drivers
E_0x2786790 .event edge, v0x27d8be0_0, v0x27d53f0_0, v0x27d9990_0, v0x27d4550_0;
E_0x278c4c0/0 .event edge, v0x27d9610_0, v0x27cafc0_0, v0x27d4600_0, v0x27d5470_0;
E_0x278c4c0/1 .event edge, v0x27cb070_0, v0x27d9990_0;
E_0x278c4c0 .event/or E_0x278c4c0/0, E_0x278c4c0/1;
E_0x278d790 .event edge, v0x27ceb80_0, v0x27d7740_0, v0x27d7b10_0;
E_0x278e680 .event edge, v0x27d8040_0, v0x27cb490_0, v0x27d5510_0, v0x27d7b90_0;
E_0x27942b0 .event edge, v0x27d8190_0, v0x27cb490_0, v0x27d5510_0, v0x27d7cb0_0;
E_0x2796b30 .event edge, v0x27d91e0_0, v0x27cced0_0;
L_0x27da210 .concat [ 32 1 0 0], v0x27d8f50_0, C4<0>;
L_0x27da7e0 .arith/sum 33, L_0x27da210, C4<000000000000000000000000000000100>;
L_0x27daa20 .part L_0x27da7e0, 0, 32;
L_0x27dada0 .part v0x27d5a60_0, 26, 6;
L_0x27daee0 .part v0x27d5a60_0, 21, 5;
L_0x27daf80 .part v0x27d5a60_0, 16, 5;
L_0x27db100 .part v0x27d5a60_0, 11, 5;
L_0x27db1a0 .part v0x27d5a60_0, 0, 16;
L_0x27db240 .part v0x27d5a60_0, 6, 5;
L_0x27db2e0 .part v0x27d8f50_0, 28, 4;
L_0x27db470 .part v0x27d5a60_0, 0, 26;
L_0x27db620 .concat [ 2 26 4 0], C4<00>, L_0x27db470, L_0x27db2e0;
L_0x27db710 .part v0x27d5a60_0, 15, 1;
LS_0x27db7b0_0_0 .concat [ 1 1 1 1], L_0x27db710, L_0x27db710, L_0x27db710, L_0x27db710;
LS_0x27db7b0_0_4 .concat [ 1 1 1 1], L_0x27db710, L_0x27db710, L_0x27db710, L_0x27db710;
LS_0x27db7b0_0_8 .concat [ 1 1 1 1], L_0x27db710, L_0x27db710, L_0x27db710, L_0x27db710;
LS_0x27db7b0_0_12 .concat [ 1 1 1 1], L_0x27db710, L_0x27db710, L_0x27db710, L_0x27db710;
L_0x27db7b0 .concat [ 4 4 4 4], LS_0x27db7b0_0_0, LS_0x27db7b0_0_4, LS_0x27db7b0_0_8, LS_0x27db7b0_0_12;
L_0x27db9b0 .part v0x27d5a60_0, 0, 16;
L_0x27dbce0 .concat [ 16 16 0 0], L_0x27db9b0, L_0x27db7b0;
L_0x27dbf60 .concat [ 32 32 0 0], v0x27d4b30_0, v0x27d4a70_0;
L_0x27dc000 .part v0x27d4160_0, 32, 32;
L_0x27dc140 .part v0x27d4160_0, 0, 32;
L_0x27dc1e0 .concat [ 5 5 0 0], L_0x27db100, L_0x27daf80;
L_0x27dc0a0 .part v0x27d37d0_0, 5, 5;
L_0x27dc380 .part v0x27d37d0_0, 0, 5;
L_0x27dc530 .part L_0x27dbce0, 0, 30;
L_0x27dc640 .concat [ 2 30 0 0], C4<00>, L_0x27dc530;
L_0x27dc470 .arith/sum 32, v0x27d64d0_0, L_0x27dc640;
LS_0x27dc960_0_0 .concat [ 1 1 2 1], v0x27d2960_0, v0x27d2f40_0, v0x27d28a0_0, v0x27d2cc0_0;
LS_0x27dc960_0_4 .concat [ 1 1 1 0], v0x27d2d60_0, v0x27d2c00_0, v0x27d2ea0_0;
L_0x27dc960 .concat [ 5 3 0 0], LS_0x27dc960_0_0, LS_0x27dc960_0_4;
L_0x27dc780 .part v0x27d26a0_0, 7, 1;
L_0x27dcd60 .part v0x27d26a0_0, 6, 1;
L_0x27dcc80 .part v0x27d26a0_0, 5, 1;
L_0x27dcf40 .part v0x27d26a0_0, 4, 1;
L_0x27dce50 .part v0x27d26a0_0, 2, 2;
L_0x27dd170 .part v0x27d26a0_0, 1, 1;
L_0x27dd070 .part v0x27d26a0_0, 0, 1;
L_0x27dd320 .concat [ 1 1 0 0], v0x27d2aa0_0, v0x27d2a00_0;
L_0x27dd210 .part v0x27d21e0_0, 1, 1;
L_0x27dd530 .part v0x27d21e0_0, 0, 1;
L_0x27dd700 .concat [ 1 1 1 1], L_0x27dcc80, L_0x27dcd60, L_0x27dcf40, L_0x27dd170;
L_0x27dd8f0 .part v0x27d0e20_0, 3, 1;
L_0x27dd5d0 .part v0x27d0e20_0, 2, 1;
L_0x27ddad0 .part v0x27d0e20_0, 1, 1;
L_0x27dd990 .part v0x27d0e20_0, 0, 1;
L_0x27ddda0 .functor MUXZ 32, v0x27d8400_0, v0x27d3c50_0, L_0x27dd070, C4<>;
L_0x27ddc60 .part v0x27d3c50_0, 0, 6;
L_0x27dfbb0 .concat [ 32 0 0 0], v0x27d03c0_0;
L_0x27dde40 .part v0x27ce6c0_0, 0, 32;
L_0x27dfb00 .functor MUXZ 5, L_0x27dc0a0, L_0x27dc380, L_0x27dc780, C4<>;
L_0x27ddee0 .concat [ 1 1 0 0], L_0x27dd530, L_0x27dd210;
L_0x27dfef0 .part v0x27cd870_0, 1, 1;
L_0x27dfc50 .part v0x27cd870_0, 0, 1;
L_0x27dfd70 .concat [ 1 1 0 0], L_0x27dd5d0, L_0x27dd8f0;
L_0x27dff90 .part v0x27cc560_0, 1, 1;
L_0x27e0080 .part v0x27cc560_0, 0, 1;
L_0x27e0650 .part L_0x27dde40, 2, 7;
L_0x27e0b60 .functor MUXZ 32, v0x27cb540_0, v0x27cba50_0, L_0x27e0a60, C4<>;
S_0x27d6130 .scope module, "regr_pc4_s2" "regr" 3 100, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d6228 .param/l "N" 4 38, +C4<0100000>;
v0x27d62a0_0 .net "clear", 0 0, v0x27d7ef0_0; 1 drivers
v0x27d6320_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d63a0_0 .net "hold", 0 0, v0x27d9c50_0; 1 drivers
v0x27d6420_0 .alias "in", 31 0, v0x27d9000_0;
v0x27d64d0_0 .var "out", 31 0;
S_0x27d5b00 .scope module, "im1" "im" 3 108, 5 24, S_0x2794950;
 .timescale 0 0;
P_0x27d5bf8 .param/str "IM_DATA" 5 31, "t0050-hello.hex";
P_0x27d5c20 .param/l "NMEM" 5 29, +C4<010000>;
L_0x27dacf0 .functor BUFZ 32, L_0x27dab60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x27d5d90_0 .net *"_s0", 31 0, L_0x27dab60; 1 drivers
v0x27d5e30_0 .net *"_s3", 6 0, L_0x27dac00; 1 drivers
v0x27d5ed0_0 .net "addr", 31 0, v0x27d8f50_0; 1 drivers
v0x27d5f70_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d5ff0_0 .alias "data", 31 0, v0x27d8290_0;
v0x27d6070 .array "mem", 127 0, 31 0;
L_0x27dab60 .array/port v0x27d6070, L_0x27dac00;
L_0x27dac00 .part v0x27d8f50_0, 2, 7;
S_0x27d56c0 .scope module, "regr_im_s2" "regr" 3 109, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d4e28 .param/l "N" 4 38, +C4<0100000>;
v0x27d5820_0 .alias "clear", 0 0, v0x27d62a0_0;
v0x27d58e0_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d5960_0 .alias "hold", 0 0, v0x27d63a0_0;
v0x27d59e0_0 .alias "in", 31 0, v0x27d8290_0;
v0x27d5a60_0 .var "out", 31 0;
S_0x27d46a0 .scope module, "regm1" "regm" 3 138, 6 27, S_0x2794950;
 .timescale 0 0;
v0x27d4a70_0 .var "_data1", 31 0;
v0x27d4b30_0 .var "_data2", 31 0;
v0x27d4bd0_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d4c50_0 .alias "data1", 31 0, v0x27d7a90_0;
v0x27d4d00_0 .alias "data2", 31 0, v0x27d7d30_0;
v0x27d4da0 .array "mem", 31 0, 31 0;
v0x27d5370_0 .alias "read1", 4 0, v0x27d9b50_0;
v0x27d53f0_0 .alias "read2", 4 0, v0x27d9910_0;
v0x27d5470_0 .alias "regwrite", 0 0, v0x27d9ad0_0;
v0x27d5510_0 .alias "wrdata", 31 0, v0x27d4050_0;
v0x27d5610_0 .alias "wrreg", 4 0, v0x27da330_0;
E_0x27d4790/0 .event edge, v0x27d53f0_0, v0x27cb070_0, v0x27d5470_0, v0x27d5510_0;
v0x27d4da0_0 .array/port v0x27d4da0, 0;
v0x27d4da0_1 .array/port v0x27d4da0, 1;
v0x27d4da0_2 .array/port v0x27d4da0, 2;
v0x27d4da0_3 .array/port v0x27d4da0, 3;
E_0x27d4790/1 .event edge, v0x27d4da0_0, v0x27d4da0_1, v0x27d4da0_2, v0x27d4da0_3;
v0x27d4da0_4 .array/port v0x27d4da0, 4;
v0x27d4da0_5 .array/port v0x27d4da0, 5;
v0x27d4da0_6 .array/port v0x27d4da0, 6;
v0x27d4da0_7 .array/port v0x27d4da0, 7;
E_0x27d4790/2 .event edge, v0x27d4da0_4, v0x27d4da0_5, v0x27d4da0_6, v0x27d4da0_7;
v0x27d4da0_8 .array/port v0x27d4da0, 8;
v0x27d4da0_9 .array/port v0x27d4da0, 9;
v0x27d4da0_10 .array/port v0x27d4da0, 10;
v0x27d4da0_11 .array/port v0x27d4da0, 11;
E_0x27d4790/3 .event edge, v0x27d4da0_8, v0x27d4da0_9, v0x27d4da0_10, v0x27d4da0_11;
v0x27d4da0_12 .array/port v0x27d4da0, 12;
v0x27d4da0_13 .array/port v0x27d4da0, 13;
v0x27d4da0_14 .array/port v0x27d4da0, 14;
v0x27d4da0_15 .array/port v0x27d4da0, 15;
E_0x27d4790/4 .event edge, v0x27d4da0_12, v0x27d4da0_13, v0x27d4da0_14, v0x27d4da0_15;
v0x27d4da0_16 .array/port v0x27d4da0, 16;
v0x27d4da0_17 .array/port v0x27d4da0, 17;
v0x27d4da0_18 .array/port v0x27d4da0, 18;
v0x27d4da0_19 .array/port v0x27d4da0, 19;
E_0x27d4790/5 .event edge, v0x27d4da0_16, v0x27d4da0_17, v0x27d4da0_18, v0x27d4da0_19;
v0x27d4da0_20 .array/port v0x27d4da0, 20;
v0x27d4da0_21 .array/port v0x27d4da0, 21;
v0x27d4da0_22 .array/port v0x27d4da0, 22;
v0x27d4da0_23 .array/port v0x27d4da0, 23;
E_0x27d4790/6 .event edge, v0x27d4da0_20, v0x27d4da0_21, v0x27d4da0_22, v0x27d4da0_23;
v0x27d4da0_24 .array/port v0x27d4da0, 24;
v0x27d4da0_25 .array/port v0x27d4da0, 25;
v0x27d4da0_26 .array/port v0x27d4da0, 26;
v0x27d4da0_27 .array/port v0x27d4da0, 27;
E_0x27d4790/7 .event edge, v0x27d4da0_24, v0x27d4da0_25, v0x27d4da0_26, v0x27d4da0_27;
v0x27d4da0_28 .array/port v0x27d4da0, 28;
v0x27d4da0_29 .array/port v0x27d4da0, 29;
v0x27d4da0_30 .array/port v0x27d4da0, 30;
v0x27d4da0_31 .array/port v0x27d4da0, 31;
E_0x27d4790/8 .event edge, v0x27d4da0_28, v0x27d4da0_29, v0x27d4da0_30, v0x27d4da0_31;
E_0x27d4790 .event/or E_0x27d4790/0, E_0x27d4790/1, E_0x27d4790/2, E_0x27d4790/3, E_0x27d4790/4, E_0x27d4790/5, E_0x27d4790/6, E_0x27d4790/7, E_0x27d4790/8;
E_0x27d4910/0 .event edge, v0x27d4550_0, v0x27cb070_0, v0x27d5470_0, v0x27d5510_0;
E_0x27d4910/1 .event edge, v0x27d4da0_0, v0x27d4da0_1, v0x27d4da0_2, v0x27d4da0_3;
E_0x27d4910/2 .event edge, v0x27d4da0_4, v0x27d4da0_5, v0x27d4da0_6, v0x27d4da0_7;
E_0x27d4910/3 .event edge, v0x27d4da0_8, v0x27d4da0_9, v0x27d4da0_10, v0x27d4da0_11;
E_0x27d4910/4 .event edge, v0x27d4da0_12, v0x27d4da0_13, v0x27d4da0_14, v0x27d4da0_15;
E_0x27d4910/5 .event edge, v0x27d4da0_16, v0x27d4da0_17, v0x27d4da0_18, v0x27d4da0_19;
E_0x27d4910/6 .event edge, v0x27d4da0_20, v0x27d4da0_21, v0x27d4da0_22, v0x27d4da0_23;
E_0x27d4910/7 .event edge, v0x27d4da0_24, v0x27d4da0_25, v0x27d4da0_26, v0x27d4da0_27;
E_0x27d4910/8 .event edge, v0x27d4da0_28, v0x27d4da0_29, v0x27d4da0_30, v0x27d4da0_31;
E_0x27d4910 .event/or E_0x27d4910/0, E_0x27d4910/1, E_0x27d4910/2, E_0x27d4910/3, E_0x27d4910/4, E_0x27d4910/5, E_0x27d4910/6, E_0x27d4910/7, E_0x27d4910/8;
S_0x27d4200 .scope module, "regr_s2_rs" "regr" 3 145, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d42f8 .param/l "N" 4 38, +C4<0101>;
v0x27d43b0_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x27d4450_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d44d0_0 .alias "hold", 0 0, v0x27d63a0_0;
v0x27d4550_0 .alias "in", 4 0, v0x27d9b50_0;
v0x27d4600_0 .var "out", 4 0;
S_0x27d3cf0 .scope module, "reg_s2_mem" "regr" 3 150, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d3de8 .param/l "N" 4 38, +C4<01000000>;
v0x27d3eb0_0 .net "clear", 0 0, v0x27d7fc0_0; 1 drivers
v0x27d3f50_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d3fd0_0 .alias "hold", 0 0, v0x27d63a0_0;
v0x27d40e0_0 .net "in", 63 0, L_0x27dbf60; 1 drivers
v0x27d4160_0 .var "out", 63 0;
S_0x27d3870 .scope module, "reg_s2_seimm" "regr" 3 158, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d3968 .param/l "N" 4 38, +C4<0100000>;
v0x27d3a30_0 .alias "clear", 0 0, v0x27d3eb0_0;
v0x27d3ad0_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d3b50_0 .alias "hold", 0 0, v0x27d63a0_0;
v0x27d3bd0_0 .alias "in", 31 0, v0x27d9a10_0;
v0x27d3c50_0 .var "out", 31 0;
S_0x27d3420 .scope module, "reg_s2_rt_rd" "regr" 3 160, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d3518 .param/l "N" 4 38, +C4<01010>;
v0x27d35d0_0 .alias "clear", 0 0, v0x27d3eb0_0;
v0x27d3650_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d36d0_0 .alias "hold", 0 0, v0x27d63a0_0;
v0x27d3750_0 .net "in", 9 0, L_0x27dc1e0; 1 drivers
v0x27d37d0_0 .var "out", 9 0;
S_0x27d2fe0 .scope module, "reg_pc4_s2" "regr" 3 165, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d2c88 .param/l "N" 4 38, +C4<0100000>;
v0x27d3130_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x27d31f0_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d3270_0 .alias "hold", 0 0, v0x27d63a0_0;
v0x27d32f0_0 .alias "in", 31 0, v0x27d90b0_0;
v0x27d33a0_0 .var "out", 31 0;
S_0x27d2740 .scope module, "ctl1" "control" 3 180, 7 4, S_0x2794950;
 .timescale 0 0;
v0x27d28a0_0 .var "aluop", 1 0;
v0x27d2960_0 .var "alusrc", 0 0;
v0x27d2a00_0 .var "branch_eq", 0 0;
v0x27d2aa0_0 .var "branch_ne", 0 0;
v0x27d2b50_0 .var "jump", 0 0;
v0x27d2c00_0 .var "memread", 0 0;
v0x27d2cc0_0 .var "memtoreg", 0 0;
v0x27d2d60_0 .var "memwrite", 0 0;
v0x27d2e00_0 .alias "opcode", 5 0, v0x27d9160_0;
v0x27d2ea0_0 .var "regdst", 0 0;
v0x27d2f40_0 .var "regwrite", 0 0;
E_0x27d2830 .event edge, v0x27d2e00_0;
S_0x27d2280 .scope module, "reg_s2_control" "regr" 3 204, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d2378 .param/l "N" 4 38, +C4<01000>;
v0x27d2430_0 .alias "clear", 0 0, v0x27d63a0_0;
v0x27d24d0_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d2550_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27d25f0_0 .net "in", 7 0, L_0x27dc960; 1 drivers
v0x27d26a0_0 .var "out", 7 0;
S_0x27d1db0 .scope module, "branch_s2_s3" "regr" 3 211, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27cd798 .param/l "N" 4 38, +C4<010>;
v0x27d1f00_0 .alias "clear", 0 0, v0x27d3eb0_0;
v0x27d2010_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d2090_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27d2130_0 .net "in", 1 0, L_0x27dd320; 1 drivers
v0x27d21e0_0 .var "out", 1 0;
S_0x27d17e0 .scope module, "baddr_s2_s3" "regr" 3 216, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d18d8 .param/l "N" 4 38, +C4<0100000>;
v0x27d1980_0 .alias "clear", 0 0, v0x27d3eb0_0;
v0x27d1a20_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27cd6c0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27d1cb0_0 .alias "in", 31 0, v0x27d7520_0;
v0x27d1d30_0 .var "out", 31 0;
S_0x27d1380 .scope module, "reg_jump_s3" "regr" 3 220, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d1478 .param/l "N" 4 38, +C4<01>;
v0x27d1510_0 .alias "clear", 0 0, v0x27d3eb0_0;
v0x27d1590_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d1610_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27d16b0_0 .alias "in", 0 0, v0x27d88c0_0;
v0x27d1730_0 .var "out", 0 0;
S_0x27d0ec0 .scope module, "reg_jaddr_s3" "regr" 3 225, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27d0fb8 .param/l "N" 4 38, +C4<0100000>;
v0x27d1080_0 .alias "clear", 0 0, v0x27d3eb0_0;
v0x27d1120_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d11a0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27d1220_0 .alias "in", 31 0, v0x27d8690_0;
v0x27d12d0_0 .var "out", 31 0;
S_0x27d0a40 .scope module, "reg_s3" "regr" 3 236, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27cf178 .param/l "N" 4 38, +C4<0100>;
v0x27d0bb0_0 .alias "clear", 0 0, v0x27d3eb0_0;
v0x27d0c50_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27d0cd0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27d0d70_0 .net "in", 3 0, L_0x27dd700; 1 drivers
v0x27d0e20_0 .var "out", 3 0;
S_0x27d06f0 .scope module, "alu_ctl1" "alu_control" 3 250, 8 4, S_0x2794950;
 .timescale 0 0;
v0x27d07e0_0 .var "_funct", 3 0;
v0x27d0860_0 .var "aluctl", 3 0;
v0x27d0910_0 .alias "aluop", 1 0, v0x27d6eb0_0;
v0x27d0990_0 .alias "funct", 5 0, v0x27d80c0_0;
E_0x27d0360 .event edge, v0x27d0910_0, v0x27d07e0_0;
E_0x27d04c0 .event edge, v0x27d0990_0;
S_0x27cec20 .scope module, "alu1" "alu" 3 261, 9 6, S_0x2794950;
 .timescale 0 0;
L_0x27dd410 .functor XNOR 1, L_0x27de3c0, L_0x27de4f0, C4<0>, C4<0>;
L_0x27de720 .functor XOR 1, L_0x27de590, L_0x27de680, C4<0>, C4<0>;
L_0x27de820 .functor AND 1, L_0x27dd410, L_0x27de720, C4<1>, C4<1>;
L_0x27dece0 .functor XNOR 1, L_0x27deb40, L_0x27debe0, C4<0>, C4<0>;
L_0x27dec80 .functor XOR 1, L_0x27ded90, L_0x27dee80, C4<0>, C4<0>;
L_0x27defc0 .functor AND 1, L_0x27dece0, L_0x27dec80, C4<1>, C4<1>;
L_0x27df820 .functor NOT 1, L_0x27df670, C4<0>, C4<0>, C4<0>;
v0x27ceda0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x27cee60_0 .net *"_s11", 0 0, L_0x27de4f0; 1 drivers
v0x27cef00_0 .net *"_s12", 0 0, L_0x27dd410; 1 drivers
v0x27cefa0_0 .net *"_s15", 0 0, L_0x27de590; 1 drivers
v0x27cf050_0 .net *"_s17", 0 0, L_0x27de680; 1 drivers
v0x27cf0f0_0 .net *"_s18", 0 0, L_0x27de720; 1 drivers
v0x27cf1d0_0 .net *"_s20", 0 0, L_0x27de820; 1 drivers
v0x27cf270_0 .net/s *"_s22", 0 0, C4<1>; 1 drivers
v0x27cf310_0 .net/s *"_s24", 0 0, C4<0>; 1 drivers
v0x27cf3b0_0 .net *"_s29", 0 0, L_0x27deb40; 1 drivers
v0x27cf4b0_0 .net *"_s31", 0 0, L_0x27debe0; 1 drivers
v0x27cf550_0 .net *"_s32", 0 0, L_0x27dece0; 1 drivers
v0x27cf660_0 .net *"_s35", 0 0, L_0x27ded90; 1 drivers
v0x27cf700_0 .net *"_s37", 0 0, L_0x27dee80; 1 drivers
v0x27cf820_0 .net *"_s38", 0 0, L_0x27dec80; 1 drivers
v0x27cf8c0_0 .net *"_s40", 0 0, L_0x27defc0; 1 drivers
v0x27cf780_0 .net/s *"_s42", 0 0, C4<1>; 1 drivers
v0x27cfa10_0 .net/s *"_s44", 0 0, C4<0>; 1 drivers
v0x27cfb30_0 .net *"_s48", 3 0, C4<0010>; 1 drivers
v0x27cfbb0_0 .net *"_s50", 0 0, L_0x27df440; 1 drivers
v0x27cfa90_0 .net *"_s55", 0 0, L_0x27df670; 1 drivers
v0x27cfce0_0 .net *"_s56", 0 0, L_0x27df820; 1 drivers
v0x27cfc30_0 .net *"_s59", 0 0, L_0x27df8d0; 1 drivers
v0x27cfe20_0 .net *"_s9", 0 0, L_0x27de3c0; 1 drivers
v0x27cfd80_0 .net "a", 31 0, v0x27d8380_0; 1 drivers
v0x27cff70_0 .net "add_ab", 31 0, L_0x27de290; 1 drivers
v0x27cfec0_0 .alias "b", 31 0, v0x27d73e0_0;
v0x27d00d0_0 .alias "ctl", 3 0, v0x27d6f50_0;
v0x27d0010_0 .net "oflow", 0 0, L_0x27df4e0; 1 drivers
v0x27d0240_0 .net "oflow_add", 0 0, L_0x27de960; 1 drivers
v0x27d0150_0 .net "oflow_sub", 0 0, L_0x27df1d0; 1 drivers
v0x27d03c0_0 .var "out", 31 0;
v0x27d02c0_0 .net "slt", 0 0, L_0x27df970; 1 drivers
v0x27d0550_0 .net "sub_ab", 31 0, L_0x27de130; 1 drivers
v0x27d0440_0 .alias "zero", 0 0, v0x27d9fc0_0;
E_0x27ced10/0 .event edge, v0x27d00d0_0, v0x27cff70_0, v0x27cfd80_0, v0x27cfec0_0;
E_0x27ced10/1 .event edge, v0x27d02c0_0, v0x27d0550_0;
E_0x27ced10 .event/or E_0x27ced10/0, E_0x27ced10/1;
L_0x27ddff0 .cmp/eq 32, C4<00000000000000000000000000000000>, v0x27d03c0_0;
L_0x27de130 .arith/sub 32, v0x27d8380_0, L_0x27ddda0;
L_0x27de290 .arith/sum 32, v0x27d8380_0, L_0x27ddda0;
L_0x27de3c0 .part v0x27d8380_0, 31, 1;
L_0x27de4f0 .part L_0x27ddda0, 31, 1;
L_0x27de590 .part L_0x27de290, 31, 1;
L_0x27de680 .part v0x27d8380_0, 31, 1;
L_0x27de960 .functor MUXZ 1, C4<0>, C4<1>, L_0x27de820, C4<>;
L_0x27deb40 .part v0x27d8380_0, 31, 1;
L_0x27debe0 .part L_0x27ddda0, 31, 1;
L_0x27ded90 .part L_0x27de130, 31, 1;
L_0x27dee80 .part v0x27d8380_0, 31, 1;
L_0x27df1d0 .functor MUXZ 1, C4<0>, C4<1>, L_0x27defc0, C4<>;
L_0x27df440 .cmp/eq 4, v0x27d0860_0, C4<0010>;
L_0x27df4e0 .functor MUXZ 1, L_0x27df1d0, L_0x27de960, L_0x27df440, C4<>;
L_0x27df670 .part v0x27d8380_0, 31, 1;
L_0x27df8d0 .part v0x27d8380_0, 31, 1;
L_0x27df970 .functor MUXZ 1, L_0x27df8d0, L_0x27df820, L_0x27df1d0, C4<>;
S_0x27ce760 .scope module, "reg_zero_s3_s4" "regr" 3 264, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27ce858 .param/l "N" 4 38, +C4<01>;
v0x27ce910_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x27ce9b0_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27cea30_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27cead0_0 .alias "in", 0 0, v0x27d9fc0_0;
v0x27ceb80_0 .var "out", 0 0;
S_0x27ce2e0 .scope module, "reg_alurslt" "regr" 3 269, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27ce3d8 .param/l "N" 4 38, +C4<0100000>;
v0x27ce480_0 .net "clear", 0 0, v0x27d1f80_0; 1 drivers
v0x27ce520_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27ce5a0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27ce640_0 .net "in", 31 0, L_0x27dfbb0; 1 drivers
v0x27ce6c0_0 .var "out", 31 0;
S_0x27cde50 .scope module, "reg_data2_s3" "regr" 3 282, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27cdf48 .param/l "N" 4 38, +C4<0100000>;
v0x27cdff0_0 .alias "clear", 0 0, v0x27ce480_0;
v0x27ce090_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27ce110_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27ce1b0_0 .net "in", 31 0, v0x27d8400_0; 1 drivers
v0x27ce230_0 .var "out", 31 0;
S_0x27cd910 .scope module, "reg_wrreg" "regr" 3 290, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27cda08 .param/l "N" 4 38, +C4<0101>;
v0x27cdac0_0 .alias "clear", 0 0, v0x27ce480_0;
v0x27cdbd0_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27cdc50_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27cdcf0_0 .alias "in", 4 0, v0x27d9de0_0;
v0x27cdda0_0 .var "out", 4 0;
S_0x27cd410 .scope module, "branch_s3_s4" "regr" 3 294, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27cd508 .param/l "N" 4 38, +C4<010>;
v0x27cd5c0_0 .alias "clear", 0 0, v0x27ce480_0;
v0x27cd640_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27cc380_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27cd7f0_0 .net "in", 1 0, L_0x27ddee0; 1 drivers
v0x27cd870_0 .var "out", 1 0;
S_0x27ccf70 .scope module, "baddr_s3_s4" "regr" 3 299, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27cd068 .param/l "N" 4 38, +C4<0100000>;
v0x27cd130_0 .alias "clear", 0 0, v0x27ce480_0;
v0x27cd1d0_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27cd250_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27cd2f0_0 .alias "in", 31 0, v0x27d7460_0;
v0x27cd370_0 .var "out", 31 0;
S_0x27ccac0 .scope module, "reg_jump_s4" "regr" 3 303, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27ccbb8 .param/l "N" 4 38, +C4<01>;
v0x27ccc70_0 .alias "clear", 0 0, v0x27ce480_0;
v0x27ccd20_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27ccda0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27cce20_0 .alias "in", 0 0, v0x27d8990_0;
v0x27cced0_0 .var "out", 0 0;
S_0x27cc600 .scope module, "reg_jaddr_s4" "regr" 3 308, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27cc6f8 .param/l "N" 4 38, +C4<0100000>;
v0x27cc7c0_0 .alias "clear", 0 0, v0x27ce480_0;
v0x27cc880_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27cc900_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27cc9a0_0 .alias "in", 31 0, v0x27d8480_0;
v0x27cca20_0 .var "out", 31 0;
S_0x27cc0f0 .scope module, "reg_regwrite_s4" "regr" 3 316, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27cbf48 .param/l "N" 4 38, +C4<010>;
v0x27cc260_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x27cc300_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27cc410_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27cc4b0_0 .net "in", 1 0, L_0x27dfd70; 1 drivers
v0x27cc560_0 .var "out", 1 0;
S_0x27cbaf0 .scope module, "dm1" "dm" 3 322, 10 21, S_0x2794950;
 .timescale 0 0;
v0x27cbbe0_0 .net *"_s0", 31 0, L_0x27e02b0; 1 drivers
v0x27cbca0_0 .net "addr", 6 0, L_0x27e0650; 1 drivers
v0x27cbd40_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27cbdc0 .array "mem", 127 0, 31 0;
v0x27cbe40_0 .alias "rd", 0 0, v0x27d8c60_0;
v0x27cbec0_0 .alias "rdata", 31 0, v0x27d9360_0;
v0x27cbf80_0 .alias "wdata", 31 0, v0x27d7c10_0;
v0x27cc000_0 .alias "wr", 0 0, v0x27d8e10_0;
L_0x27e02b0 .array/port v0x27cbdc0, L_0x27e0650;
L_0x27e0350 .functor MUXZ 32, L_0x27e02b0, v0x27ce230_0, L_0x27dd990, C4<>;
S_0x27cb5e0 .scope module, "reg_rdata_s4" "regr" 3 326, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27cb6d8 .param/l "N" 4 38, +C4<0100000>;
v0x27cb7a0_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x27cb860_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27cb930_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27cb9d0_0 .alias "in", 31 0, v0x27d9360_0;
v0x27cba50_0 .var "out", 31 0;
S_0x27cb110 .scope module, "reg_alurslt_s4" "regr" 3 332, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x27cb208 .param/l "N" 4 38, +C4<0100000>;
v0x27cb2d0_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x27cb390_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27cb410_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27cb490_0 .alias "in", 31 0, v0x27d7200_0;
v0x27cb540_0 .var "out", 31 0;
S_0x2796640 .scope module, "reg_wrreg_s4" "regr" 3 337, 4 31, S_0x2794950;
 .timescale 0 0;
P_0x278f368 .param/l "N" 4 38, +C4<0101>;
v0x27a7060_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x27cae80_0 .alias "clk", 0 0, v0x27d7a10_0;
v0x27caf20_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x27cafc0_0 .alias "in", 4 0, v0x27da2b0_0;
v0x27cb070_0 .var "out", 4 0;
E_0x278ec70 .event posedge, v0x27cae80_0;
    .scope S_0x27d6130;
T_0 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d62a0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d64d0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x27d63a0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x27d64d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d64d0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x27d6420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d64d0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x27d5b00;
T_1 ;
    %vpi_call 5 36 "$readmemh", P_0x27d5bf8, v0x27d6070, 1'sb0, 5'sb01111;
    %end;
    .thread T_1;
    .scope S_0x27d56c0;
T_2 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d5820_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d5a60_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x27d5960_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x27d5a60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d5a60_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x27d59e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d5a60_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27d46a0;
T_3 ;
    %end;
    .thread T_3;
    .scope S_0x27d46a0;
T_4 ;
    %wait E_0x27d4910;
    %load/v 8, v0x27d5370_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %set/v v0x27d4a70_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x27d5370_0, 5;
    %load/v 13, v0x27d5610_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x27d5470_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x27d5510_0, 32;
    %set/v v0x27d4a70_0, 8, 32;
    %jmp T_4.3;
T_4.2 ;
    %ix/getv 3, v0x27d5370_0;
    %load/av 8, v0x27d4da0, 32;
    %set/v v0x27d4a70_0, 8, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x27d46a0;
T_5 ;
    %wait E_0x27d4790;
    %load/v 8, v0x27d53f0_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %set/v v0x27d4b30_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x27d53f0_0, 5;
    %load/v 13, v0x27d5610_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x27d5470_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0x27d5510_0, 32;
    %set/v v0x27d4b30_0, 8, 32;
    %jmp T_5.3;
T_5.2 ;
    %ix/getv 3, v0x27d53f0_0;
    %load/av 8, v0x27d4da0, 32;
    %set/v v0x27d4b30_0, 8, 32;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x27d46a0;
T_6 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d5470_0, 1;
    %load/v 9, v0x27d5610_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x27d5510_0, 32;
    %ix/getv 3, v0x27d5610_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27d4da0, 0, 8;
t_0 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27d4200;
T_7 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d43b0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27d4600_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x27d44d0_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x27d4600_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27d4600_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x27d4550_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27d4600_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27d3cf0;
T_8 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d3eb0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v0x27d4160_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x27d3fd0_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x27d4160_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x27d4160_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x27d40e0_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x27d4160_0, 0, 8;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x27d3870;
T_9 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d3a30_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d3c50_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x27d3b50_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v0x27d3c50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d3c50_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0x27d3bd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d3c50_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x27d3420;
T_10 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d35d0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27d37d0_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x27d36d0_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x27d37d0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27d37d0_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x27d3750_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27d37d0_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x27d2fe0;
T_11 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d3130_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d33a0_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x27d3270_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x27d33a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d33a0_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0x27d32f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d33a0_0, 0, 8;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x27d2740;
T_12 ;
    %wait E_0x27d2830;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27d28a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2a00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2aa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2c00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2cc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2d60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2ea0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2f40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2b50_0, 0, 0;
    %load/v 8, v0x27d2e00_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_12.4, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_12.5, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2c00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2ea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2cc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27d28a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2960_0, 0, 1;
    %jmp T_12.7;
T_12.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2ea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27d28a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2960_0, 0, 1;
    %jmp T_12.7;
T_12.2 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27d28a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27d28a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2a00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2f40_0, 0, 0;
    %jmp T_12.7;
T_12.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2d60_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27d28a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2960_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2f40_0, 0, 0;
    %jmp T_12.7;
T_12.4 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27d28a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27d28a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2aa0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2f40_0, 0, 0;
    %jmp T_12.7;
T_12.5 ;
    %jmp T_12.7;
T_12.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d2b50_0, 0, 1;
    %jmp T_12.7;
T_12.7 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x27d2280;
T_13 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d2430_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27d26a0_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x27d2550_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x27d26a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27d26a0_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0x27d25f0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27d26a0_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x27d1db0;
T_14 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d1f00_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27d21e0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x27d2090_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x27d21e0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27d21e0_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v0x27d2130_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27d21e0_0, 0, 8;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x27d17e0;
T_15 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d1980_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d1d30_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x27cd6c0_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x27d1d30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d1d30_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x27d1cb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d1d30_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x27d1380;
T_16 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d1510_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d1730_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x27d1610_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x27d1730_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d1730_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v0x27d16b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d1730_0, 0, 8;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x27d0ec0;
T_17 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d1080_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d12d0_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x27d11a0_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x27d12d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d12d0_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x27d1220_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d12d0_0, 0, 8;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x27d0a40;
T_18 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d0bb0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27d0e20_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x27d0cd0_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x27d0e20_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27d0e20_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0x27d0d70_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27d0e20_0, 0, 8;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x27d06f0;
T_19 ;
    %wait E_0x27d04c0;
    %load/v 8, v0x27d0990_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_19.5, 6;
    %set/v v0x27d07e0_0, 0, 4;
    %jmp T_19.7;
T_19.0 ;
    %movi 8, 2, 4;
    %set/v v0x27d07e0_0, 8, 4;
    %jmp T_19.7;
T_19.1 ;
    %movi 8, 6, 4;
    %set/v v0x27d07e0_0, 8, 4;
    %jmp T_19.7;
T_19.2 ;
    %movi 8, 1, 4;
    %set/v v0x27d07e0_0, 8, 4;
    %jmp T_19.7;
T_19.3 ;
    %movi 8, 13, 4;
    %set/v v0x27d07e0_0, 8, 4;
    %jmp T_19.7;
T_19.4 ;
    %movi 8, 12, 4;
    %set/v v0x27d07e0_0, 8, 4;
    %jmp T_19.7;
T_19.5 ;
    %movi 8, 7, 4;
    %set/v v0x27d07e0_0, 8, 4;
    %jmp T_19.7;
T_19.7 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x27d06f0;
T_20 ;
    %wait E_0x27d0360;
    %load/v 8, v0x27d0910_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_20.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_20.3, 6;
    %set/v v0x27d0860_0, 0, 4;
    %jmp T_20.5;
T_20.0 ;
    %movi 8, 2, 4;
    %set/v v0x27d0860_0, 8, 4;
    %jmp T_20.5;
T_20.1 ;
    %movi 8, 6, 4;
    %set/v v0x27d0860_0, 8, 4;
    %jmp T_20.5;
T_20.2 ;
    %load/v 8, v0x27d07e0_0, 4;
    %set/v v0x27d0860_0, 8, 4;
    %jmp T_20.5;
T_20.3 ;
    %movi 8, 2, 4;
    %set/v v0x27d0860_0, 8, 4;
    %jmp T_20.5;
T_20.5 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x27cec20;
T_21 ;
    %wait E_0x27ced10;
    %load/v 8, v0x27d00d0_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_21.0, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_21.1, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_21.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_21.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_21.5, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_21.6, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d03c0_0, 0, 0;
    %jmp T_21.8;
T_21.0 ;
    %load/v 8, v0x27cff70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d03c0_0, 0, 8;
    %jmp T_21.8;
T_21.1 ;
    %load/v 8, v0x27cfd80_0, 32;
    %load/v 40, v0x27cfec0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d03c0_0, 0, 8;
    %jmp T_21.8;
T_21.2 ;
    %load/v 8, v0x27cfd80_0, 32;
    %load/v 40, v0x27cfec0_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d03c0_0, 0, 8;
    %jmp T_21.8;
T_21.3 ;
    %load/v 8, v0x27cfd80_0, 32;
    %load/v 40, v0x27cfec0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d03c0_0, 0, 8;
    %jmp T_21.8;
T_21.4 ;
    %load/v 8, v0x27d02c0_0, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d03c0_0, 0, 8;
    %jmp T_21.8;
T_21.5 ;
    %load/v 8, v0x27d0550_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d03c0_0, 0, 8;
    %jmp T_21.8;
T_21.6 ;
    %load/v 8, v0x27cfd80_0, 32;
    %load/v 40, v0x27cfec0_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d03c0_0, 0, 8;
    %jmp T_21.8;
T_21.8 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x27ce760;
T_22 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27ce910_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ceb80_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0x27cea30_0, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v0x27ceb80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ceb80_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v0x27cead0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ceb80_0, 0, 8;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x27ce2e0;
T_23 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27ce480_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ce6c0_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v0x27ce5a0_0, 1;
    %jmp/0xz  T_23.2, 8;
    %load/v 8, v0x27ce6c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ce6c0_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v0x27ce640_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ce6c0_0, 0, 8;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x27cde50;
T_24 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27cdff0_0, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ce230_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x27ce110_0, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0x27ce230_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ce230_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v0x27ce1b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ce230_0, 0, 8;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x27cd910;
T_25 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27cdac0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27cdda0_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x27cdc50_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v0x27cdda0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27cdda0_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v0x27cdcf0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27cdda0_0, 0, 8;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x27cd410;
T_26 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27cd5c0_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27cd870_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x27cc380_0, 1;
    %jmp/0xz  T_26.2, 8;
    %load/v 8, v0x27cd870_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27cd870_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v0x27cd7f0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27cd870_0, 0, 8;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x27ccf70;
T_27 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27cd130_0, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cd370_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x27cd250_0, 1;
    %jmp/0xz  T_27.2, 8;
    %load/v 8, v0x27cd370_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cd370_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v0x27cd2f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cd370_0, 0, 8;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x27ccac0;
T_28 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27ccc70_0, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27cced0_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x27ccda0_0, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x27cced0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27cced0_0, 0, 8;
    %jmp T_28.3;
T_28.2 ;
    %load/v 8, v0x27cce20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27cced0_0, 0, 8;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x27cc600;
T_29 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27cc7c0_0, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cca20_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x27cc900_0, 1;
    %jmp/0xz  T_29.2, 8;
    %load/v 8, v0x27cca20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cca20_0, 0, 8;
    %jmp T_29.3;
T_29.2 ;
    %load/v 8, v0x27cc9a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cca20_0, 0, 8;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x27cc0f0;
T_30 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27cc260_0, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27cc560_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x27cc410_0, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x27cc560_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27cc560_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %load/v 8, v0x27cc4b0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27cc560_0, 0, 8;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x27cbaf0;
T_31 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27cc000_0, 1;
    %jmp/0xz  T_31.0, 8;
    %load/v 8, v0x27cbf80_0, 32;
    %ix/getv 3, v0x27cbca0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27cbdc0, 0, 8;
t_1 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x27cb5e0;
T_32 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27cb7a0_0, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cba50_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0x27cb930_0, 1;
    %jmp/0xz  T_32.2, 8;
    %load/v 8, v0x27cba50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cba50_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %load/v 8, v0x27cb9d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cba50_0, 0, 8;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x27cb110;
T_33 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27cb2d0_0, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cb540_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0x27cb410_0, 1;
    %jmp/0xz  T_33.2, 8;
    %load/v 8, v0x27cb540_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cb540_0, 0, 8;
    %jmp T_33.3;
T_33.2 ;
    %load/v 8, v0x27cb490_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27cb540_0, 0, 8;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x2796640;
T_34 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27a7060_0, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27cb070_0, 0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/v 8, v0x27caf20_0, 1;
    %jmp/0xz  T_34.2, 8;
    %load/v 8, v0x27cb070_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27cb070_0, 0, 8;
    %jmp T_34.3;
T_34.2 ;
    %load/v 8, v0x27cafc0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27cb070_0, 0, 8;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x2794950;
T_35 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite";
    %vpi_call 3 45 "$monitor", "%x, %x, %x, %x, %x, %x, %x,         %x,    %x,           %x,            %x,   %x", v0x27d8f50_0, v0x27d8290_0, v0x27d7a90_0, v0x27d7d30_0, v0x27d7cb0_0, v0x27d73e0_0, v0x27d6f50_0, v0x27d7c10_0, v0x27d8c60_0, v0x27d8e10_0, v0x27d4050_0, v0x27d9ad0_0;
    %end;
    .thread T_35;
    .scope S_0x2794950;
T_36 ;
    %wait E_0x2796b30;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d7ef0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d7fc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d1f80_0, 0, 0;
    %load/v 8, v0x27d91e0_0, 1;
    %load/v 9, v0x27d8760_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_36.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d7ef0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d7fc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d1f80_0, 0, 1;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x2794950;
T_37 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d8f50_0, 0, 0;
    %end;
    .thread T_37;
    .scope S_0x2794950;
T_38 ;
    %wait E_0x278ec70;
    %load/v 8, v0x27d9c50_0, 1;
    %jmp/0xz  T_38.0, 8;
    %load/v 8, v0x27d8f50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d8f50_0, 0, 8;
    %jmp T_38.1;
T_38.0 ;
    %load/v 8, v0x27d91e0_0, 1;
    %jmp/0xz  T_38.2, 8;
    %load/v 8, v0x27d76c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d8f50_0, 0, 8;
    %jmp T_38.3;
T_38.2 ;
    %load/v 8, v0x27d8760_0, 1;
    %jmp/0xz  T_38.4, 8;
    %load/v 8, v0x27d8550_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d8f50_0, 0, 8;
    %jmp T_38.5;
T_38.4 ;
    %load/v 8, v0x27d9000_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27d8f50_0, 0, 8;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x2794950;
T_39 ;
    %wait E_0x27942b0;
    %load/v 8, v0x27d8190_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_39.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_39.1, 6;
    %load/v 8, v0x27d7cb0_0, 32;
    %set/v v0x27d8380_0, 8, 32;
    %jmp T_39.3;
T_39.0 ;
    %load/v 8, v0x27d7200_0, 32;
    %set/v v0x27d8380_0, 8, 32;
    %jmp T_39.3;
T_39.1 ;
    %load/v 8, v0x27d4050_0, 32;
    %set/v v0x27d8380_0, 8, 32;
    %jmp T_39.3;
T_39.3 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x2794950;
T_40 ;
    %wait E_0x278e680;
    %load/v 8, v0x27d8040_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_40.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_40.1, 6;
    %load/v 8, v0x27d7b90_0, 32;
    %set/v v0x27d8400_0, 8, 32;
    %jmp T_40.3;
T_40.0 ;
    %load/v 8, v0x27d7200_0, 32;
    %set/v v0x27d8400_0, 8, 32;
    %jmp T_40.3;
T_40.1 ;
    %load/v 8, v0x27d4050_0, 32;
    %set/v v0x27d8400_0, 8, 32;
    %jmp T_40.3;
T_40.3 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x2794950;
T_41 ;
    %wait E_0x278d790;
    %load/v 8, v0x27d7740_0, 1;
    %cmp/u 1, 8, 1;
    %jmp/1 T_41.0, 6;
    %load/v 8, v0x27d7b10_0, 1;
    %cmp/u 1, 8, 1;
    %jmp/1 T_41.1, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d91e0_0, 0, 0;
    %jmp T_41.3;
T_41.0 ;
    %load/v 8, v0x27da090_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d91e0_0, 0, 8;
    %jmp T_41.3;
T_41.1 ;
    %load/v 8, v0x27da090_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d91e0_0, 0, 8;
    %jmp T_41.3;
T_41.3 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x2794950;
T_42 ;
    %wait E_0x278c4c0;
    %load/v 8, v0x27d9610_0, 1;
    %load/v 9, v0x27da2b0_0, 5;
    %load/v 14, v0x27d9890_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27d8190_0, 0, 8;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v0x27d9ad0_0, 1;
    %load/v 9, v0x27da330_0, 5;
    %load/v 14, v0x27d9890_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.2, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27d8190_0, 0, 8;
    %jmp T_42.3;
T_42.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27d8190_0, 0, 0;
T_42.3 ;
T_42.1 ;
    %load/v 8, v0x27d9610_0, 1;
    %load/v 9, v0x27da2b0_0, 5;
    %load/v 14, v0x27d9990_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.4, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27d8040_0, 0, 8;
    %jmp T_42.5;
T_42.4 ;
    %load/v 8, v0x27d9ad0_0, 1;
    %load/v 9, v0x27da330_0, 5;
    %load/v 14, v0x27d9990_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.6, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27d8040_0, 0, 8;
    %jmp T_42.7;
T_42.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27d8040_0, 0, 0;
T_42.7 ;
T_42.5 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x2794950;
T_43 ;
    %wait E_0x2786790;
    %load/v 8, v0x27d8be0_0, 1;
    %load/v 9, v0x27d9910_0, 5;
    %load/v 14, v0x27d9990_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x27d9b50_0, 5;
    %load/v 15, v0x27d9990_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_43.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d9c50_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27d9c50_0, 0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x2798c60;
T_44 ;
    %set/v v0x27da190_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x2798c60;
T_45 ;
    %load/v 8, v0x27da110_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27da110_0, 0, 8;
    %delay 5, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x2798c60;
T_46 ;
    %vpi_call 2 45 "$dumpfile", "t0050-hello.vcd";
    %vpi_call 2 46 "$dumpvars", 1'sb0, S_0x2798c60;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27da110_0, 0, 0;
    %set/v v0x27da190_0, 0, 32;
T_46.0 ;
    %load/v 8, v0x27da190_0, 32;
   %cmpi/s 8, 21, 32;
    %jmp/0xz T_46.1, 5;
    %wait E_0x278ec70;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x27da190_0, 32;
    %set/v v0x27da190_0, 8, 32;
    %jmp T_46.0;
T_46.1 ;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "..//cpu.v";
    "..//regr.v";
    "..//im.v";
    "..//regm.v";
    "..//control.v";
    "..//alu_control.v";
    "..//alu.v";
    "..//dm.v";
