# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../w6.srcs/sources_1/imports/chapter6_starters/calc_control.vhd" \
"../../../../w6.srcs/sources_1/imports/chapter5_starters/bcd_counter.vhd" \
"../../../../w6.srcs/sources_1/imports/chapter5_starters/reg.vhd" \
"../../../../w6.srcs/sources_1/imports/chapter4_starters/addsub.vhd" \
"../../../../w6.srcs/sources_1/imports/chapter4_starters/mux.vhd" \
"../../../../w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd" \
"../../../../w6.srcs/sources_1/imports/chapter6_starters/calc_core_board.vhd" \
"../../../../w6.srcs/sim_1/imports/chapter5_starters/ROM_tb.vhd" \

# Do not sort compile order
nosort
