{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465388817339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465388817339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 09:26:57 2016 " "Processing started: Wed Jun 08 09:26:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465388817339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465388817339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Delay_audio -c Delay_audio " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Delay_audio -c Delay_audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465388817339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_7_1200mv_85c_slow.vho D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_7_1200mv_85c_slow.vho in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465388821934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_7_1200mv_0c_slow.vho D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_7_1200mv_0c_slow.vho in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465388822483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_min_1200mv_0c_fast.vho D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_min_1200mv_0c_fast.vho in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465388823045 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio.vho D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio.vho in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465388823602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_7_1200mv_85c_vhd_slow.sdo D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_7_1200mv_85c_vhd_slow.sdo in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465388824221 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_7_1200mv_0c_vhd_slow.sdo D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_7_1200mv_0c_vhd_slow.sdo in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465388824847 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_min_1200mv_0c_vhd_fast.sdo D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465388825456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_vhd.sdo D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_vhd.sdo in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465388826067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465388826216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 09:27:06 2016 " "Processing ended: Wed Jun 08 09:27:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465388826216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465388826216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465388826216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465388826216 ""}
