<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="error" file="HDLCompiler" num="104" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 58: Cannot find &lt;<arg fmt="%s" index="1">proc_common_pkg</arg>&gt; in library &lt;<arg fmt="%s" index="2">proc_common_v3_00_a</arg>&gt;. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
</msg>

<msg type="error" file="HDLCompiler" num="854" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 84: Unit &lt;<arg fmt="%s" index="1">user_logic</arg>&gt; ignored due to previous errors.
</msg>

<msg type="error" file="HDLCompiler" num="374" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 136: Entity &lt;<arg fmt="%s" index="1">user_logic</arg>&gt; is not yet compiled.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 142: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 143: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 144: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 146: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 147: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 148: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 150: &lt;<arg fmt="%s" index="1">std_logic_vector</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 151: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 152: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 154: &lt;<arg fmt="%s" index="1">std_logic_vector</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 155: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 156: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 158: &lt;<arg fmt="%s" index="1">std_logic</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 165: &lt;<arg fmt="%s" index="1">std_logic_vector</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 166: &lt;<arg fmt="%s" index="1">std_logic_vector</arg>&gt; is not declared.
</msg>

<msg type="error" file="HDLCompiler" num="69" delta="new" >"/home/vivric/Documents/workspace/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_modified_v1_00_a/devl/projnav/user_logic.vhd" Line 167: &lt;<arg fmt="%s" index="1">std_logic_vector</arg>&gt; is not declared.
</msg>

</messages>

