
sim: ** simulation statistics **
sim_num_insn               10000000 # total number of instructions committed
sim_num_refs                3826289 # total number of loads and stores committed
sim_num_loads               3063078 # total number of loads committed
sim_num_stores          763211.0000 # total number of stores committed
sim_num_branches            1124405 # total number of branches committed
sim_cache_flushes                 0 # total number of cache flushes
sim_elapsed_time               1086 # total simulation time in seconds
sim_inst_rate             9208.1031 # simulation speed (in insts/sec)
sim_wait_for_bus            1414016 # total number cycles waited for the bus
sim_num_captured_predicted            0 # sim_num_captured_predicted
sim_num_predicted_notcaptured        78245 # sim_num_predicted_notcaptured
sim_lsqsatisfiedloads         69374 # sim_lsqsatisfiedloads
sim_ldc_found                 78245 # sim_ldc_found
dcache_misses               1499695 # DL1STATS
dcache_accesses             3019970 # DL1STATS
ave_dl1_access_lat        311649012 # DL1STATS
ave_dl1_access_cnt          3019970 # DL1STATS
average dl1 access lat     103.1961 # DL1STATS
sim_num_selective_replay_potentials        78245 # REPLAYSTATS
sim_num_selective_replays      2894533 # REPLAYSTATS
sim_num_selective_replay_issues        72403 # REPLAYSTATS
sim_num_nonreplay_issues            0 # REPLAYSTATS
sim_total_insn             11230254 # total number of instructions executed
sim_total_refs              3885179 # total number of loads and stores executed
sim_total_loads             3116831 # total number of loads executed
sim_total_stores        768348.0000 # total number of stores executed
sim_total_branches          1501581 # total number of branches executed
sim_cycle                 157931651 # total simulation time in cycles
sim_IPC                      0.0633 # instructions per cycle
sim_CPI                     15.7932 # cycles per instruction
sim_exec_BW                  0.0711 # total instructions (mis-spec + committed) per cycle
sim_IPB                      8.8936 # instruction per branch
refresh_value                     0 # refresh value
refresh_count                     0 # refresh_count
refresh period         <error: divide by zero> # avg refresh period (insn's)
IFQ_count                 312782775 # cumulative IFQ occupancy
IFQ_fcount                156291999 # cumulative IFQ full count
ifq_occupancy                1.9805 # avg IFQ occupancy (insn's)
ifq_rate                     0.0711 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                 27.8518 # avg IFQ occupant latency (cycle's)
ifq_full                     0.9896 # fraction of time (cycle's) IFQ was full
RUU_count                9352710275 # cumulative RUU occupancy
RUU_fcount                  7025516 # cumulative RUU full count
ruu_occupancy               59.2200 # avg RUU occupancy (insn's)
ruu_rate                     0.0711 # avg RUU dispatch rate (insn/cycle)
ruu_latency                832.8138 # avg RUU occupant latency (cycle's)
ruu_full                     0.0445 # fraction of time (cycle's) RUU was full
LSQ_count                4840649619 # cumulative LSQ occupancy
LSQ_fcount                145718556 # cumulative LSQ full count
lsq_occupancy               30.6503 # avg LSQ occupancy (insn's)
lsq_rate                     0.0711 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                431.0365 # avg LSQ occupant latency (cycle's)
lsq_full                     0.9227 # fraction of time (cycle's) LSQ was full
sim_slip                14151304371 # total number of slip cycles
avg_sim_slip              1415.1304 # the average slip between issue and retirement
bpred_bimod.lookups         1524335 # total number of bpred lookups
bpred_bimod.updates         1124404 # total number of updates
bpred_bimod.addr_hits       1046013 # total number of address-predicted hits
bpred_bimod.dir_hits        1046045 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses            78359 # total number of misses
bpred_bimod.jr_hits           20003 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen           20004 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP            0 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP            0 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9303 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9303 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    1.0000 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP <error: divide by zero> # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes        23790 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops        23069 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP        20004 # total number of RAS predictions used
bpred_bimod.ras_hits.PP        20003 # total number of RAS hits
bpred_bimod.ras_rate.PP    1.0000 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses               11387019 # total number of accesses
il1.hits                   11386777 # total number of hits
il1.misses                      242 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                3783175 # total number of accesses
dl1.hits                    2307887 # total number of hits
dl1.misses                  1475288 # total number of misses
dl1.replacements            1474776 # total number of replacements
dl1.writebacks               256725 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.3900 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.3898 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0679 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                1732255 # total number of accesses
ul2.hits                     446077 # total number of hits
ul2.misses                  1286178 # total number of misses
ul2.replacements            1282082 # total number of replacements
ul2.writebacks               244233 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.7425 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.7401 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.1410 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses              11387019 # total number of accesses
itlb.hits                  11387013 # total number of hits
itlb.misses                       6 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses               3852549 # total number of accesses
dtlb.hits                   3817155 # total number of hits
dtlb.misses                   35394 # total number of misses
dtlb.replacements             35266 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0092 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0092 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 237568 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76672 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000b410 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  496 # total number of pages allocated
mem.page_mem                  3968k # total size of memory pages allocated
mem.ptab_misses             8780020 # total first level page table misses
mem.ptab_accesses        6052749588 # total page table accesses
mem.ptab_miss_rate           0.0015 # first level page table miss rate

