module muxShiftE(
	input shiftSourceE,
	input A[31:0],
	input B[31:0],
	input C[31:0],
	output out[31:0];
);
always@ (*)begin
	case(shiftSourceE)
	1'b00:
		out <= A;
	1'b01:
		out <= B;
	1'b11:
		out <= C;
end

endmodule
