-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Fri Dec 27 13:33:55 2024
-- Host        : dell running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dma_core_wrap_v_0_2_sim_netlist.vhdl
-- Design      : design_1_dma_core_wrap_v_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu19eg-ffvc1760-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter is
  port (
    \counter_q_reg[0]_0\ : out STD_LOGIC;
    \counter_q_reg[0]_1\ : out STD_LOGIC;
    \counter_q_reg[0]_2\ : out STD_LOGIC;
    \gen_demux.w_select_q_reg[0]\ : out STD_LOGIC;
    \gen_demux.w_cnt_up\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_12\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_12_0\ : in STD_LOGIC;
    state_q : in STD_LOGIC;
    sel_aw_unsupported : in STD_LOGIC;
    \gen_demux.w_select_q\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_14_0\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_14_1\ : in STD_LOGIC;
    \counter_q_reg[0]_3\ : in STD_LOGIC;
    \counter_q_reg[0]_4\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \counter_q_reg[0]_5\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter is
  signal \axi_slv_rsp_b_resp[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \counter_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \^counter_q_reg[0]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_slv_rsp_b_resp[1]_INST_0_i_15\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of axi_slv_rsp_w_ready_INST_0_i_8 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of axi_slv_rsp_w_ready_INST_0_i_9 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \counter_q[0]_i_1\ : label is "soft_lutpair198";
begin
  \counter_q_reg[0]_1\ <= \^counter_q_reg[0]_1\;
\axi_slv_rsp_b_resp[1]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => \axi_slv_rsp_b_resp[1]_INST_0_i_15_n_0\,
      I1 => \^counter_q_reg[0]_1\,
      I2 => \gen_demux.w_cnt_up\,
      I3 => \axi_slv_rsp_b_resp[1]_INST_0_i_12\,
      I4 => \axi_slv_rsp_b_resp[1]_INST_0_i_12_0\,
      I5 => state_q,
      O => \counter_q_reg[0]_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => sel_aw_unsupported,
      I1 => \^counter_q_reg[0]_1\,
      I2 => \gen_demux.w_select_q\,
      I3 => \axi_slv_rsp_b_resp[1]_INST_0_i_14_0\,
      I4 => \axi_slv_rsp_b_resp[1]_INST_0_i_14_1\,
      O => \axi_slv_rsp_b_resp[1]_INST_0_i_15_n_0\
    );
axi_slv_rsp_w_ready_INST_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_demux.w_select_q\,
      I1 => \^counter_q_reg[0]_1\,
      I2 => sel_aw_unsupported,
      O => \gen_demux.w_select_q_reg[0]\
    );
axi_slv_rsp_w_ready_INST_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_q_reg[0]_1\,
      I1 => \gen_demux.w_cnt_up\,
      O => \counter_q_reg[0]_2\
    );
\counter_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg[0]_3\,
      I1 => \counter_q_reg[0]_4\,
      I2 => \^counter_q_reg[0]_1\,
      O => \counter_q[0]_i_1_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \counter_q_reg[0]_5\,
      D => \counter_q[0]_i_1_n_0\,
      Q => \^counter_q_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_13 is
  port (
    axi_slv_req_aw_len_7_sp_1 : out STD_LOGIC;
    axi_slv_req_aw_len_5_sp_1 : out STD_LOGIC;
    state_q_reg : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_0\ : out STD_LOGIC;
    axi_slv_req_aw_burst_0_sp_1 : out STD_LOGIC;
    \w_cnt_q_reg[cnt][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_last_0 : out STD_LOGIC;
    state_q_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_aw_len_0_sp_1 : out STD_LOGIC;
    \axi_slv_req_aw_len[0]_0\ : out STD_LOGIC;
    state_q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_slv_req_aw_burst[0]_0\ : out STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]\ : out STD_LOGIC;
    \axi_slv_req_aw_len[5]_0\ : out STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ax_q_reg[len][7]\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[0]\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : in STD_LOGIC;
    state_q : in STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_0\ : in STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_last : in STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_2\ : in STD_LOGIC;
    axi_slv_rsp_w_ready_INST_0_i_1 : in STD_LOGIC;
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ax_d0_inferred__0/i__carry\ : in STD_LOGIC;
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_3\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_4\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_5\ : in STD_LOGIC;
    write_pointer_q_2 : in STD_LOGIC;
    \gen_arbiter.rr_q0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q[8]_i_5\ : in STD_LOGIC;
    \counter_q[8]_i_5_0\ : in STD_LOGIC;
    \gen_demux.w_open\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_1\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0]_0\ : in STD_LOGIC;
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_13 : entity is "delta_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_slv_req_aw_burst_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_5_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_7_sn_1 : STD_LOGIC;
  signal \^axi_slv_req_w_last_0\ : STD_LOGIC;
  signal counter_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_q[8]_i_10_n_0\ : STD_LOGIC;
  signal \^counter_q_reg[1]_0\ : STD_LOGIC;
  signal \gen_counters[0].mst_select_q[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_counters[0].overflow\ : STD_LOGIC;
  signal \^gen_counters[1].mst_select_q_reg[1][0]\ : STD_LOGIC;
  signal \^gen_demux.lock_aw_valid_q_reg\ : STD_LOGIC;
  signal \^gen_demux.lock_aw_valid_q_reg_0\ : STD_LOGIC;
  signal \^state_q_reg\ : STD_LOGIC;
  signal \^state_q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ax_q[len][3]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ax_q[len][4]_i_3__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ax_q[len][7]_i_5__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of axi_slv_rsp_aw_ready_INST_0_i_8 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of axi_slv_rsp_w_ready_INST_0_i_5 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \counter_q[8]_i_10\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gen_counters[0].mst_select_q[0][0]_i_4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of state_q_i_2 : label is "soft_lutpair189";
begin
  Q(0) <= \^q\(0);
  axi_slv_req_aw_burst_0_sp_1 <= axi_slv_req_aw_burst_0_sn_1;
  axi_slv_req_aw_len_0_sp_1 <= axi_slv_req_aw_len_0_sn_1;
  axi_slv_req_aw_len_5_sp_1 <= axi_slv_req_aw_len_5_sn_1;
  axi_slv_req_aw_len_7_sp_1 <= axi_slv_req_aw_len_7_sn_1;
  axi_slv_req_w_last_0 <= \^axi_slv_req_w_last_0\;
  \counter_q_reg[1]_0\ <= \^counter_q_reg[1]_0\;
  \gen_counters[1].mst_select_q_reg[1][0]\ <= \^gen_counters[1].mst_select_q_reg[1][0]\;
  \gen_demux.lock_aw_valid_q_reg\ <= \^gen_demux.lock_aw_valid_q_reg\;
  \gen_demux.lock_aw_valid_q_reg_0\ <= \^gen_demux.lock_aw_valid_q_reg_0\;
  state_q_reg <= \^state_q_reg\;
  state_q_reg_0 <= \^state_q_reg_0\;
\ax_q[len][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => axi_slv_req_aw_len(0),
      I1 => axi_slv_req_aw_len(1),
      I2 => \^state_q_reg\,
      O => \axi_slv_req_aw_len[0]_0\
    );
\ax_q[len][4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000100"
    )
        port map (
      I0 => \^gen_demux.lock_aw_valid_q_reg_0\,
      I1 => \status_cnt_q_reg[0]\,
      I2 => axi_slv_req_aw_burst_0_sn_1,
      I3 => \status_cnt_q_reg[0]_0\,
      I4 => state_q,
      O => \^state_q_reg\
    );
\ax_q[len][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => axi_slv_req_aw_len(0),
      I1 => axi_slv_req_aw_len(1),
      I2 => axi_slv_req_aw_len(3),
      I3 => axi_slv_req_aw_len(2),
      I4 => axi_slv_req_aw_len(4),
      I5 => \^state_q_reg\,
      O => axi_slv_req_aw_len_0_sn_1
    );
\ax_q[len][7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => axi_slv_req_aw_len(5),
      I1 => \^state_q_reg\,
      I2 => axi_slv_req_aw_len(4),
      I3 => \ax_q_reg[len][7]\,
      O => axi_slv_req_aw_len_5_sn_1
    );
axi_slv_rsp_aw_ready_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBEAA"
    )
        port map (
      I0 => \^counter_q_reg[1]_0\,
      I1 => axi_slv_req_aw_burst_0_sn_1,
      I2 => \^gen_counters[1].mst_select_q_reg[1][0]\,
      I3 => \counter_q[8]_i_5\,
      I4 => \counter_q[8]_i_5_0\,
      I5 => \gen_demux.lock_aw_valid_q\,
      O => \^gen_demux.lock_aw_valid_q_reg_0\
    );
axi_slv_rsp_aw_ready_INST_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_slv_req_aw_burst_0_sn_1,
      I1 => \^gen_demux.lock_aw_valid_q_reg_0\,
      O => \axi_slv_req_aw_burst[0]_0\
    );
axi_slv_rsp_w_ready_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_q_reg\,
      I1 => axi_slv_rsp_w_ready_INST_0_i_1,
      O => \^state_q_reg_0\
    );
\counter_q[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A659A9A"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_slv_req_aw_id(0),
      I2 => \^gen_demux.lock_aw_valid_q_reg\,
      I3 => \counter_q_reg[0]_1\,
      I4 => \gen_arbiter.rr_q0\,
      O => counter_d(0)
    );
\counter_q[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^state_q_reg_0\,
      I1 => axi_slv_req_w_last,
      I2 => \w_cnt_q_reg[cnt][0]_2\,
      O => \^axi_slv_req_w_last_0\
    );
\counter_q[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAAAA9AAA9A"
    )
        port map (
      I0 => \gen_counters[0].overflow\,
      I1 => \^q\(0),
      I2 => \gen_arbiter.rr_q0\,
      I3 => \counter_q_reg[0]_1\,
      I4 => axi_slv_req_aw_id(0),
      I5 => \^gen_demux.lock_aw_valid_q_reg\,
      O => counter_d(1)
    );
\counter_q[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q\,
      I1 => \^counter_q_reg[1]_0\,
      I2 => \counter_q_reg[0]_0\,
      O => \^gen_demux.lock_aw_valid_q_reg\
    );
\counter_q[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => axi_slv_req_aw_len(2),
      I1 => axi_slv_req_aw_len(1),
      I2 => axi_slv_req_aw_len(0),
      I3 => \^state_q_reg\,
      O => \counter_q[8]_i_10_n_0\
    );
\counter_q[8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => axi_slv_req_aw_len(7),
      I1 => axi_slv_req_aw_len(5),
      I2 => axi_slv_req_aw_len(4),
      I3 => axi_slv_req_aw_len(3),
      I4 => \counter_q[8]_i_10_n_0\,
      I5 => axi_slv_req_aw_len(6),
      O => axi_slv_req_aw_len_7_sn_1
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_2\,
      D => counter_d(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_2\,
      D => counter_d(1),
      Q => \gen_counters[0].overflow\
    );
\gen_counters[0].mst_select_q[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440444FDDD0DFD"
    )
        port map (
      I0 => axi_slv_req_aw_burst(0),
      I1 => axi_slv_req_aw_burst(1),
      I2 => \gen_counters[0].mst_select_q[0][0]_i_4_n_0\,
      I3 => \ax_q_reg[len][7]\,
      I4 => axi_slv_req_aw_len(4),
      I5 => axi_slv_req_aw_cache(0),
      O => axi_slv_req_aw_burst_0_sn_1
    );
\gen_counters[0].mst_select_q[0][0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_slv_req_aw_len(7),
      I1 => axi_slv_req_aw_len(6),
      I2 => axi_slv_req_aw_len(5),
      O => \gen_counters[0].mst_select_q[0][0]_i_4_n_0\
    );
\gen_counters[0].mst_select_q[0][0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_counters[1].mst_select_q_reg[1]_1\,
      I1 => axi_slv_req_aw_id(0),
      I2 => \gen_counters[0].mst_select_q_reg[0]_0\,
      O => \^gen_counters[1].mst_select_q_reg[1][0]\
    );
\gen_demux.lock_aw_valid_q_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_counters[0].overflow\,
      I1 => \gen_demux.w_open\,
      I2 => \gen_demux.lock_aw_valid_q_reg_1\(0),
      I3 => \gen_demux.lock_aw_valid_q_reg_1\(1),
      I4 => \^q\(0),
      O => \^counter_q_reg[1]_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => axi_slv_req_aw_addr(5),
      I1 => \ax_d0_inferred__0/i__carry\,
      I2 => axi_slv_req_aw_size(0),
      I3 => axi_slv_req_aw_size(2),
      I4 => axi_slv_req_aw_size(1),
      I5 => \^state_q_reg\,
      O => S(5)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAAAAAAAAAA"
    )
        port map (
      I0 => axi_slv_req_aw_addr(4),
      I1 => axi_slv_req_aw_size(1),
      I2 => axi_slv_req_aw_size(2),
      I3 => axi_slv_req_aw_size(0),
      I4 => \ax_d0_inferred__0/i__carry\,
      I5 => \^state_q_reg\,
      O => S(4)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => axi_slv_req_aw_addr(3),
      I1 => axi_slv_req_aw_size(1),
      I2 => \^state_q_reg\,
      I3 => axi_slv_req_aw_size(2),
      I4 => \ax_d0_inferred__0/i__carry\,
      I5 => axi_slv_req_aw_size(0),
      O => S(3)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => axi_slv_req_aw_addr(2),
      I1 => \ax_d0_inferred__0/i__carry\,
      I2 => axi_slv_req_aw_size(2),
      I3 => axi_slv_req_aw_size(0),
      I4 => axi_slv_req_aw_size(1),
      I5 => \^state_q_reg\,
      O => S(2)
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAAAAAAAAAA"
    )
        port map (
      I0 => axi_slv_req_aw_addr(1),
      I1 => axi_slv_req_aw_size(1),
      I2 => \^state_q_reg\,
      I3 => axi_slv_req_aw_size(2),
      I4 => \ax_d0_inferred__0/i__carry\,
      I5 => axi_slv_req_aw_size(0),
      O => S(1)
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA9AAA"
    )
        port map (
      I0 => axi_slv_req_aw_addr(0),
      I1 => axi_slv_req_aw_size(1),
      I2 => \^state_q_reg\,
      I3 => \ax_d0_inferred__0/i__carry\,
      I4 => axi_slv_req_aw_size(2),
      I5 => axi_slv_req_aw_size(0),
      O => S(0)
    );
\mem_q[0][data][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_q_reg\,
      I1 => write_pointer_q_2,
      O => \write_pointer_q_reg[0]\(0)
    );
state_q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => axi_slv_req_aw_len(5),
      I1 => axi_slv_req_aw_len(6),
      I2 => axi_slv_req_aw_len(7),
      I3 => \ax_q_reg[len][7]\,
      I4 => axi_slv_req_aw_len(4),
      O => \axi_slv_req_aw_len[5]_0\
    );
\status_cnt_q[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999AAA59995AAA"
    )
        port map (
      I0 => \^state_q_reg\,
      I1 => \status_cnt_q_reg[0]_1\,
      I2 => \status_cnt_q_reg[0]_2\,
      I3 => \status_cnt_q_reg[0]_3\,
      I4 => \status_cnt_q_reg[0]_4\,
      I5 => \status_cnt_q_reg[0]_5\,
      O => state_q_reg_1(0)
    );
\w_cnt_q[cnt][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_slv_req_w_last_0\,
      I1 => \w_cnt_q_reg[cnt][0]_0\,
      I2 => \w_cnt_q_reg[cnt][0]_1\(0),
      O => \w_cnt_q_reg[cnt][0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_14 is
  port (
    \gen_demux.lock_aw_valid_q_reg\ : out STD_LOGIC;
    \counter_q_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.w_select_q_reg[0]\ : out STD_LOGIC;
    \gen_demux.w_select_q_reg[0]_0\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_0\ : out STD_LOGIC;
    \counter_q_reg[0]_1\ : out STD_LOGIC;
    \gen_demux.w_select_q_reg[0]_1\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_1\ : in STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_2\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q\ : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC;
    \gen_arbiter.rr_q0\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_3\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_2\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_0\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_1\ : in STD_LOGIC;
    state_q_reg : in STD_LOGIC;
    \gen_demux.w_select_q\ : in STD_LOGIC;
    \gen_demux.w_open\ : in STD_LOGIC;
    \gen_demux.w_select_q_reg[0]_2\ : in STD_LOGIC;
    \gen_demux.w_select_q_reg[0]_3\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_3\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_14 : entity is "delta_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_14 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal counter_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^counter_q_reg[0]_0\ : STD_LOGIC;
  signal \^counter_q_reg[0]_1\ : STD_LOGIC;
  signal \^gen_demux.lock_aw_valid_q_reg_0\ : STD_LOGIC;
  signal \^gen_demux.w_select_q_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_slv_rsp_aw_ready_INST_0_i_7 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gen_demux.w_select_q[0]_i_1\ : label is "soft_lutpair192";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \counter_q_reg[0]_0\ <= \^counter_q_reg[0]_0\;
  \counter_q_reg[0]_1\ <= \^counter_q_reg[0]_1\;
  \gen_demux.lock_aw_valid_q_reg_0\ <= \^gen_demux.lock_aw_valid_q_reg_0\;
  \gen_demux.w_select_q_reg[0]_0\ <= \^gen_demux.w_select_q_reg[0]_0\;
axi_slv_rsp_aw_ready_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000322"
    )
        port map (
      I0 => \^gen_demux.lock_aw_valid_q_reg_0\,
      I1 => state_q_reg,
      I2 => \gen_demux.w_select_q\,
      I3 => \gen_demux.w_open\,
      I4 => \gen_demux.w_select_q_reg[0]_2\,
      O => \^gen_demux.w_select_q_reg[0]_0\
    );
\counter_q[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_slv_req_aw_id(0),
      I2 => \counter_q_reg[0]_3\,
      I3 => \gen_arbiter.rr_q0\,
      I4 => \counter_q_reg[0]_2\,
      O => counter_d(0)
    );
\counter_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA9AAA9AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[0]_2\,
      I3 => \gen_arbiter.rr_q0\,
      I4 => axi_slv_req_aw_id(0),
      I5 => \counter_q_reg[0]_3\,
      O => counter_d(1)
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_4\(0),
      CLR => \counter_q_reg[0]_5\,
      D => counter_d(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_4\(0),
      CLR => \counter_q_reg[0]_5\,
      D => counter_d(1),
      Q => \^q\(1)
    );
\gen_counters[0].mst_select_q[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000009F"
    )
        port map (
      I0 => \gen_demux.w_select_q_reg[0]_2\,
      I1 => \gen_demux.w_select_q_reg[0]_3\,
      I2 => \^counter_q_reg[0]_1\,
      I3 => \gen_demux.lock_aw_valid_q_reg_3\,
      I4 => \gen_demux.lock_aw_valid_q\,
      I5 => \gen_demux.lock_aw_valid_q_reg_2\,
      O => \^gen_demux.lock_aw_valid_q_reg_0\
    );
\gen_counters[0].mst_select_q[0][0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_slv_req_aw_id(0),
      I2 => \gen_demux.lock_aw_valid_q_reg_4\(0),
      O => \^counter_q_reg[0]_1\
    );
\gen_demux.lock_aw_valid_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220002"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q_reg_1\,
      I1 => write_pointer_n06_out,
      I2 => \^counter_q_reg[0]_0\,
      I3 => \gen_demux.lock_aw_valid_q_reg_2\,
      I4 => \gen_demux.lock_aw_valid_q\,
      O => \gen_demux.lock_aw_valid_q_reg\
    );
\gen_demux.lock_aw_valid_q_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF60666000"
    )
        port map (
      I0 => \gen_demux.w_select_q_reg[0]_2\,
      I1 => \gen_demux.w_select_q_reg[0]_3\,
      I2 => \^q\(0),
      I3 => axi_slv_req_aw_id(0),
      I4 => \gen_demux.lock_aw_valid_q_reg_4\(0),
      I5 => \gen_demux.lock_aw_valid_q_reg_3\,
      O => \^counter_q_reg[0]_0\
    );
\gen_demux.w_select_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_demux.w_select_q_reg[0]_2\,
      I1 => \^gen_demux.lock_aw_valid_q_reg_0\,
      I2 => \gen_demux.w_select_q\,
      O => \gen_demux.w_select_q_reg[0]_1\
    );
\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DC"
    )
        port map (
      I0 => \^gen_demux.w_select_q_reg[0]_0\,
      I1 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2\,
      I2 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_0\,
      I3 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_1\,
      O => \gen_demux.w_select_q_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_15 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_15 : entity is "delta_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal counter_d : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\counter_q[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9AAAAAAAA56"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_slv_req_ar_id(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[1]_1\,
      I4 => \counter_q_reg[1]_2\,
      I5 => \^q\(0),
      O => counter_d(1)
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => D(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => counter_d(1),
      Q => \^q\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_16 is
  port (
    \gen_demux.lock_ar_valid_q_reg\ : out STD_LOGIC;
    \counter_q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_reg_0\ : out STD_LOGIC;
    \gen_demux.lock_ar_valid_q\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_reg_1\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    axi_slv_req_ar_valid : in STD_LOGIC;
    sel_ar_unsupported : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_3\ : in STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_16 : entity is "delta_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_16 is
  signal counter_d : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^counter_q_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_counters[1].overflow\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_2_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_3_n_0\ : STD_LOGIC;
  signal \^gen_demux.lock_ar_valid_q_reg\ : STD_LOGIC;
begin
  \counter_q_reg[0]_0\(0) <= \^counter_q_reg[0]_0\(0);
  \gen_demux.lock_ar_valid_q_reg\ <= \^gen_demux.lock_ar_valid_q_reg\;
axi_slv_rsp_ar_ready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q\,
      I1 => \gen_counters[1].overflow\,
      I2 => Q(1),
      I3 => \^counter_q_reg[0]_0\(0),
      I4 => Q(0),
      I5 => \gen_demux.lock_ar_valid_q_i_2_n_0\,
      O => \^gen_demux.lock_ar_valid_q_reg\
    );
\counter_q[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6AAA6AAAA59AA"
    )
        port map (
      I0 => \gen_counters[1].overflow\,
      I1 => axi_slv_req_ar_id(0),
      I2 => \gen_demux.lock_ar_valid_q_reg_1\,
      I3 => \counter_q_reg[1]_0\,
      I4 => \counter_q_reg[1]_1\,
      I5 => \^counter_q_reg[0]_0\(0),
      O => counter_d(1)
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[1]_2\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q_reg[0]_2\(0),
      Q => \^counter_q_reg[0]_0\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[1]_2\(0),
      CLR => \counter_q_reg[0]_1\,
      D => counter_d(1),
      Q => \gen_counters[1].overflow\
    );
\gen_demux.lock_ar_valid_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCE0"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_2_n_0\,
      I1 => \gen_demux.lock_ar_valid_q\,
      I2 => \gen_demux.lock_ar_valid_q_reg_1\,
      I3 => \^gen_demux.lock_ar_valid_q_reg\,
      O => \gen_demux.lock_ar_valid_q_reg_0\
    );
\gen_demux.lock_ar_valid_q_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A88A8A8AA88A"
    )
        port map (
      I0 => axi_slv_req_ar_valid,
      I1 => \gen_demux.lock_ar_valid_q_i_3_n_0\,
      I2 => sel_ar_unsupported,
      I3 => \gen_demux.lock_ar_valid_q_reg_2\,
      I4 => axi_slv_req_ar_id(0),
      I5 => \gen_demux.lock_ar_valid_q_reg_3\,
      O => \gen_demux.lock_ar_valid_q_i_2_n_0\
    );
\gen_demux.lock_ar_valid_q_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^counter_q_reg[0]_0\(0),
      I1 => axi_slv_req_ar_id(0),
      I2 => Q(0),
      O => \gen_demux.lock_ar_valid_q_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized0\ is
  port (
    \counter_q_reg[7]_0\ : out STD_LOGIC;
    \counter_q_reg[6]_0\ : out STD_LOGIC;
    \counter_q_reg[7]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    \counter_q_reg[1]_3\ : in STD_LOGIC;
    \counter_q_reg[7]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized0\ : entity is "delta_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal counter_d : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \counter_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter_q[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_q[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \^counter_q_reg[7]_0\ : STD_LOGIC;
  signal r_current_beat : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_slv_rsp_r_last_INST_0_i_4 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \counter_q[5]_i_2__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_4__2\ : label is "soft_lutpair203";
begin
  Q(0) <= \^q\(0);
  \counter_q_reg[7]_0\ <= \^counter_q_reg[7]_0\;
axi_slv_rsp_r_last_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \counter_q[7]_i_3__0_n_0\,
      I1 => r_current_beat(6),
      I2 => r_current_beat(7),
      I3 => \counter_q_reg[1]_0\,
      O => \counter_q_reg[6]_0\
    );
\counter_q[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \^q\(0),
      I1 => r_current_beat(1),
      I2 => \counter_q_reg[1]_3\,
      I3 => \counter_q_reg[7]_2\(0),
      I4 => \^counter_q_reg[7]_0\,
      O => counter_d(1)
    );
\counter_q[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE100E1"
    )
        port map (
      I0 => \^q\(0),
      I1 => r_current_beat(1),
      I2 => r_current_beat(2),
      I3 => \counter_q_reg[1]_3\,
      I4 => \counter_q_reg[7]_2\(1),
      I5 => \^counter_q_reg[7]_0\,
      O => counter_d(2)
    );
\counter_q[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD200D2"
    )
        port map (
      I0 => \counter_q[3]_i_2_n_0\,
      I1 => r_current_beat(2),
      I2 => r_current_beat(3),
      I3 => \counter_q_reg[1]_3\,
      I4 => \counter_q_reg[7]_2\(2),
      I5 => \^counter_q_reg[7]_0\,
      O => counter_d(3)
    );
\counter_q[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => r_current_beat(1),
      O => \counter_q[3]_i_2_n_0\
    );
\counter_q[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \counter_q[4]_i_2__2_n_0\,
      I1 => r_current_beat(4),
      I2 => \counter_q_reg[1]_3\,
      I3 => \counter_q_reg[7]_2\(3),
      I4 => \^counter_q_reg[7]_0\,
      O => counter_d(4)
    );
\counter_q[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_current_beat(3),
      I1 => r_current_beat(2),
      I2 => \^q\(0),
      I3 => r_current_beat(1),
      O => \counter_q[4]_i_2__2_n_0\
    );
\counter_q[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => \counter_q[5]_i_2__1_n_0\,
      I1 => r_current_beat(5),
      I2 => \counter_q_reg[1]_3\,
      I3 => \counter_q_reg[7]_2\(4),
      I4 => \^counter_q_reg[7]_0\,
      O => counter_d(5)
    );
\counter_q[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => r_current_beat(4),
      I1 => r_current_beat(1),
      I2 => \^q\(0),
      I3 => r_current_beat(2),
      I4 => r_current_beat(3),
      O => \counter_q[5]_i_2__1_n_0\
    );
\counter_q[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => \counter_q[7]_i_3__0_n_0\,
      I1 => r_current_beat(6),
      I2 => \counter_q_reg[1]_3\,
      I3 => \counter_q_reg[7]_2\(5),
      I4 => \^counter_q_reg[7]_0\,
      O => counter_d(6)
    );
\counter_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD200D2"
    )
        port map (
      I0 => \counter_q[7]_i_3__0_n_0\,
      I1 => r_current_beat(6),
      I2 => r_current_beat(7),
      I3 => \counter_q_reg[1]_3\,
      I4 => \counter_q_reg[7]_2\(6),
      I5 => \^counter_q_reg[7]_0\,
      O => counter_d(7)
    );
\counter_q[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => r_current_beat(3),
      I1 => r_current_beat(2),
      I2 => \^q\(0),
      I3 => r_current_beat(1),
      I4 => r_current_beat(4),
      I5 => r_current_beat(5),
      O => \counter_q[7]_i_3__0_n_0\
    );
\counter_q[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \counter_q[7]_i_6_n_0\,
      I1 => r_current_beat(7),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[1]_1\,
      I4 => \counter_q_reg[1]_2\(0),
      I5 => axi_slv_req_r_ready,
      O => \^counter_q_reg[7]_0\
    );
\counter_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => r_current_beat(5),
      I1 => r_current_beat(4),
      I2 => \counter_q[3]_i_2_n_0\,
      I3 => r_current_beat(2),
      I4 => r_current_beat(3),
      I5 => r_current_beat(6),
      O => \counter_q[7]_i_6_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => D(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => counter_d(1),
      Q => r_current_beat(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => counter_d(2),
      Q => r_current_beat(2)
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => counter_d(3),
      Q => r_current_beat(3)
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => counter_d(4),
      Q => r_current_beat(4)
    );
\counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => counter_d(5),
      Q => r_current_beat(5)
    );
\counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => counter_d(6),
      Q => r_current_beat(6)
    );
\counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => counter_d(7),
      Q => r_current_beat(7)
    );
\status_cnt_q[1]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => r_current_beat(7),
      I1 => r_current_beat(6),
      I2 => \counter_q[7]_i_3__0_n_0\,
      O => \counter_q_reg[7]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_len_5_sp_1 : out STD_LOGIC;
    \axi_slv_req_aw_len[5]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_len_6_sp_1 : out STD_LOGIC;
    axi_slv_req_aw_len_4_sp_1 : out STD_LOGIC;
    axi_slv_req_aw_valid_0 : out STD_LOGIC;
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_slv_req_aw_len[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg : out STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][free]\ : out STD_LOGIC;
    \counter_q_reg[4]_1\ : out STD_LOGIC;
    \counter_q_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_slv_req_aw_len_2_sp_1 : out STD_LOGIC;
    axi_slv_req_aw_len_3_sp_1 : out STD_LOGIC;
    \axi_slv_req_aw_len[4]_0\ : out STD_LOGIC;
    \axi_slv_req_aw_len[5]_2\ : out STD_LOGIC;
    axi_slv_req_aw_len_7_sp_1 : out STD_LOGIC;
    linked_data_d : out STD_LOGIC;
    \counter_q_reg[4]_2\ : out STD_LOGIC;
    b_state_q_reg : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : out STD_LOGIC;
    \err_q_reg[1]\ : out STD_LOGIC;
    \mem_q_reg[0]\ : out STD_LOGIC;
    \counter_q_reg[4]_3\ : out STD_LOGIC;
    axi_slv_req_w_valid_0 : out STD_LOGIC;
    axi_slv_req_b_ready_0 : out STD_LOGIC;
    axi_slv_req_aw_id_0_sp_1 : out STD_LOGIC;
    \axi_slv_req_aw_addr[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \splitted_req[aw][id]\ : out STD_LOGIC;
    \axi_slv_req_aw_len[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[8]_1\ : out STD_LOGIC;
    \counter_q_reg[7]_0\ : out STD_LOGIC;
    \counter_q_reg[6]_0\ : out STD_LOGIC;
    b_state_q_reg_0 : out STD_LOGIC;
    b_err_q_reg : out STD_LOGIC;
    state_q_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[addr][5]\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][free]__0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC;
    \axi_slv_rsp_b_id[0]_INST_0_i_1_0\ : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    write_pointer_n06_out : in STD_LOGIC;
    axi_slv_rsp_aw_ready_0 : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    id_d : in STD_LOGIC;
    write_pointer_q0_1 : in STD_LOGIC;
    \ax_q_reg[len][0]\ : in STD_LOGIC;
    linked_data_free : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[8]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    b_state_q_reg_1 : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC;
    err_q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : in STD_LOGIC;
    \err_q_reg[1]_0\ : in STD_LOGIC;
    \err_q_reg[1]_1\ : in STD_LOGIC;
    \err_q_reg[1]_2\ : in STD_LOGIC;
    \err_q_reg[1]_3\ : in STD_LOGIC;
    \err_q_reg[1]_4\ : in STD_LOGIC;
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_req_w_last : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_b_ready : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ : in STD_LOGIC;
    \axi_slv_rsp_b_id[0]_INST_0_i_3_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \status_cnt_q_reg[1]_4\ : in STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][free]\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_8_0\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][id]\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id]\ : in STD_LOGIC;
    state_q_reg_1 : in STD_LOGIC;
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mem_q_reg[1][addr][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mem_q_reg[1][addr][5]_0\ : in STD_LOGIC;
    \mem_q_reg[1][0]\ : in STD_LOGIC;
    \ax_q_reg[id][0]\ : in STD_LOGIC;
    state_q_reg_2 : in STD_LOGIC;
    state_q_reg_3 : in STD_LOGIC;
    sel_aw_unsupported : in STD_LOGIC;
    \ax_q[len][4]_i_3__0\ : in STD_LOGIC;
    b_state_q_reg_2 : in STD_LOGIC;
    b_err_q : in STD_LOGIC;
    state_q_reg_4 : in STD_LOGIC;
    \counter_q_reg[8]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[8]_4\ : in STD_LOGIC;
    \counter_q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1\ : entity is "delta_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1\ is
  signal \ax_q[addr][5]_i_3_n_0\ : STD_LOGIC;
  signal axi_slv_req_aw_id_0_sn_1 : STD_LOGIC;
  signal \^axi_slv_req_aw_len[4]_0\ : STD_LOGIC;
  signal \^axi_slv_req_aw_len[5]_0\ : STD_LOGIC;
  signal \^axi_slv_req_aw_len[5]_2\ : STD_LOGIC;
  signal axi_slv_req_aw_len_2_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_3_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_4_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_5_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_6_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_7_sn_1 : STD_LOGIC;
  signal \axi_slv_rsp_b_id[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \axi_slv_rsp_b_id[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \axi_slv_rsp_b_id[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \axi_slv_rsp_b_resp[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \axi_slv_rsp_b_resp[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \axi_slv_rsp_b_resp[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \axi_slv_rsp_b_resp[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_q[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \counter_q[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \^counter_q_reg[4]_0\ : STD_LOGIC;
  signal \^counter_q_reg[4]_1\ : STD_LOGIC;
  signal \^counter_q_reg[7]_0\ : STD_LOGIC;
  signal \^counter_q_reg[8]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^counter_q_reg[8]_1\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \^err_q_reg[1]\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : STD_LOGIC;
  signal \^mem_q_reg[0]\ : STD_LOGIC;
  signal \^state_q_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ax_q[addr][5]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of axi_slv_rsp_aw_ready_INST_0 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of axi_slv_rsp_aw_ready_INST_0_i_12 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of axi_slv_rsp_aw_ready_INST_0_i_6 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \axi_slv_rsp_b_resp[1]_INST_0_i_5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \counter_q[5]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \counter_q[7]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \counter_q[7]_i_2__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \counter_q[8]_i_6__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \gen_data_ffs[0].linked_data_q[0][data][0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_data_ffs[1].linked_data_q[1][free]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_ht_ffs[1].head_tail_q[1][free]_i_1\ : label is "soft_lutpair176";
begin
  axi_slv_req_aw_id_0_sp_1 <= axi_slv_req_aw_id_0_sn_1;
  \axi_slv_req_aw_len[4]_0\ <= \^axi_slv_req_aw_len[4]_0\;
  \axi_slv_req_aw_len[5]_0\ <= \^axi_slv_req_aw_len[5]_0\;
  \axi_slv_req_aw_len[5]_2\ <= \^axi_slv_req_aw_len[5]_2\;
  axi_slv_req_aw_len_2_sp_1 <= axi_slv_req_aw_len_2_sn_1;
  axi_slv_req_aw_len_3_sp_1 <= axi_slv_req_aw_len_3_sn_1;
  axi_slv_req_aw_len_4_sp_1 <= axi_slv_req_aw_len_4_sn_1;
  axi_slv_req_aw_len_5_sp_1 <= axi_slv_req_aw_len_5_sn_1;
  axi_slv_req_aw_len_6_sp_1 <= axi_slv_req_aw_len_6_sn_1;
  axi_slv_req_aw_len_7_sp_1 <= axi_slv_req_aw_len_7_sn_1;
  \counter_q_reg[4]_0\ <= \^counter_q_reg[4]_0\;
  \counter_q_reg[4]_1\ <= \^counter_q_reg[4]_1\;
  \counter_q_reg[7]_0\ <= \^counter_q_reg[7]_0\;
  \counter_q_reg[8]_0\(6 downto 0) <= \^counter_q_reg[8]_0\(6 downto 0);
  \counter_q_reg[8]_1\ <= \^counter_q_reg[8]_1\;
  \err_q_reg[1]\ <= \^err_q_reg[1]\;
  \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ <= \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\;
  \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ <= \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\;
  \mem_q_reg[0]\ <= \^mem_q_reg[0]\;
  state_q_reg <= \^state_q_reg\;
\FSM_sequential_w_state_q[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1FFFF"
    )
        port map (
      I0 => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      I1 => \FSM_sequential_w_state_q_reg[2]\(0),
      I2 => axi_slv_req_b_ready,
      I3 => \FSM_sequential_w_state_q_reg[2]_0\(0),
      I4 => \FSM_sequential_w_state_q_reg[2]_0\(1),
      O => axi_slv_req_b_ready_0
    );
\FSM_sequential_w_state_q[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777FFF7"
    )
        port map (
      I0 => axi_slv_req_w_valid,
      I1 => axi_slv_req_w_last,
      I2 => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      I3 => \FSM_sequential_w_state_q_reg[2]\(0),
      I4 => axi_slv_req_b_ready,
      O => axi_slv_req_w_valid_0
    );
\ax_q[addr][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \ax_q_reg[addr][5]\,
      I3 => \ax_q[addr][5]_i_3_n_0\,
      O => E(0)
    );
\ax_q[addr][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => state_q_reg_2,
      I1 => state_q_reg_3,
      I2 => \^counter_q_reg[8]_1\,
      I3 => sel_aw_unsupported,
      I4 => \mem_q_reg[1][addr][5]_0\,
      O => \ax_q[addr][5]_i_3_n_0\
    );
\ax_q[id][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555545555"
    )
        port map (
      I0 => \^state_q_reg\,
      I1 => axi_slv_req_aw_len(5),
      I2 => axi_slv_req_aw_len(6),
      I3 => axi_slv_req_aw_len(7),
      I4 => \ax_q_reg[id][0]\,
      I5 => axi_slv_req_aw_len(4),
      O => \axi_slv_req_aw_len[5]_3\(0)
    );
\ax_q[len][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \ax_q_reg[addr][5]\,
      I1 => \^state_q_reg\,
      I2 => axi_slv_req_aw_len(5),
      I3 => axi_slv_req_aw_len(6),
      I4 => axi_slv_req_aw_len(7),
      I5 => \ax_q_reg[len][0]\,
      O => \axi_slv_req_aw_len[5]_1\(0)
    );
axi_slv_rsp_aw_ready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDF0"
    )
        port map (
      I0 => \^axi_slv_req_aw_len[5]_0\,
      I1 => write_pointer_n06_out,
      I2 => id_d,
      I3 => axi_slv_rsp_aw_ready_0,
      O => axi_slv_rsp_aw_ready
    );
axi_slv_rsp_aw_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0001"
    )
        port map (
      I0 => axi_slv_req_aw_len(5),
      I1 => axi_slv_req_aw_len(6),
      I2 => axi_slv_req_aw_len(7),
      I3 => \ax_q_reg[len][0]\,
      I4 => \^state_q_reg\,
      I5 => state_q_reg_1,
      O => \^axi_slv_req_aw_len[5]_0\
    );
axi_slv_rsp_aw_ready_INST_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \counter_q[8]_i_3_n_0\,
      I1 => \counter_q_reg_n_0_[7]\,
      I2 => \counter_q_reg_n_0_[6]\,
      O => \^counter_q_reg[7]_0\
    );
axi_slv_rsp_aw_ready_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_q_reg[1][addr][5]_0\,
      I1 => sel_aw_unsupported,
      I2 => \^counter_q_reg[8]_1\,
      I3 => state_q_reg_3,
      O => \^state_q_reg\
    );
axi_slv_rsp_aw_ready_INST_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0DFF"
    )
        port map (
      I0 => \^counter_q_reg[7]_0\,
      I1 => \^counter_q_reg[8]_0\(6),
      I2 => \ax_q[len][4]_i_3__0\,
      I3 => linked_data_free(0),
      I4 => linked_data_free(1),
      O => \^counter_q_reg[8]_1\
    );
\axi_slv_rsp_b_id[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FF0000A800"
    )
        port map (
      I0 => \counter_q_reg[0]_0\,
      I1 => \axi_slv_rsp_b_id[0]_INST_0_i_3_n_0\,
      I2 => b_state_q_reg_1,
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      I4 => \counter_q_reg[0]_1\,
      I5 => \counter_q_reg[0]_2\,
      O => b_state_q_reg
    );
\axi_slv_rsp_b_id[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I1 => \axi_slv_rsp_b_id[0]_INST_0_i_6_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3_n_0\,
      I3 => \axi_slv_rsp_b_id[0]_INST_0_i_7_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      I5 => \axi_slv_rsp_b_id[0]_INST_0_i_1_0\,
      O => \axi_slv_rsp_b_id[0]_INST_0_i_3_n_0\
    );
\axi_slv_rsp_b_id[0]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^counter_q_reg[8]_0\(2),
      I1 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(2),
      I2 => \^counter_q_reg[8]_0\(5),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      I4 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(5),
      O => \axi_slv_rsp_b_id[0]_INST_0_i_6_n_0\
    );
\axi_slv_rsp_b_id[0]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \^counter_q_reg[8]_0\(3),
      I1 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(3),
      I2 => \^counter_q_reg[8]_0\(4),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      I4 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(4),
      O => \axi_slv_rsp_b_id[0]_INST_0_i_7_n_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000059"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      I1 => \axi_slv_rsp_b_resp[1]_INST_0_i_5_n_0\,
      I2 => \axi_slv_rsp_b_resp[1]_INST_0_i_6_n_0\,
      I3 => \axi_slv_rsp_b_resp[1]_INST_0_i_7_n_0\,
      I4 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I5 => \axi_slv_rsp_b_resp[1]\,
      O => \counter_q_reg[4]_2\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000001D"
    )
        port map (
      I0 => \^counter_q_reg[8]_0\(4),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      I2 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(4),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_5_n_0\,
      O => \^counter_q_reg[4]_1\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070FF7FFFDF00D0"
    )
        port map (
      I0 => \err_q_reg[1]_0\,
      I1 => \counter_q_reg[0]_0\,
      I2 => \ax_q[addr][5]_i_3_n_0\,
      I3 => \axi_slv_rsp_b_resp[1]_INST_0_i_8_0\,
      I4 => axi_slv_req_aw_id(0),
      I5 => \gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      O => \axi_slv_rsp_b_resp[1]_INST_0_i_12_n_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070FF7FFFDF00D0"
    )
        port map (
      I0 => \err_q_reg[1]_0\,
      I1 => \counter_q_reg[0]_0\,
      I2 => \ax_q[addr][5]_i_3_n_0\,
      I3 => \axi_slv_rsp_b_resp[1]_INST_0_i_8_0\,
      I4 => axi_slv_req_aw_id(0),
      I5 => \gen_ht_ffs[1].head_tail_q_reg[1][id]\,
      O => axi_slv_req_aw_id_0_sn_1
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \^counter_q_reg[8]_0\(0),
      I1 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(0),
      I2 => \^counter_q_reg[8]_0\(1),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      I4 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(1),
      O => \axi_slv_rsp_b_resp[1]_INST_0_i_5_n_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^counter_q_reg[8]_0\(2),
      I1 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(2),
      I2 => \^counter_q_reg[8]_0\(3),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      I4 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(3),
      O => \axi_slv_rsp_b_resp[1]_INST_0_i_6_n_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \axi_slv_rsp_b_id[0]_INST_0_i_6_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3_n_0\,
      I2 => \axi_slv_rsp_b_id[0]_INST_0_i_7_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      O => \axi_slv_rsp_b_resp[1]_INST_0_i_7_n_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0FFFFFFFFFFFF"
    )
        port map (
      I0 => \gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      I1 => \axi_slv_rsp_b_resp[1]_INST_0_i_12_n_0\,
      I2 => \gen_ht_ffs[1].head_tail_q_reg[1][free]\,
      I3 => axi_slv_req_aw_id_0_sn_1,
      I4 => \err_q_reg[1]_0\,
      I5 => \^axi_slv_req_aw_len[5]_0\,
      O => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\
    );
b_err_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD500000015"
    )
        port map (
      I0 => \^err_q_reg[1]\,
      I1 => \status_cnt_q_reg[1]\,
      I2 => \status_cnt_q_reg[1]_0\,
      I3 => \^counter_q_reg[4]_0\,
      I4 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I5 => b_err_q,
      O => b_err_q_reg
    );
b_err_q_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^mem_q_reg[0]\,
      I1 => err_q(1),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      I3 => err_q(0),
      O => \^err_q_reg[1]\
    );
b_state_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F500FF11FF11FF11"
    )
        port map (
      I0 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I1 => \^counter_q_reg[4]_0\,
      I2 => b_state_q_reg_2,
      I3 => b_state_q_reg_1,
      I4 => \status_cnt_q_reg[1]\,
      I5 => \status_cnt_q_reg[1]_0\,
      O => b_state_q_reg_0
    );
b_state_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA6"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      I1 => \axi_slv_rsp_b_resp[1]_INST_0_i_5_n_0\,
      I2 => \axi_slv_rsp_b_resp[1]_INST_0_i_6_n_0\,
      I3 => \status_cnt_q_reg[1]_4\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3_n_0\,
      I5 => \axi_slv_rsp_b_id[0]_INST_0_i_6_n_0\,
      O => \^counter_q_reg[4]_0\
    );
\counter_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => axi_slv_req_aw_len(1),
      I1 => axi_slv_req_aw_len(0),
      I2 => \counter_q_reg[8]_2\,
      I3 => \^counter_q_reg[8]_0\(0),
      I4 => \^counter_q_reg[8]_0\(1),
      O => \counter_q[1]_i_1__0_n_0\
    );
\counter_q[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0000D"
    )
        port map (
      I0 => \counter_q_reg[8]_2\,
      I1 => axi_slv_req_aw_len_2_sn_1,
      I2 => \^counter_q_reg[8]_0\(0),
      I3 => \^counter_q_reg[8]_0\(1),
      I4 => \^counter_q_reg[8]_0\(2),
      O => \counter_q[2]_i_1__0_n_0\
    );
\counter_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => axi_slv_req_aw_len(2),
      I1 => axi_slv_req_aw_len(0),
      I2 => axi_slv_req_aw_len(1),
      O => axi_slv_req_aw_len_2_sn_1
    );
\counter_q[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD00000000D"
    )
        port map (
      I0 => \counter_q_reg[8]_2\,
      I1 => axi_slv_req_aw_len_3_sn_1,
      I2 => \^counter_q_reg[8]_0\(2),
      I3 => \^counter_q_reg[8]_0\(1),
      I4 => \^counter_q_reg[8]_0\(0),
      I5 => \^counter_q_reg[8]_0\(3),
      O => \counter_q[3]_i_1__0_n_0\
    );
\counter_q[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => axi_slv_req_aw_len(3),
      I1 => axi_slv_req_aw_len(1),
      I2 => axi_slv_req_aw_len(0),
      I3 => axi_slv_req_aw_len(2),
      O => axi_slv_req_aw_len_3_sn_1
    );
\counter_q[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
        port map (
      I0 => \counter_q_reg[8]_2\,
      I1 => \^axi_slv_req_aw_len[4]_0\,
      I2 => \counter_q[4]_i_2_n_0\,
      I3 => \^counter_q_reg[8]_0\(4),
      O => \counter_q[4]_i_1__0_n_0\
    );
\counter_q[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_q_reg[8]_0\(3),
      I1 => \^counter_q_reg[8]_0\(0),
      I2 => \^counter_q_reg[8]_0\(1),
      I3 => \^counter_q_reg[8]_0\(2),
      O => \counter_q[4]_i_2_n_0\
    );
\counter_q[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => axi_slv_req_aw_len(4),
      I1 => axi_slv_req_aw_len(2),
      I2 => axi_slv_req_aw_len(0),
      I3 => axi_slv_req_aw_len(1),
      I4 => axi_slv_req_aw_len(3),
      O => \^axi_slv_req_aw_len[4]_0\
    );
\counter_q[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
        port map (
      I0 => \counter_q_reg[8]_2\,
      I1 => \^axi_slv_req_aw_len[5]_2\,
      I2 => \counter_q[5]_i_2_n_0\,
      I3 => \^counter_q_reg[8]_0\(5),
      O => \counter_q[5]_i_1__0_n_0\
    );
\counter_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_q_reg[8]_0\(4),
      I1 => \^counter_q_reg[8]_0\(2),
      I2 => \^counter_q_reg[8]_0\(1),
      I3 => \^counter_q_reg[8]_0\(0),
      I4 => \^counter_q_reg[8]_0\(3),
      O => \counter_q[5]_i_2_n_0\
    );
\counter_q[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => axi_slv_req_aw_len(5),
      I1 => axi_slv_req_aw_len(4),
      I2 => axi_slv_req_aw_len(3),
      I3 => axi_slv_req_aw_len(1),
      I4 => axi_slv_req_aw_len(0),
      I5 => axi_slv_req_aw_len(2),
      O => \^axi_slv_req_aw_len[5]_2\
    );
\counter_q[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D00007D"
    )
        port map (
      I0 => \counter_q_reg[8]_2\,
      I1 => axi_slv_req_aw_len(6),
      I2 => axi_slv_req_aw_len_4_sn_1,
      I3 => \counter_q[8]_i_3_n_0\,
      I4 => \counter_q_reg_n_0_[6]\,
      O => \counter_q[6]_i_1__0_n_0\
    );
\counter_q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_slv_req_aw_len(4),
      I1 => axi_slv_req_aw_len(3),
      I2 => axi_slv_req_aw_len(1),
      I3 => axi_slv_req_aw_len(0),
      I4 => axi_slv_req_aw_len(2),
      I5 => axi_slv_req_aw_len(5),
      O => axi_slv_req_aw_len_4_sn_1
    );
\counter_q[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E100E1E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[6]\,
      I1 => \counter_q[8]_i_3_n_0\,
      I2 => \counter_q_reg_n_0_[7]\,
      I3 => axi_slv_req_aw_len_7_sn_1,
      I4 => \counter_q_reg[8]_2\,
      O => \counter_q[7]_i_1__0_n_0\
    );
\counter_q[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => axi_slv_req_aw_len(7),
      I1 => axi_slv_req_aw_len_4_sn_1,
      I2 => axi_slv_req_aw_len(6),
      O => axi_slv_req_aw_len_7_sn_1
    );
\counter_q[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => axi_slv_req_aw_len_6_sn_1,
      I1 => \counter_q_reg[8]_2\,
      I2 => \^counter_q_reg[8]_0\(6),
      I3 => \counter_q_reg_n_0_[6]\,
      I4 => \counter_q_reg_n_0_[7]\,
      I5 => \counter_q[8]_i_3_n_0\,
      O => \counter_q[8]_i_2__0_n_0\
    );
\counter_q[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^counter_q_reg[8]_0\(5),
      I1 => \^counter_q_reg[8]_0\(3),
      I2 => \^counter_q_reg[8]_0\(0),
      I3 => \^counter_q_reg[8]_0\(1),
      I4 => \^counter_q_reg[8]_0\(2),
      I5 => \^counter_q_reg[8]_0\(4),
      O => \counter_q[8]_i_3_n_0\
    );
\counter_q[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => axi_slv_req_aw_len_4_sn_1,
      I1 => axi_slv_req_aw_len(6),
      I2 => axi_slv_req_aw_len(7),
      O => axi_slv_req_aw_len_6_sn_1
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[8]_3\(0),
      CLR => \counter_q_reg[8]_4\,
      D => \counter_q_reg[0]_3\(0),
      Q => \^counter_q_reg[8]_0\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[8]_3\(0),
      CLR => \counter_q_reg[8]_4\,
      D => \counter_q[1]_i_1__0_n_0\,
      Q => \^counter_q_reg[8]_0\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[8]_3\(0),
      CLR => \counter_q_reg[8]_4\,
      D => \counter_q[2]_i_1__0_n_0\,
      Q => \^counter_q_reg[8]_0\(2)
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[8]_3\(0),
      CLR => \counter_q_reg[8]_4\,
      D => \counter_q[3]_i_1__0_n_0\,
      Q => \^counter_q_reg[8]_0\(3)
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[8]_3\(0),
      CLR => \counter_q_reg[8]_4\,
      D => \counter_q[4]_i_1__0_n_0\,
      Q => \^counter_q_reg[8]_0\(4)
    );
\counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[8]_3\(0),
      CLR => \counter_q_reg[8]_4\,
      D => \counter_q[5]_i_1__0_n_0\,
      Q => \^counter_q_reg[8]_0\(5)
    );
\counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[8]_3\(0),
      CLR => \counter_q_reg[8]_4\,
      D => \counter_q[6]_i_1__0_n_0\,
      Q => \counter_q_reg_n_0_[6]\
    );
\counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[8]_3\(0),
      CLR => \counter_q_reg[8]_4\,
      D => \counter_q[7]_i_1__0_n_0\,
      Q => \counter_q_reg_n_0_[7]\
    );
\counter_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[8]_3\(0),
      CLR => \counter_q_reg[8]_4\,
      D => \counter_q[8]_i_2__0_n_0\,
      Q => \^counter_q_reg[8]_0\(6)
    );
\err_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7FFFFFFF7FF"
    )
        port map (
      I0 => \^axi_slv_req_aw_len[5]_0\,
      I1 => \err_q_reg[1]_0\,
      I2 => \err_q_reg[1]_1\,
      I3 => \err_q_reg[1]_2\,
      I4 => \err_q_reg[1]_3\,
      I5 => \err_q_reg[1]_4\,
      O => \^mem_q_reg[0]\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000155555555"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_5_n_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\,
      O => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \^counter_q_reg[8]_0\(1),
      I1 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(1),
      I2 => \^counter_q_reg[8]_0\(0),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      I4 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(0),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I1 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(3),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      I3 => \^counter_q_reg[8]_0\(3),
      I4 => \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(2),
      I5 => \^counter_q_reg[8]_0\(2),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_5_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_q_reg_n_0_[6]\,
      I1 => \counter_q_reg_n_0_[7]\,
      O => \counter_q_reg[6]_0\
    );
\gen_data_ffs[0].linked_data_q[0][data][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^counter_q_reg[4]_1\,
      I1 => \^axi_slv_req_aw_len[5]_0\,
      I2 => linked_data_free(0),
      O => linked_data_d
    );
\gen_data_ffs[1].linked_data_q[1][free]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^counter_q_reg[4]_1\,
      I1 => \^axi_slv_req_aw_len[5]_0\,
      I2 => linked_data_free(0),
      O => \gen_data_ffs[0].linked_data_q_reg[0][free]\
    );
\gen_ht_ffs[1].head_tail_q[1][free]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_slv_req_aw_len[5]_0\,
      I1 => \gen_ht_ffs[1].head_tail_q_reg[1][free]__0\,
      O => axi_slv_req_aw_len_5_sn_1
    );
\gen_ht_ffs[1].head_tail_q[1][head][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^counter_q_reg[4]_1\,
      I1 => \gen_ht_ffs[1].head_tail_q_reg[1][free]__0\,
      O => \counter_q_reg[4]_3\
    );
\mem_q[0][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \mem_q_reg[1][0]\,
      I1 => \mem_q_reg[1][addr][5]_0\,
      I2 => \^state_q_reg\,
      I3 => axi_slv_req_aw_id(0),
      O => \splitted_req[aw][id]\
    );
\mem_q[0][addr][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^state_q_reg\,
      I1 => axi_slv_req_aw_addr(0),
      I2 => \mem_q_reg[1][addr][5]\(0),
      I3 => \mem_q_reg[1][addr][5]_0\,
      O => \axi_slv_req_aw_addr[5]\(0)
    );
\mem_q[0][addr][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^state_q_reg\,
      I1 => axi_slv_req_aw_addr(1),
      I2 => \mem_q_reg[1][addr][5]\(1),
      I3 => \mem_q_reg[1][addr][5]_0\,
      O => \axi_slv_req_aw_addr[5]\(1)
    );
\mem_q[0][addr][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^state_q_reg\,
      I1 => axi_slv_req_aw_addr(2),
      I2 => \mem_q_reg[1][addr][5]\(2),
      I3 => \mem_q_reg[1][addr][5]_0\,
      O => \axi_slv_req_aw_addr[5]\(2)
    );
\mem_q[0][addr][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \mem_q_reg[1][addr][5]\(3),
      I1 => \mem_q_reg[1][addr][5]_0\,
      I2 => \^state_q_reg\,
      I3 => axi_slv_req_aw_addr(3),
      O => \axi_slv_req_aw_addr[5]\(3)
    );
\mem_q[0][addr][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^state_q_reg\,
      I1 => axi_slv_req_aw_addr(4),
      I2 => \mem_q_reg[1][addr][5]\(4),
      I3 => \mem_q_reg[1][addr][5]_0\,
      O => \axi_slv_req_aw_addr[5]\(4)
    );
\mem_q[0][addr][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^state_q_reg\,
      I1 => axi_slv_req_aw_addr(5),
      I2 => \mem_q_reg[1][addr][5]\(5),
      I3 => \mem_q_reg[1][addr][5]_0\,
      O => \axi_slv_req_aw_addr[5]\(5)
    );
state_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F11FF11"
    )
        port map (
      I0 => \^state_q_reg\,
      I1 => state_q_reg_2,
      I2 => state_q_reg_1,
      I3 => \mem_q_reg[1][addr][5]_0\,
      I4 => state_q_reg_4,
      O => state_q_reg_0
    );
\status_cnt_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABF2A3F5540D5C0"
    )
        port map (
      I0 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I1 => \status_cnt_q_reg[1]\,
      I2 => \status_cnt_q_reg[1]_0\,
      I3 => \^counter_q_reg[4]_0\,
      I4 => \status_cnt_q_reg[1]_1\,
      I5 => write_pointer_q0_1,
      O => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0)
    );
\status_cnt_q[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540D5C0AABF2A3F"
    )
        port map (
      I0 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I1 => \status_cnt_q_reg[1]\,
      I2 => \status_cnt_q_reg[1]_0\,
      I3 => \^counter_q_reg[4]_0\,
      I4 => \status_cnt_q_reg[1]_1\,
      I5 => \status_cnt_q_reg[1]_2\,
      O => D(0)
    );
\status_cnt_q[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540D5C0AABF2A3F"
    )
        port map (
      I0 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I1 => \status_cnt_q_reg[1]\,
      I2 => \status_cnt_q_reg[1]_0\,
      I3 => \^counter_q_reg[4]_0\,
      I4 => \status_cnt_q_reg[1]_1\,
      I5 => \status_cnt_q_reg[1]_3\,
      O => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0)
    );
\w_cnt_q[cnt][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D000"
    )
        port map (
      I0 => \^axi_slv_req_aw_len[5]_0\,
      I1 => write_pointer_n06_out,
      I2 => axi_slv_rsp_aw_ready_0,
      I3 => axi_slv_req_aw_valid,
      I4 => axi_slv_req_aw_atop(0),
      I5 => axi_slv_req_aw_atop(1),
      O => axi_slv_req_aw_valid_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_18\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[6]_0\ : out STD_LOGIC;
    \err_q_reg[1]\ : out STD_LOGIC;
    state_q_reg : out STD_LOGIC;
    \counter_q_reg[6]_1\ : out STD_LOGIC;
    \counter_q_reg[6]_2\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[5]_0\ : out STD_LOGIC;
    \counter_q_reg[6]_3\ : out STD_LOGIC;
    \err_q_reg[1]_0\ : in STD_LOGIC;
    \err_q_reg[1]_1\ : in STD_LOGIC;
    err_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[8]_0\ : in STD_LOGIC;
    sel_aw_unsupported : in STD_LOGIC;
    \counter_q_reg[8]_1\ : in STD_LOGIC;
    \counter_q_reg[8]_2\ : in STD_LOGIC;
    \counter_q_reg[8]_3\ : in STD_LOGIC;
    \counter_q_reg[8]_4\ : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[2]_0\ : in STD_LOGIC;
    \counter_q_reg[3]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[5]_1\ : in STD_LOGIC;
    \counter_q_reg[6]_4\ : in STD_LOGIC;
    \counter_q_reg[7]_0\ : in STD_LOGIC;
    \counter_q_reg[7]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[8]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_18\ : entity is "delta_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \counter_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_q[5]_i_3_n_0\ : STD_LOGIC;
  signal \counter_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \^counter_q_reg[6]_0\ : STD_LOGIC;
  signal \^counter_q_reg[6]_1\ : STD_LOGIC;
  signal \^counter_q_reg[6]_2\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[8]\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^state_q_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of b_state_q_i_5 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \counter_q[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \counter_q[5]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \counter_q[6]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \counter_q[8]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \counter_q[8]_i_8\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \err_q[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \gen_data_ffs[0].linked_data_q[0][data][0]_i_3\ : label is "soft_lutpair170";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_q_reg[6]_0\ <= \^counter_q_reg[6]_0\;
  \counter_q_reg[6]_1\ <= \^counter_q_reg[6]_1\;
  \counter_q_reg[6]_2\ <= \^counter_q_reg[6]_2\;
  state_q_reg <= \^state_q_reg\;
b_state_q_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_q_reg_n_0_[6]\,
      I1 => \counter_q_reg_n_0_[7]\,
      O => \counter_q_reg[6]_3\
    );
\counter_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => axi_slv_req_aw_len(0),
      I1 => \^counter_q_reg[6]_2\,
      I2 => \^q\(0),
      O => p_0_in1_in(0)
    );
\counter_q[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => axi_slv_req_aw_len(0),
      I1 => \^counter_q_reg[6]_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(0),
      O => D(0)
    );
\counter_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => axi_slv_req_aw_len(1),
      I1 => axi_slv_req_aw_len(0),
      I2 => \^counter_q_reg[6]_2\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => p_0_in1_in(1)
    );
\counter_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0000D"
    )
        port map (
      I0 => \^counter_q_reg[6]_2\,
      I1 => \counter_q_reg[2]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => p_0_in1_in(2)
    );
\counter_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD00000000D"
    )
        port map (
      I0 => \^counter_q_reg[6]_2\,
      I1 => \counter_q_reg[3]_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => p_0_in1_in(3)
    );
\counter_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
        port map (
      I0 => \^counter_q_reg[6]_2\,
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q[4]_i_3_n_0\,
      I3 => \^q\(4),
      O => p_0_in1_in(4)
    );
\counter_q[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \counter_q[4]_i_3_n_0\
    );
\counter_q[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
        port map (
      I0 => \^counter_q_reg[6]_2\,
      I1 => \counter_q_reg[5]_1\,
      I2 => \counter_q[5]_i_3_n_0\,
      I3 => \^q\(5),
      O => p_0_in1_in(5)
    );
\counter_q[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \counter_q[5]_i_3_n_0\
    );
\counter_q[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D00007D"
    )
        port map (
      I0 => \^counter_q_reg[6]_2\,
      I1 => axi_slv_req_aw_len(2),
      I2 => \counter_q_reg[6]_4\,
      I3 => \counter_q[8]_i_7_n_0\,
      I4 => \counter_q_reg_n_0_[6]\,
      O => p_0_in1_in(6)
    );
\counter_q[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^counter_q_reg[6]_1\,
      I1 => \counter_q_reg[7]_1\,
      O => \^counter_q_reg[6]_2\
    );
\counter_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F00FFF00F00E"
    )
        port map (
      I0 => \counter_q_reg[7]_0\,
      I1 => \counter_q_reg_n_0_[8]\,
      I2 => \counter_q[8]_i_7_n_0\,
      I3 => \counter_q_reg_n_0_[7]\,
      I4 => \counter_q_reg_n_0_[6]\,
      I5 => \counter_q_reg[7]_1\,
      O => p_0_in1_in(7)
    );
\counter_q[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^counter_q_reg[6]_0\,
      I1 => \err_q_reg[1]_0\,
      O => E(0)
    );
\counter_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \counter_q_reg[8]_0\,
      I1 => \^state_q_reg\,
      I2 => \counter_q_reg_n_0_[8]\,
      I3 => \counter_q_reg_n_0_[6]\,
      I4 => \counter_q_reg_n_0_[7]\,
      I5 => \counter_q[8]_i_7_n_0\,
      O => p_0_in1_in(8)
    );
\counter_q[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^counter_q_reg[6]_1\,
      I1 => sel_aw_unsupported,
      I2 => \counter_q_reg[8]_1\,
      I3 => \counter_q_reg[8]_2\,
      I4 => \counter_q_reg[8]_3\,
      I5 => \counter_q_reg[8]_4\,
      O => \^state_q_reg\
    );
\counter_q[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \counter_q[8]_i_7_n_0\
    );
\counter_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[6]\,
      I1 => \counter_q_reg_n_0_[7]\,
      I2 => \counter_q[8]_i_7_n_0\,
      I3 => \counter_q_reg_n_0_[8]\,
      O => \^counter_q_reg[6]_1\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[8]_5\,
      D => p_0_in1_in(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[8]_5\,
      D => p_0_in1_in(1),
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[8]_5\,
      D => p_0_in1_in(2),
      Q => \^q\(2)
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[8]_5\,
      D => p_0_in1_in(3),
      Q => \^q\(3)
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[8]_5\,
      D => p_0_in1_in(4),
      Q => \^q\(4)
    );
\counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[8]_5\,
      D => p_0_in1_in(5),
      Q => \^q\(5)
    );
\counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[8]_5\,
      D => p_0_in1_in(6),
      Q => \counter_q_reg_n_0_[6]\
    );
\counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[8]_5\,
      D => p_0_in1_in(7),
      Q => \counter_q_reg_n_0_[7]\
    );
\counter_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[8]_5\,
      D => p_0_in1_in(8),
      Q => \counter_q_reg_n_0_[8]\
    );
\err_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5501"
    )
        port map (
      I0 => \^counter_q_reg[6]_0\,
      I1 => \err_q_reg[1]_0\,
      I2 => \err_q_reg[1]_1\,
      I3 => err_q(0),
      O => \err_q_reg[1]\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFAFFFACCFA"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1),
      I1 => \^q\(5),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      I3 => \err_q_reg[1]_0\,
      I4 => \counter_q_reg_n_0_[7]\,
      I5 => \counter_q_reg_n_0_[6]\,
      O => \counter_q_reg[5]_0\
    );
\gen_data_ffs[0].linked_data_q[0][data][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_q_reg[6]_1\,
      I1 => \counter_q_reg[7]_1\,
      O => \^counter_q_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_23\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \counter_q_reg[8]_0\ : out STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_q_reg[8]_1\ : in STD_LOGIC;
    \counter_q_reg[2]_0\ : in STD_LOGIC;
    \counter_q_reg[3]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[5]_0\ : in STD_LOGIC;
    \counter_q_reg[8]_2\ : in STD_LOGIC;
    \state_q_i_2__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[8]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_23\ : entity is "delta_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_slv_rsp_r_last_INST_0_i_8_n_0 : STD_LOGIC;
  signal \counter_q[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_q[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_q[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_q[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_q[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_q[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_q[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_q[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_q[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \counter_q[5]_i_2__0\ : label is "soft_lutpair145";
begin
  Q(0) <= \^q\(0);
axi_slv_rsp_r_last_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[5]\,
      I3 => \counter_q_reg_n_0_[7]\,
      I4 => axi_slv_rsp_r_last_INST_0_i_8_n_0,
      O => \counter_q_reg[1]_0\
    );
axi_slv_rsp_r_last_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[4]\,
      I1 => \counter_q_reg_n_0_[3]\,
      I2 => \counter_q_reg_n_0_[6]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => axi_slv_rsp_r_last_INST_0_i_8_n_0
    );
\counter_q[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => axi_slv_req_ar_len(1),
      I1 => axi_slv_req_ar_len(0),
      I2 => \counter_q_reg[8]_1\,
      I3 => \^q\(0),
      I4 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__6_n_0\
    );
\counter_q[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \counter_q_reg[2]_0\,
      I1 => \counter_q_reg[8]_1\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg_n_0_[1]\,
      I4 => \^q\(0),
      O => \counter_q[2]_i_1__2_n_0\
    );
\counter_q[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \counter_q_reg[3]_0\,
      I1 => \counter_q_reg[8]_1\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[3]_i_1__2_n_0\
    );
\counter_q[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \counter_q_reg[4]_0\,
      I1 => \counter_q_reg[8]_1\,
      I2 => \counter_q_reg_n_0_[4]\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q[5]_i_2__0_n_0\,
      O => \counter_q[4]_i_1__2_n_0\
    );
\counter_q[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => \counter_q_reg[5]_0\,
      I1 => \counter_q_reg[8]_1\,
      I2 => \counter_q_reg_n_0_[5]\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[4]\,
      I5 => \counter_q[5]_i_2__0_n_0\,
      O => \counter_q[5]_i_1__2_n_0\
    );
\counter_q[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[5]_i_2__0_n_0\
    );
\counter_q[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => axi_slv_req_ar_len(2),
      I1 => \counter_q_reg[8]_2\,
      I2 => \counter_q_reg[8]_1\,
      I3 => \counter_q_reg_n_0_[6]\,
      I4 => \counter_q[6]_i_2__0_n_0\,
      O => \counter_q[6]_i_1__2_n_0\
    );
\counter_q[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[4]\,
      I2 => \counter_q_reg_n_0_[1]\,
      I3 => \^q\(0),
      I4 => \counter_q_reg_n_0_[2]\,
      I5 => \counter_q_reg_n_0_[5]\,
      O => \counter_q[6]_i_2__0_n_0\
    );
\counter_q[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A006AFF6AFF6A00"
    )
        port map (
      I0 => axi_slv_req_ar_len(3),
      I1 => \counter_q_reg[8]_2\,
      I2 => axi_slv_req_ar_len(2),
      I3 => \counter_q_reg[8]_1\,
      I4 => \counter_q_reg_n_0_[7]\,
      I5 => \counter_q[7]_i_2__0_n_0\,
      O => \counter_q[7]_i_1__2_n_0\
    );
\counter_q[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \counter_q_reg_n_0_[5]\,
      I1 => \counter_q[5]_i_2__0_n_0\,
      I2 => \counter_q_reg_n_0_[4]\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[6]\,
      O => \counter_q[7]_i_2__0_n_0\
    );
\counter_q[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800080FF80FF8000"
    )
        port map (
      I0 => axi_slv_req_ar_len(3),
      I1 => \counter_q_reg[8]_2\,
      I2 => axi_slv_req_ar_len(2),
      I3 => \counter_q_reg[8]_1\,
      I4 => \counter_q_reg_n_0_[8]\,
      I5 => \counter_q[8]_i_3__1_n_0\,
      O => \counter_q[8]_i_2__1_n_0\
    );
\counter_q[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \counter_q_reg_n_0_[6]\,
      I1 => \counter_q_reg_n_0_[3]\,
      I2 => \counter_q_reg_n_0_[4]\,
      I3 => \counter_q[5]_i_2__0_n_0\,
      I4 => \counter_q_reg_n_0_[5]\,
      I5 => \counter_q_reg_n_0_[7]\,
      O => \counter_q[8]_i_3__1_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_3\,
      D => D(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_3\,
      D => \counter_q[1]_i_1__6_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_3\,
      D => \counter_q[2]_i_1__2_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_3\,
      D => \counter_q[3]_i_1__2_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_3\,
      D => \counter_q[4]_i_1__2_n_0\,
      Q => \counter_q_reg_n_0_[4]\
    );
\counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_3\,
      D => \counter_q[5]_i_1__2_n_0\,
      Q => \counter_q_reg_n_0_[5]\
    );
\counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_3\,
      D => \counter_q[6]_i_1__2_n_0\,
      Q => \counter_q_reg_n_0_[6]\
    );
\counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_3\,
      D => \counter_q[7]_i_1__2_n_0\,
      Q => \counter_q_reg_n_0_[7]\
    );
\counter_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_3\,
      D => \counter_q[8]_i_2__1_n_0\,
      Q => \counter_q_reg_n_0_[8]\
    );
state_q_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \state_q_i_2__0\,
      I1 => \counter_q_reg_n_0_[8]\,
      I2 => \counter_q_reg_n_0_[6]\,
      I3 => \counter_q[6]_i_2__0_n_0\,
      I4 => \counter_q_reg_n_0_[7]\,
      O => \counter_q_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_24\ is
  port (
    axi_slv_req_ar_len_4_sp_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[8]_0\ : out STD_LOGIC;
    \counter_q_reg[8]_1\ : out STD_LOGIC;
    \counter_q_reg[8]_2\ : out STD_LOGIC;
    axi_slv_req_ar_len_2_sp_1 : out STD_LOGIC;
    axi_slv_req_ar_len_3_sp_1 : out STD_LOGIC;
    \axi_slv_req_ar_len[4]_0\ : out STD_LOGIC;
    axi_slv_req_ar_len_5_sp_1 : out STD_LOGIC;
    \axi_slv_req_ar_len[2]_0\ : out STD_LOGIC;
    \counter_q_reg[2]_0\ : out STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[8]_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[8]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_24\ : entity is "delta_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_24\ is
  signal \ax_q[id][0]_i_3_n_0\ : STD_LOGIC;
  signal \^axi_slv_req_ar_len[4]_0\ : STD_LOGIC;
  signal axi_slv_req_ar_len_2_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_3_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_4_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_5_sn_1 : STD_LOGIC;
  signal axi_slv_rsp_r_last_INST_0_i_7_n_0 : STD_LOGIC;
  signal \counter_q[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter_q[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter_q[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \counter_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \^counter_q_reg[8]_0\ : STD_LOGIC;
  signal \^counter_q_reg[8]_1\ : STD_LOGIC;
  signal \^counter_q_reg[8]_2\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[8]\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ax_q[id][0]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ax_q[id][0]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__5\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__7\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \counter_q[2]_i_2__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \counter_q[5]_i_3__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \counter_q[7]_i_1__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \counter_q[7]_i_2__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \counter_q[8]_i_4__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \counter_q[8]_i_6\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_data_ffs[0].linked_data_q[0][data][0]_i_3__0\ : label is "soft_lutpair144";
begin
  \axi_slv_req_ar_len[4]_0\ <= \^axi_slv_req_ar_len[4]_0\;
  axi_slv_req_ar_len_2_sp_1 <= axi_slv_req_ar_len_2_sn_1;
  axi_slv_req_ar_len_3_sp_1 <= axi_slv_req_ar_len_3_sn_1;
  axi_slv_req_ar_len_4_sp_1 <= axi_slv_req_ar_len_4_sn_1;
  axi_slv_req_ar_len_5_sp_1 <= axi_slv_req_ar_len_5_sn_1;
  \counter_q_reg[8]_0\ <= \^counter_q_reg[8]_0\;
  \counter_q_reg[8]_1\ <= \^counter_q_reg[8]_1\;
  \counter_q_reg[8]_2\ <= \^counter_q_reg[8]_2\;
\ax_q[id][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => axi_slv_req_ar_len(2),
      I1 => axi_slv_req_ar_len(3),
      I2 => axi_slv_req_ar_len(1),
      I3 => axi_slv_req_ar_len(0),
      I4 => \ax_q[id][0]_i_3_n_0\,
      O => \axi_slv_req_ar_len[2]_0\
    );
\ax_q[id][0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => axi_slv_req_ar_len(4),
      I1 => axi_slv_req_ar_len(6),
      I2 => axi_slv_req_ar_len(7),
      I3 => axi_slv_req_ar_len(5),
      O => \ax_q[id][0]_i_3_n_0\
    );
axi_slv_rsp_r_last_INST_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[2]\,
      I1 => \counter_q_reg_n_0_[4]\,
      I2 => \counter_q_reg_n_0_[5]\,
      I3 => \counter_q_reg_n_0_[6]\,
      I4 => axi_slv_rsp_r_last_INST_0_i_7_n_0,
      O => \counter_q_reg[2]_0\
    );
axi_slv_rsp_r_last_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \counter_q_reg_n_0_[7]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[0]\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => axi_slv_rsp_r_last_INST_0_i_7_n_0
    );
\counter_q[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => axi_slv_req_ar_len(0),
      I1 => \^counter_q_reg[8]_0\,
      I2 => Q(0),
      O => D(0)
    );
\counter_q[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => axi_slv_req_ar_len(0),
      I1 => \^counter_q_reg[8]_2\,
      I2 => \counter_q_reg_n_0_[0]\,
      O => p_0_in1_in(0)
    );
\counter_q[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => axi_slv_req_ar_len(1),
      I1 => axi_slv_req_ar_len(0),
      I2 => \^counter_q_reg[8]_2\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => p_0_in1_in(1)
    );
\counter_q[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => axi_slv_req_ar_len_2_sn_1,
      I1 => \^counter_q_reg[8]_2\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg_n_0_[1]\,
      I4 => \counter_q_reg_n_0_[0]\,
      O => p_0_in1_in(2)
    );
\counter_q[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => axi_slv_req_ar_len(2),
      I1 => axi_slv_req_ar_len(0),
      I2 => axi_slv_req_ar_len(1),
      O => axi_slv_req_ar_len_2_sn_1
    );
\counter_q[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => axi_slv_req_ar_len_3_sn_1,
      I1 => \^counter_q_reg[8]_2\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => p_0_in1_in(3)
    );
\counter_q[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => axi_slv_req_ar_len(3),
      I1 => axi_slv_req_ar_len(2),
      I2 => axi_slv_req_ar_len(1),
      I3 => axi_slv_req_ar_len(0),
      O => axi_slv_req_ar_len_3_sn_1
    );
\counter_q[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^axi_slv_req_ar_len[4]_0\,
      I1 => \^counter_q_reg[8]_2\,
      I2 => \counter_q_reg_n_0_[4]\,
      I3 => \counter_q[4]_i_3__0_n_0\,
      O => p_0_in1_in(4)
    );
\counter_q[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => axi_slv_req_ar_len(4),
      I1 => axi_slv_req_ar_len(0),
      I2 => axi_slv_req_ar_len(1),
      I3 => axi_slv_req_ar_len(2),
      I4 => axi_slv_req_ar_len(3),
      O => \^axi_slv_req_ar_len[4]_0\
    );
\counter_q[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[0]\,
      I3 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_3__0_n_0\
    );
\counter_q[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => axi_slv_req_ar_len_5_sn_1,
      I1 => \^counter_q_reg[8]_2\,
      I2 => \counter_q_reg_n_0_[5]\,
      I3 => \counter_q[5]_i_3__0_n_0\,
      O => p_0_in1_in(5)
    );
\counter_q[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => axi_slv_req_ar_len(5),
      I1 => axi_slv_req_ar_len(4),
      I2 => axi_slv_req_ar_len(3),
      I3 => axi_slv_req_ar_len(2),
      I4 => axi_slv_req_ar_len(1),
      I5 => axi_slv_req_ar_len(0),
      O => axi_slv_req_ar_len_5_sn_1
    );
\counter_q[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[4]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[0]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[5]_i_3__0_n_0\
    );
\counter_q[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => axi_slv_req_ar_len(6),
      I1 => axi_slv_req_ar_len_4_sn_1,
      I2 => \^counter_q_reg[8]_2\,
      I3 => \counter_q_reg_n_0_[6]\,
      I4 => \counter_q[7]_i_3_n_0\,
      O => p_0_in1_in(6)
    );
\counter_q[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \counter_q[7]_i_2__2_n_0\,
      I1 => \^counter_q_reg[8]_2\,
      I2 => \counter_q_reg_n_0_[7]\,
      I3 => \counter_q_reg_n_0_[6]\,
      I4 => \counter_q[7]_i_3_n_0\,
      O => p_0_in1_in(7)
    );
\counter_q[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => axi_slv_req_ar_len(7),
      I1 => axi_slv_req_ar_len_4_sn_1,
      I2 => axi_slv_req_ar_len(6),
      O => \counter_q[7]_i_2__2_n_0\
    );
\counter_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[0]\,
      I3 => \counter_q_reg_n_0_[1]\,
      I4 => \counter_q_reg_n_0_[4]\,
      I5 => \counter_q_reg_n_0_[5]\,
      O => \counter_q[7]_i_3_n_0\
    );
\counter_q[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800080FF80FF8000"
    )
        port map (
      I0 => axi_slv_req_ar_len(7),
      I1 => axi_slv_req_ar_len_4_sn_1,
      I2 => axi_slv_req_ar_len(6),
      I3 => \^counter_q_reg[8]_2\,
      I4 => \counter_q_reg_n_0_[8]\,
      I5 => \counter_q[8]_i_6_n_0\,
      O => p_0_in1_in(8)
    );
\counter_q[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_q_reg[8]_1\,
      I1 => \counter_q_reg[8]_3\,
      O => \^counter_q_reg[8]_2\
    );
\counter_q[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_slv_req_ar_len(4),
      I1 => axi_slv_req_ar_len(3),
      I2 => axi_slv_req_ar_len(2),
      I3 => axi_slv_req_ar_len(1),
      I4 => axi_slv_req_ar_len(0),
      I5 => axi_slv_req_ar_len(5),
      O => axi_slv_req_ar_len_4_sn_1
    );
\counter_q[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \counter_q_reg_n_0_[6]\,
      I1 => \counter_q[7]_i_3_n_0\,
      I2 => \counter_q_reg_n_0_[7]\,
      O => \counter_q[8]_i_6_n_0\
    );
\counter_q[8]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \counter_q_reg_n_0_[8]\,
      I1 => \counter_q_reg_n_0_[7]\,
      I2 => \counter_q[7]_i_3_n_0\,
      I3 => \counter_q_reg_n_0_[6]\,
      O => \^counter_q_reg[8]_1\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_4\,
      D => p_0_in1_in(0),
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_4\,
      D => p_0_in1_in(1),
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_4\,
      D => p_0_in1_in(2),
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_4\,
      D => p_0_in1_in(3),
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_4\,
      D => p_0_in1_in(4),
      Q => \counter_q_reg_n_0_[4]\
    );
\counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_4\,
      D => p_0_in1_in(5),
      Q => \counter_q_reg_n_0_[5]\
    );
\counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_4\,
      D => p_0_in1_in(6),
      Q => \counter_q_reg_n_0_[6]\
    );
\counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_4\,
      D => p_0_in1_in(7),
      Q => \counter_q_reg_n_0_[7]\
    );
\counter_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \counter_q_reg[8]_4\,
      D => p_0_in1_in(8),
      Q => \counter_q_reg_n_0_[8]\
    );
\gen_data_ffs[0].linked_data_q[0][data][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^counter_q_reg[8]_1\,
      I1 => \counter_q_reg[8]_3\,
      O => \^counter_q_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized0\ is
  port (
    \aw_to_send_q_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_valid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_to_send_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    \aw_to_send_q_reg[0]_0\ : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    \status_cnt_q_reg[2]\ : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized0\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized0\ is
  signal \^aw_to_send_q_reg[1]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_2__4\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_5\ : label is "soft_lutpair264";
begin
  \aw_to_send_q_reg[1]\ <= \^aw_to_send_q_reg[1]\;
\aw_to_send_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0E00F0EE0EEE0E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \aw_to_send_q_reg[0]_0\,
      I5 => \r_dp_rsp[first]\,
      O => \aw_to_send_q_reg[0]\(0)
    );
\aw_to_send_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF02000200FDFF"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \aw_to_send_q_reg[0]_0\,
      I3 => \r_dp_rsp[first]\,
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
axi_mst_req_aw_valid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \aw_to_send_q_reg[0]_0\,
      I3 => \r_dp_rsp[first]\,
      I4 => \status_cnt_q_reg_n_0_[1]\,
      I5 => \status_cnt_q_reg_n_0_[0]\,
      O => axi_mst_req_aw_valid
    );
\read_pointer_q[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \^aw_to_send_q_reg[1]\
    );
\status_cnt_q[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD0FFFF"
    )
        port map (
      I0 => \r_dp_rsp[first]\,
      I1 => \aw_to_send_q_reg[0]_0\,
      I2 => \^aw_to_send_q_reg[1]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => axi_mst_rsp_aw_ready,
      I5 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1__7_n_0\
    );
\status_cnt_q[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0FF2F2F2F002F"
    )
        port map (
      I0 => \r_dp_rsp[first]\,
      I1 => \aw_to_send_q_reg[0]_0\,
      I2 => \^aw_to_send_q_reg[1]\,
      I3 => \status_cnt_q_reg_n_0_[0]\,
      I4 => \status_cnt_q_reg_n_0_[1]\,
      I5 => axi_mst_rsp_aw_ready,
      O => \status_cnt_q[1]_i_1__3_n_0\
    );
\status_cnt_q[1]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"94"
    )
        port map (
      I0 => axi_mst_rsp_aw_ready,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[1]_i_2__4_n_0\
    );
\status_cnt_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666AAAAAAAAA"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => axi_mst_rsp_aw_ready,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \status_cnt_q_reg[2]\,
      I5 => \p_0_in__0\(0),
      O => E(0)
    );
\status_cnt_q[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q_reg[0]_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q[1]_i_1__3_n_0\,
      CLR => \status_cnt_q_reg[1]_0\,
      D => \status_cnt_q[0]_i_1__7_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q[1]_i_1__3_n_0\,
      CLR => \status_cnt_q_reg[1]_0\,
      D => \status_cnt_q[1]_i_2__4_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized0_11\ is
  port (
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    write_pointer_n06_out : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \mem_q_reg[0][0]_0\ : out STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[0][0]_1\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized0_11\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized0_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized0_11\ is
  signal \mem_q[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \^mem_q_reg[0][0]_0\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \^write_pointer_n06_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_slv_rsp_aw_ready_INST_0_i_2 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__17\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_2__6\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_4__1\ : label is "soft_lutpair209";
begin
  \mem_q_reg[0][0]_0\ <= \^mem_q_reg[0][0]_0\;
  \status_cnt_q_reg[1]_0\ <= \^status_cnt_q_reg[1]_0\;
  write_pointer_n06_out <= \^write_pointer_n06_out\;
axi_slv_rsp_aw_ready_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_1\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      O => \^write_pointer_n06_out\
    );
axi_slv_rsp_w_ready_INST_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q_reg[0]_0\
    );
\mem_q[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_slv_req_aw_id(0),
      I1 => \^write_pointer_n06_out\,
      I2 => \^mem_q_reg[0][0]_0\,
      O => \mem_q[0][0]_i_1_n_0\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]_1\,
      D => \mem_q[0][0]_i_1_n_0\,
      Q => \^mem_q_reg[0][0]_0\
    );
\status_cnt_q[0]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \^status_cnt_q_reg[1]_0\,
      I2 => write_pointer_q0,
      O => \status_cnt_q[0]_i_1__17_n_0\
    );
\status_cnt_q[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A6E"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => \status_cnt_q_reg[0]_1\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      I3 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[1]_i_1__0_n_0\
    );
\status_cnt_q[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4114"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \status_cnt_q_reg_n_0_[0]\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      I3 => write_pointer_q0,
      O => \status_cnt_q[1]_i_2__6_n_0\
    );
\status_cnt_q[1]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_1\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      O => \^status_cnt_q_reg[1]_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q[1]_i_1__0_n_0\,
      CLR => \mem_q_reg[0][0]_1\,
      D => \status_cnt_q[0]_i_1__17_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q[1]_i_1__0_n_0\,
      CLR => \mem_q_reg[0][0]_1\,
      D => \status_cnt_q[1]_i_2__6_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1\ is
  port (
    write_pointer_q : out STD_LOGIC;
    axi_slv_req_ar_len_4_sp_1 : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_id_0_sp_1 : out STD_LOGIC;
    \mem_q_reg[1][0]_0\ : out STD_LOGIC;
    r_state_q_reg : out STD_LOGIC;
    \mem_q_reg[1][0]_1\ : out STD_LOGIC;
    r_state_q_reg_0 : out STD_LOGIC;
    axi_slv_req_ar_len_3_sp_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[0][0]_0\ : in STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 4 downto 0 );
    read_pointer_q0 : in STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][id]\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0\ : in STD_LOGIC;
    r_state_q : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ax_d0_inferred__0/i__carry\ : in STD_LOGIC;
    axi_slv_req_ar_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_q_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_d0_inferred__0/i__carry_0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \splitted_req[ar][id]\ : in STD_LOGIC;
    \mem_q_reg[0][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_slv_req_ar_id_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_3_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_4_sn_1 : STD_LOGIC;
  signal \mem_q[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \^mem_q_reg[1][0]_0\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \^r_state_q_reg\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal \^write_pointer_q\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_slv_rsp_r_id[0]_INST_0_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of axi_slv_rsp_r_valid_INST_0_i_2 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of axi_slv_rsp_r_valid_INST_0_i_4 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mem_q[0][0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mem_q[1][0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \read_pointer_q[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of state_q_i_3 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_2__2\ : label is "soft_lutpair211";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  axi_slv_req_ar_id_0_sp_1 <= axi_slv_req_ar_id_0_sn_1;
  axi_slv_req_ar_len_3_sp_1 <= axi_slv_req_ar_len_3_sn_1;
  axi_slv_req_ar_len_4_sp_1 <= axi_slv_req_ar_len_4_sn_1;
  \mem_q_reg[1][0]_0\ <= \^mem_q_reg[1][0]_0\;
  r_state_q_reg <= \^r_state_q_reg\;
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
  write_pointer_q <= \^write_pointer_q\;
\ax_q[len][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => axi_slv_req_ar_len(3),
      I1 => axi_slv_req_ar_len(2),
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => axi_slv_req_ar_len(1),
      I4 => axi_slv_req_ar_len(0),
      O => axi_slv_req_ar_len_3_sn_1
    );
\ax_q[len][6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => axi_slv_req_ar_len(4),
      I1 => axi_slv_req_ar_len(0),
      I2 => axi_slv_req_ar_len(1),
      I3 => \^status_cnt_q_reg[0]_0\,
      I4 => axi_slv_req_ar_len(2),
      I5 => axi_slv_req_ar_len(3),
      O => axi_slv_req_ar_len_4_sn_1
    );
\axi_slv_rsp_r_id[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][0]\,
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg_n_0_[0][0]\,
      O => \^mem_q_reg[1][0]_0\
    );
axi_slv_rsp_r_valid_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => r_state_q,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(0),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => r_state_q_reg_0
    );
axi_slv_rsp_r_valid_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
        port map (
      I0 => r_state_q,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(0),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \^r_state_q_reg\
    );
axi_slv_rsp_r_valid_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF000047FFFFFF"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][0]\,
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg_n_0_[0][0]\,
      I3 => \^r_state_q_reg\,
      I4 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0\,
      I5 => axi_slv_req_ar_id(0),
      O => \mem_q_reg[1][0]_1\
    );
\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A500C3C3"
    )
        port map (
      I0 => \^mem_q_reg[1][0]_0\,
      I1 => axi_slv_req_ar_id(0),
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      I3 => \^r_state_q_reg\,
      I4 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0\,
      O => axi_slv_req_ar_id_0_sn_1
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => axi_slv_req_ar_addr(5),
      I1 => \ax_d0_inferred__0/i__carry\,
      I2 => axi_slv_req_ar_size(0),
      I3 => axi_slv_req_ar_size(2),
      I4 => \^status_cnt_q_reg[0]_0\,
      O => S(5)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => axi_slv_req_ar_addr(4),
      I1 => axi_slv_req_ar_size(0),
      I2 => \ax_d0_inferred__0/i__carry\,
      I3 => axi_slv_req_ar_size(2),
      I4 => \^status_cnt_q_reg[0]_0\,
      O => S(4)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => axi_slv_req_ar_addr(3),
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => \ax_d0_inferred__0/i__carry_0\,
      I3 => axi_slv_req_ar_size(1),
      I4 => axi_slv_req_ar_size(0),
      I5 => axi_slv_req_ar_size(2),
      O => S(3)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => axi_slv_req_ar_addr(2),
      I1 => axi_slv_req_ar_size(0),
      I2 => axi_slv_req_ar_size(2),
      I3 => \^status_cnt_q_reg[0]_0\,
      I4 => \ax_d0_inferred__0/i__carry_0\,
      I5 => axi_slv_req_ar_size(1),
      O => S(2)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9AAA"
    )
        port map (
      I0 => axi_slv_req_ar_addr(1),
      I1 => \ax_d0_inferred__0/i__carry\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => axi_slv_req_ar_size(0),
      I4 => axi_slv_req_ar_size(2),
      O => S(1)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
        port map (
      I0 => axi_slv_req_ar_addr(0),
      I1 => \ax_d0_inferred__0/i__carry\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => axi_slv_req_ar_size(0),
      I4 => axi_slv_req_ar_size(2),
      O => S(0)
    );
\mem_q[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \splitted_req[ar][id]\,
      I1 => \^write_pointer_q\,
      I2 => \mem_q_reg[0][0]_1\,
      I3 => \mem_q_reg_n_0_[0][0]\,
      O => \mem_q[0][0]_i_1_n_0\
    );
\mem_q[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \splitted_req[ar][id]\,
      I1 => \^write_pointer_q\,
      I2 => \mem_q_reg[0][0]_1\,
      I3 => \mem_q_reg_n_0_[1][0]\,
      O => \mem_q[1][0]_i_1_n_0\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[0][0]_i_1_n_0\,
      Q => \mem_q_reg_n_0_[0][0]\
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[1][0]_i_1_n_0\,
      Q => \mem_q_reg_n_0_[1][0]\
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_pointer_q0,
      I1 => \read_pointer_q_reg_n_0_[0]\,
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => \read_pointer_q_reg_n_0_[0]\
    );
state_q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => state_q_reg(0),
      I3 => state_q_reg(1),
      O => \^status_cnt_q_reg[0]_0\
    );
\status_cnt_q[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \status_cnt_q[0]_i_1__2_n_0\
    );
\status_cnt_q[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => read_pointer_q0,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \status_cnt_q[1]_i_2__2_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q_reg[1]_0\(0),
      CLR => \mem_q_reg[0][0]_0\,
      D => \status_cnt_q[0]_i_1__2_n_0\,
      Q => \^q\(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q_reg[1]_0\(0),
      CLR => \mem_q_reg[0][0]_0\,
      D => \status_cnt_q[1]_i_2__2_n_0\,
      Q => \^q\(1)
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \write_pointer_q_reg[0]_0\,
      Q => \^write_pointer_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opt_tf_q_reg[decouple_rw]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    axi_mst_req_aw_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_aw_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_aw_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[2][aw][burst][0]_0\ : in STD_LOGIC;
    \r_req[ar_req][burst]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_b_ready_INST_0_i_5_0 : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \mem_q_reg[2][aw][len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized10\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mem_q[0][aw][addr][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][aw][addr][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[2][aw][addr][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0][aw][addr]\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \mem_q_reg[0][aw][burst]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[0][aw][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[0][aw][size]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mem_q_reg[1][aw][addr]\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \mem_q_reg[1][aw][burst]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[1][aw][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[1][aw][size]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mem_q_reg[2][aw][addr]\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \mem_q_reg[2][aw][burst]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[2][aw][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[2][aw][size]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^p_0_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal read_pointer_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_q0 : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[2]_0\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_q[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_mst_req_aw_addr[30]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \axi_mst_req_aw_addr[31]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \read_pointer_q[0]_i_1__6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_2__5\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__15\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_4\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1__5\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1__4\ : label is "soft_lutpair263";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \p_0_in__0\(0) <= \^p_0_in__0\(0);
  \status_cnt_q_reg[2]_0\ <= \^status_cnt_q_reg[2]_0\;
\axi_mst_req_aw_addr[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(10),
      I1 => \mem_q_reg[0][aw][addr]\(10),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(10),
      O => axi_mst_req_aw_addr(8)
    );
\axi_mst_req_aw_addr[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(11),
      I1 => \mem_q_reg[0][aw][addr]\(11),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(11),
      O => axi_mst_req_aw_addr(9)
    );
\axi_mst_req_aw_addr[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(12),
      I1 => \mem_q_reg[0][aw][addr]\(12),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(12),
      O => axi_mst_req_aw_addr(10)
    );
\axi_mst_req_aw_addr[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(13),
      I1 => \mem_q_reg[0][aw][addr]\(13),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(13),
      O => axi_mst_req_aw_addr(11)
    );
\axi_mst_req_aw_addr[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(14),
      I1 => \mem_q_reg[0][aw][addr]\(14),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(14),
      O => axi_mst_req_aw_addr(12)
    );
\axi_mst_req_aw_addr[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(15),
      I1 => \mem_q_reg[0][aw][addr]\(15),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(15),
      O => axi_mst_req_aw_addr(13)
    );
\axi_mst_req_aw_addr[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(16),
      I1 => \mem_q_reg[0][aw][addr]\(16),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(16),
      O => axi_mst_req_aw_addr(14)
    );
\axi_mst_req_aw_addr[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(17),
      I1 => \mem_q_reg[0][aw][addr]\(17),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(17),
      O => axi_mst_req_aw_addr(15)
    );
\axi_mst_req_aw_addr[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(18),
      I1 => \mem_q_reg[0][aw][addr]\(18),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(18),
      O => axi_mst_req_aw_addr(16)
    );
\axi_mst_req_aw_addr[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(19),
      I1 => \mem_q_reg[0][aw][addr]\(19),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(19),
      O => axi_mst_req_aw_addr(17)
    );
\axi_mst_req_aw_addr[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(20),
      I1 => \mem_q_reg[0][aw][addr]\(20),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(20),
      O => axi_mst_req_aw_addr(18)
    );
\axi_mst_req_aw_addr[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(21),
      I1 => \mem_q_reg[0][aw][addr]\(21),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(21),
      O => axi_mst_req_aw_addr(19)
    );
\axi_mst_req_aw_addr[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(22),
      I1 => \mem_q_reg[0][aw][addr]\(22),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(22),
      O => axi_mst_req_aw_addr(20)
    );
\axi_mst_req_aw_addr[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(23),
      I1 => \mem_q_reg[0][aw][addr]\(23),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(23),
      O => axi_mst_req_aw_addr(21)
    );
\axi_mst_req_aw_addr[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(24),
      I1 => \mem_q_reg[0][aw][addr]\(24),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(24),
      O => axi_mst_req_aw_addr(22)
    );
\axi_mst_req_aw_addr[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(25),
      I1 => \mem_q_reg[0][aw][addr]\(25),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(25),
      O => axi_mst_req_aw_addr(23)
    );
\axi_mst_req_aw_addr[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(26),
      I1 => \mem_q_reg[0][aw][addr]\(26),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(26),
      O => axi_mst_req_aw_addr(24)
    );
\axi_mst_req_aw_addr[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(27),
      I1 => \mem_q_reg[0][aw][addr]\(27),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(27),
      O => axi_mst_req_aw_addr(25)
    );
\axi_mst_req_aw_addr[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(28),
      I1 => \mem_q_reg[0][aw][addr]\(28),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(28),
      O => axi_mst_req_aw_addr(26)
    );
\axi_mst_req_aw_addr[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(29),
      I1 => \mem_q_reg[0][aw][addr]\(29),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(29),
      O => axi_mst_req_aw_addr(27)
    );
\axi_mst_req_aw_addr[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(2),
      I1 => \mem_q_reg[0][aw][addr]\(2),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(2),
      O => axi_mst_req_aw_addr(0)
    );
\axi_mst_req_aw_addr[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(30),
      I1 => \mem_q_reg[0][aw][addr]\(30),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(30),
      O => axi_mst_req_aw_addr(28)
    );
\axi_mst_req_aw_addr[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(31),
      I1 => \mem_q_reg[0][aw][addr]\(31),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(31),
      O => axi_mst_req_aw_addr(29)
    );
\axi_mst_req_aw_addr[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(3),
      I1 => \mem_q_reg[0][aw][addr]\(3),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(3),
      O => axi_mst_req_aw_addr(1)
    );
\axi_mst_req_aw_addr[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(4),
      I1 => \mem_q_reg[0][aw][addr]\(4),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(4),
      O => axi_mst_req_aw_addr(2)
    );
\axi_mst_req_aw_addr[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(5),
      I1 => \mem_q_reg[0][aw][addr]\(5),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(5),
      O => axi_mst_req_aw_addr(3)
    );
\axi_mst_req_aw_addr[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(6),
      I1 => \mem_q_reg[0][aw][addr]\(6),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(6),
      O => axi_mst_req_aw_addr(4)
    );
\axi_mst_req_aw_addr[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(7),
      I1 => \mem_q_reg[0][aw][addr]\(7),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(7),
      O => axi_mst_req_aw_addr(5)
    );
\axi_mst_req_aw_addr[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(8),
      I1 => \mem_q_reg[0][aw][addr]\(8),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(8),
      O => axi_mst_req_aw_addr(6)
    );
\axi_mst_req_aw_addr[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][addr]\(9),
      I1 => \mem_q_reg[0][aw][addr]\(9),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][addr]\(9),
      O => axi_mst_req_aw_addr(7)
    );
\axi_mst_req_aw_len[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][len]\(0),
      I1 => \mem_q_reg[0][aw][len]\(0),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][len]\(0),
      O => axi_mst_req_aw_len(0)
    );
\axi_mst_req_aw_len[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][len]\(1),
      I1 => \mem_q_reg[0][aw][len]\(1),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][len]\(1),
      O => axi_mst_req_aw_len(1)
    );
\axi_mst_req_aw_len[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][len]\(2),
      I1 => \mem_q_reg[0][aw][len]\(2),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][len]\(2),
      O => axi_mst_req_aw_len(2)
    );
\axi_mst_req_aw_len[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][len]\(3),
      I1 => \mem_q_reg[0][aw][len]\(3),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][len]\(3),
      O => axi_mst_req_aw_len(3)
    );
\axi_mst_req_aw_len[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][len]\(4),
      I1 => \mem_q_reg[0][aw][len]\(4),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][len]\(4),
      O => axi_mst_req_aw_len(4)
    );
\axi_mst_req_aw_len[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][len]\(5),
      I1 => \mem_q_reg[0][aw][len]\(5),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][len]\(5),
      O => axi_mst_req_aw_len(5)
    );
\axi_mst_req_aw_len[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][len]\(6),
      I1 => \mem_q_reg[0][aw][len]\(6),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][len]\(6),
      O => axi_mst_req_aw_len(6)
    );
\axi_mst_req_aw_len[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][len]\(7),
      I1 => \mem_q_reg[0][aw][len]\(7),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][len]\(7),
      O => axi_mst_req_aw_len(7)
    );
axi_mst_req_b_ready_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFBFBF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => axi_mst_req_b_ready_INST_0_i_5(0),
      I4 => axi_mst_req_b_ready_INST_0_i_5_0,
      I5 => axi_mst_req_b_ready_INST_0_i_5_1,
      O => \^status_cnt_q_reg[2]_0\
    );
\mem_q[0][aw][addr][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      O => \mem_q[0][aw][addr][31]_i_1_n_0\
    );
\mem_q[1][aw][addr][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      O => \mem_q[1][aw][addr][31]_i_1_n_0\
    );
\mem_q[2][aw][addr][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      O => \mem_q[2][aw][addr][31]_i_1_n_0\
    );
\mem_q_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][size]\(1),
      I1 => \mem_q_reg[0][aw][size]\(1),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][size]\(1),
      O => axi_mst_req_aw_size(0)
    );
\mem_q_inferred__4/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2][aw][burst]\(0),
      I1 => \mem_q_reg[0][aw][burst]\(0),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][aw][burst]\(0),
      O => axi_mst_req_aw_burst(0)
    );
\mem_q_reg[0][aw][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(8),
      Q => \mem_q_reg[0][aw][addr]\(10)
    );
\mem_q_reg[0][aw][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(9),
      Q => \mem_q_reg[0][aw][addr]\(11)
    );
\mem_q_reg[0][aw][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(10),
      Q => \mem_q_reg[0][aw][addr]\(12)
    );
\mem_q_reg[0][aw][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(11),
      Q => \mem_q_reg[0][aw][addr]\(13)
    );
\mem_q_reg[0][aw][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(12),
      Q => \mem_q_reg[0][aw][addr]\(14)
    );
\mem_q_reg[0][aw][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(13),
      Q => \mem_q_reg[0][aw][addr]\(15)
    );
\mem_q_reg[0][aw][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(14),
      Q => \mem_q_reg[0][aw][addr]\(16)
    );
\mem_q_reg[0][aw][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(15),
      Q => \mem_q_reg[0][aw][addr]\(17)
    );
\mem_q_reg[0][aw][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(16),
      Q => \mem_q_reg[0][aw][addr]\(18)
    );
\mem_q_reg[0][aw][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(17),
      Q => \mem_q_reg[0][aw][addr]\(19)
    );
\mem_q_reg[0][aw][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(18),
      Q => \mem_q_reg[0][aw][addr]\(20)
    );
\mem_q_reg[0][aw][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(19),
      Q => \mem_q_reg[0][aw][addr]\(21)
    );
\mem_q_reg[0][aw][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(20),
      Q => \mem_q_reg[0][aw][addr]\(22)
    );
\mem_q_reg[0][aw][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(21),
      Q => \mem_q_reg[0][aw][addr]\(23)
    );
\mem_q_reg[0][aw][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(22),
      Q => \mem_q_reg[0][aw][addr]\(24)
    );
\mem_q_reg[0][aw][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(23),
      Q => \mem_q_reg[0][aw][addr]\(25)
    );
\mem_q_reg[0][aw][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(24),
      Q => \mem_q_reg[0][aw][addr]\(26)
    );
\mem_q_reg[0][aw][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(25),
      Q => \mem_q_reg[0][aw][addr]\(27)
    );
\mem_q_reg[0][aw][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(26),
      Q => \mem_q_reg[0][aw][addr]\(28)
    );
\mem_q_reg[0][aw][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(27),
      Q => \mem_q_reg[0][aw][addr]\(29)
    );
\mem_q_reg[0][aw][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(0),
      Q => \mem_q_reg[0][aw][addr]\(2)
    );
\mem_q_reg[0][aw][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(28),
      Q => \mem_q_reg[0][aw][addr]\(30)
    );
\mem_q_reg[0][aw][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(29),
      Q => \mem_q_reg[0][aw][addr]\(31)
    );
\mem_q_reg[0][aw][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(1),
      Q => \mem_q_reg[0][aw][addr]\(3)
    );
\mem_q_reg[0][aw][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(2),
      Q => \mem_q_reg[0][aw][addr]\(4)
    );
\mem_q_reg[0][aw][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(3),
      Q => \mem_q_reg[0][aw][addr]\(5)
    );
\mem_q_reg[0][aw][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(4),
      Q => \mem_q_reg[0][aw][addr]\(6)
    );
\mem_q_reg[0][aw][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(5),
      Q => \mem_q_reg[0][aw][addr]\(7)
    );
\mem_q_reg[0][aw][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(6),
      Q => \mem_q_reg[0][aw][addr]\(8)
    );
\mem_q_reg[0][aw][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(7),
      Q => \mem_q_reg[0][aw][addr]\(9)
    );
\mem_q_reg[0][aw][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \r_req[ar_req][burst]\(0),
      Q => \mem_q_reg[0][aw][burst]\(0)
    );
\mem_q_reg[0][aw][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(0),
      Q => \mem_q_reg[0][aw][len]\(0)
    );
\mem_q_reg[0][aw][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(1),
      Q => \mem_q_reg[0][aw][len]\(1)
    );
\mem_q_reg[0][aw][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(2),
      Q => \mem_q_reg[0][aw][len]\(2)
    );
\mem_q_reg[0][aw][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(3),
      Q => \mem_q_reg[0][aw][len]\(3)
    );
\mem_q_reg[0][aw][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(4),
      Q => \mem_q_reg[0][aw][len]\(4)
    );
\mem_q_reg[0][aw][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(5),
      Q => \mem_q_reg[0][aw][len]\(5)
    );
\mem_q_reg[0][aw][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(6),
      Q => \mem_q_reg[0][aw][len]\(6)
    );
\mem_q_reg[0][aw][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(7),
      Q => \mem_q_reg[0][aw][len]\(7)
    );
\mem_q_reg[0][aw][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => '1',
      Q => \mem_q_reg[0][aw][size]\(1)
    );
\mem_q_reg[1][aw][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(8),
      Q => \mem_q_reg[1][aw][addr]\(10)
    );
\mem_q_reg[1][aw][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(9),
      Q => \mem_q_reg[1][aw][addr]\(11)
    );
\mem_q_reg[1][aw][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(10),
      Q => \mem_q_reg[1][aw][addr]\(12)
    );
\mem_q_reg[1][aw][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(11),
      Q => \mem_q_reg[1][aw][addr]\(13)
    );
\mem_q_reg[1][aw][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(12),
      Q => \mem_q_reg[1][aw][addr]\(14)
    );
\mem_q_reg[1][aw][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(13),
      Q => \mem_q_reg[1][aw][addr]\(15)
    );
\mem_q_reg[1][aw][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(14),
      Q => \mem_q_reg[1][aw][addr]\(16)
    );
\mem_q_reg[1][aw][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(15),
      Q => \mem_q_reg[1][aw][addr]\(17)
    );
\mem_q_reg[1][aw][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(16),
      Q => \mem_q_reg[1][aw][addr]\(18)
    );
\mem_q_reg[1][aw][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(17),
      Q => \mem_q_reg[1][aw][addr]\(19)
    );
\mem_q_reg[1][aw][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(18),
      Q => \mem_q_reg[1][aw][addr]\(20)
    );
\mem_q_reg[1][aw][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(19),
      Q => \mem_q_reg[1][aw][addr]\(21)
    );
\mem_q_reg[1][aw][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(20),
      Q => \mem_q_reg[1][aw][addr]\(22)
    );
\mem_q_reg[1][aw][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(21),
      Q => \mem_q_reg[1][aw][addr]\(23)
    );
\mem_q_reg[1][aw][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(22),
      Q => \mem_q_reg[1][aw][addr]\(24)
    );
\mem_q_reg[1][aw][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(23),
      Q => \mem_q_reg[1][aw][addr]\(25)
    );
\mem_q_reg[1][aw][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(24),
      Q => \mem_q_reg[1][aw][addr]\(26)
    );
\mem_q_reg[1][aw][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(25),
      Q => \mem_q_reg[1][aw][addr]\(27)
    );
\mem_q_reg[1][aw][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(26),
      Q => \mem_q_reg[1][aw][addr]\(28)
    );
\mem_q_reg[1][aw][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(27),
      Q => \mem_q_reg[1][aw][addr]\(29)
    );
\mem_q_reg[1][aw][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(0),
      Q => \mem_q_reg[1][aw][addr]\(2)
    );
\mem_q_reg[1][aw][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(28),
      Q => \mem_q_reg[1][aw][addr]\(30)
    );
\mem_q_reg[1][aw][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(29),
      Q => \mem_q_reg[1][aw][addr]\(31)
    );
\mem_q_reg[1][aw][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(1),
      Q => \mem_q_reg[1][aw][addr]\(3)
    );
\mem_q_reg[1][aw][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(2),
      Q => \mem_q_reg[1][aw][addr]\(4)
    );
\mem_q_reg[1][aw][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(3),
      Q => \mem_q_reg[1][aw][addr]\(5)
    );
\mem_q_reg[1][aw][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(4),
      Q => \mem_q_reg[1][aw][addr]\(6)
    );
\mem_q_reg[1][aw][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(5),
      Q => \mem_q_reg[1][aw][addr]\(7)
    );
\mem_q_reg[1][aw][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(6),
      Q => \mem_q_reg[1][aw][addr]\(8)
    );
\mem_q_reg[1][aw][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(7),
      Q => \mem_q_reg[1][aw][addr]\(9)
    );
\mem_q_reg[1][aw][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \r_req[ar_req][burst]\(0),
      Q => \mem_q_reg[1][aw][burst]\(0)
    );
\mem_q_reg[1][aw][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(0),
      Q => \mem_q_reg[1][aw][len]\(0)
    );
\mem_q_reg[1][aw][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(1),
      Q => \mem_q_reg[1][aw][len]\(1)
    );
\mem_q_reg[1][aw][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(2),
      Q => \mem_q_reg[1][aw][len]\(2)
    );
\mem_q_reg[1][aw][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(3),
      Q => \mem_q_reg[1][aw][len]\(3)
    );
\mem_q_reg[1][aw][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(4),
      Q => \mem_q_reg[1][aw][len]\(4)
    );
\mem_q_reg[1][aw][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(5),
      Q => \mem_q_reg[1][aw][len]\(5)
    );
\mem_q_reg[1][aw][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(6),
      Q => \mem_q_reg[1][aw][len]\(6)
    );
\mem_q_reg[1][aw][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(7),
      Q => \mem_q_reg[1][aw][len]\(7)
    );
\mem_q_reg[1][aw][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => '1',
      Q => \mem_q_reg[1][aw][size]\(1)
    );
\mem_q_reg[2][aw][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(8),
      Q => \mem_q_reg[2][aw][addr]\(10)
    );
\mem_q_reg[2][aw][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(9),
      Q => \mem_q_reg[2][aw][addr]\(11)
    );
\mem_q_reg[2][aw][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(10),
      Q => \mem_q_reg[2][aw][addr]\(12)
    );
\mem_q_reg[2][aw][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(11),
      Q => \mem_q_reg[2][aw][addr]\(13)
    );
\mem_q_reg[2][aw][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(12),
      Q => \mem_q_reg[2][aw][addr]\(14)
    );
\mem_q_reg[2][aw][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(13),
      Q => \mem_q_reg[2][aw][addr]\(15)
    );
\mem_q_reg[2][aw][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(14),
      Q => \mem_q_reg[2][aw][addr]\(16)
    );
\mem_q_reg[2][aw][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(15),
      Q => \mem_q_reg[2][aw][addr]\(17)
    );
\mem_q_reg[2][aw][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(16),
      Q => \mem_q_reg[2][aw][addr]\(18)
    );
\mem_q_reg[2][aw][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(17),
      Q => \mem_q_reg[2][aw][addr]\(19)
    );
\mem_q_reg[2][aw][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(18),
      Q => \mem_q_reg[2][aw][addr]\(20)
    );
\mem_q_reg[2][aw][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(19),
      Q => \mem_q_reg[2][aw][addr]\(21)
    );
\mem_q_reg[2][aw][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(20),
      Q => \mem_q_reg[2][aw][addr]\(22)
    );
\mem_q_reg[2][aw][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(21),
      Q => \mem_q_reg[2][aw][addr]\(23)
    );
\mem_q_reg[2][aw][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(22),
      Q => \mem_q_reg[2][aw][addr]\(24)
    );
\mem_q_reg[2][aw][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(23),
      Q => \mem_q_reg[2][aw][addr]\(25)
    );
\mem_q_reg[2][aw][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(24),
      Q => \mem_q_reg[2][aw][addr]\(26)
    );
\mem_q_reg[2][aw][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(25),
      Q => \mem_q_reg[2][aw][addr]\(27)
    );
\mem_q_reg[2][aw][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(26),
      Q => \mem_q_reg[2][aw][addr]\(28)
    );
\mem_q_reg[2][aw][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(27),
      Q => \mem_q_reg[2][aw][addr]\(29)
    );
\mem_q_reg[2][aw][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(0),
      Q => \mem_q_reg[2][aw][addr]\(2)
    );
\mem_q_reg[2][aw][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(28),
      Q => \mem_q_reg[2][aw][addr]\(30)
    );
\mem_q_reg[2][aw][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(29),
      Q => \mem_q_reg[2][aw][addr]\(31)
    );
\mem_q_reg[2][aw][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(1),
      Q => \mem_q_reg[2][aw][addr]\(3)
    );
\mem_q_reg[2][aw][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(2),
      Q => \mem_q_reg[2][aw][addr]\(4)
    );
\mem_q_reg[2][aw][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(3),
      Q => \mem_q_reg[2][aw][addr]\(5)
    );
\mem_q_reg[2][aw][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(4),
      Q => \mem_q_reg[2][aw][addr]\(6)
    );
\mem_q_reg[2][aw][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(5),
      Q => \mem_q_reg[2][aw][addr]\(7)
    );
\mem_q_reg[2][aw][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(6),
      Q => \mem_q_reg[2][aw][addr]\(8)
    );
\mem_q_reg[2][aw][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => D(7),
      Q => \mem_q_reg[2][aw][addr]\(9)
    );
\mem_q_reg[2][aw][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \r_req[ar_req][burst]\(0),
      Q => \mem_q_reg[2][aw][burst]\(0)
    );
\mem_q_reg[2][aw][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(0),
      Q => \mem_q_reg[2][aw][len]\(0)
    );
\mem_q_reg[2][aw][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(1),
      Q => \mem_q_reg[2][aw][len]\(1)
    );
\mem_q_reg[2][aw][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(2),
      Q => \mem_q_reg[2][aw][len]\(2)
    );
\mem_q_reg[2][aw][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(3),
      Q => \mem_q_reg[2][aw][len]\(3)
    );
\mem_q_reg[2][aw][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(4),
      Q => \mem_q_reg[2][aw][len]\(4)
    );
\mem_q_reg[2][aw][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(5),
      Q => \mem_q_reg[2][aw][len]\(5)
    );
\mem_q_reg[2][aw][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(6),
      Q => \mem_q_reg[2][aw][len]\(6)
    );
\mem_q_reg[2][aw][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \mem_q_reg[2][aw][len][7]_0\(7),
      Q => \mem_q_reg[2][aw][len]\(7)
    );
\mem_q_reg[2][aw][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][aw][addr][31]_i_1_n_0\,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => '1',
      Q => \mem_q_reg[2][aw][size]\(1)
    );
\read_pointer_q[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(1),
      O => \read_pointer_q[0]_i_1__6_n_0\
    );
\read_pointer_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22AAAA00000000"
    )
        port map (
      I0 => \^p_0_in__0\(0),
      I1 => \read_pointer_q_reg[0]_0\,
      I2 => \read_pointer_q_reg[0]_1\,
      I3 => \r_dp_rsp[first]\,
      I4 => \status_cnt_q_reg[1]_0\,
      I5 => axi_mst_rsp_aw_ready,
      O => read_pointer_q0
    );
\read_pointer_q[1]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(1),
      O => \read_pointer_q[1]_i_2__5_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => read_pointer_q0,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \read_pointer_q[0]_i_1__6_n_0\,
      Q => read_pointer_q(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => read_pointer_q0,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \read_pointer_q[1]_i_2__5_n_0\,
      Q => read_pointer_q(1)
    );
\status_cnt_q[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \status_cnt_q[0]_i_1__15_n_0\
    );
\status_cnt_q[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9866989866666666"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \status_cnt_q_reg[2]_1\,
      I4 => \status_cnt_q_reg[1]_0\,
      I5 => axi_mst_rsp_aw_ready,
      O => \status_cnt_q[1]_i_1__4_n_0\
    );
\status_cnt_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A25DFF00FF005D00"
    )
        port map (
      I0 => axi_mst_rsp_aw_ready,
      I1 => \status_cnt_q_reg[1]_0\,
      I2 => \status_cnt_q_reg[2]_1\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \status_cnt_q[2]_i_2_n_0\
    );
\status_cnt_q[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^p_0_in__0\(0)
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \status_cnt_q[0]_i_1__15_n_0\,
      Q => \^q\(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \status_cnt_q[1]_i_1__4_n_0\,
      Q => \^q\(1)
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \status_cnt_q[2]_i_2_n_0\,
      Q => \^q\(2)
    );
\w_tf_q[length][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => \^status_cnt_q_reg[2]_0\,
      I1 => \write_pointer_q_reg[0]_0\,
      I2 => \write_pointer_q_reg[0]_1\,
      O => \opt_tf_q_reg[decouple_rw]\
    );
\write_pointer_q[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[0]_i_1__5_n_0\
    );
\write_pointer_q[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[1]_i_1__4_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \write_pointer_q[0]_i_1__5_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[2][aw][burst][0]_0\,
      D => \write_pointer_q[1]_i_1__4_n_0\,
      Q => write_pointer_q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized12\ is
  port (
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    first_r_q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_w_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_r_valid : out STD_LOGIC_VECTOR ( 0 to 0 );
    first_r_q_reg_0 : out STD_LOGIC;
    \opt_tf_q_reg[decouple_rw]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \mem_q_reg[1][tailer][1]_0\ : out STD_LOGIC;
    \mem_q_reg[0][shift][0]_0\ : out STD_LOGIC;
    \axi_mst_rsp_r_data[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_mst_rsp_r_data[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_mst_rsp_r_data[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q[0][data][0]_i_5\ : in STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    \mem_q_reg[0][7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_3\ : in STD_LOGIC;
    axi_mst_rsp_r_last : in STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_2\ : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_rsp_r_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[1][shift][0]_0\ : in STD_LOGIC;
    \mem_q_reg[0][offset][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][tailer][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][shift][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized12\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized12\ is
  signal axi_mst_req_r_ready_INST_0_i_10_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_11_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_12_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_13_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_14_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_15_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_16_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_17_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_18_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_19_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_8_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_9_n_0 : STD_LOGIC;
  signal \^first_r_q_reg_0\ : STD_LOGIC;
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][offset][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][offset][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0][offset]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[0][shift]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[0][tailer]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[1][offset]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[1][shift]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[1][tailer]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[2][offset]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[2][shift]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[2][tailer]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_q0 : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_2__0_n_0\ : STD_LOGIC;
  signal status_cnt_n : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[2]\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_q[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_mst_req_b_ready_INST_0_i_4 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of axi_mst_req_r_ready_INST_0_i_10 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of axi_mst_req_r_ready_INST_0_i_12 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of axi_mst_req_r_ready_INST_0_i_13 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of axi_mst_req_r_ready_INST_0_i_14 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of axi_mst_req_r_ready_INST_0_i_15 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of axi_mst_req_r_ready_INST_0_i_16 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of axi_mst_req_r_ready_INST_0_i_18 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of axi_mst_req_r_ready_INST_0_i_8 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \read_pointer_q[0]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_2__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__16\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__5\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_2__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1__6\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1__5\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1__6\ : label is "soft_lutpair283";
begin
  first_r_q_reg_0 <= \^first_r_q_reg_0\;
  \status_cnt_q_reg[1]_0\ <= \^status_cnt_q_reg[1]_0\;
\axi_mst_req_ar_addr[31]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \write_pointer_q_reg[0]_1\,
      I2 => \write_pointer_q_reg[0]_2\,
      O => \opt_tf_q_reg[decouple_rw]\
    );
axi_mst_req_b_ready_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0BBB"
    )
        port map (
      I0 => axi_mst_req_b_ready_INST_0_i_5(1),
      I1 => axi_mst_req_b_ready_INST_0_i_5(0),
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \status_cnt_q_reg_n_0_[2]\,
      O => \^status_cnt_q_reg[1]_0\
    );
axi_mst_req_r_ready_INST_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_17_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_18_n_0,
      I2 => \r_dp_rsp[first]\,
      O => axi_mst_req_r_ready_INST_0_i_10_n_0
    );
axi_mst_req_r_ready_INST_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \mem_q_reg[2][shift]\(1),
      I1 => \mem_q_reg[1][shift]\(1),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[0][shift]\(1),
      O => axi_mst_req_r_ready_INST_0_i_11_n_0
    );
axi_mst_req_r_ready_INST_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"909090FF"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_19_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_16_n_0,
      I2 => axi_mst_rsp_r_last,
      I3 => axi_mst_req_r_ready_INST_0_i_18_n_0,
      I4 => axi_mst_req_r_ready_INST_0_i_17_n_0,
      O => axi_mst_req_r_ready_INST_0_i_12_n_0
    );
axi_mst_req_r_ready_INST_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8BBBB"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_12_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I2 => \r_dp_rsp[first]\,
      I3 => axi_mst_req_r_ready_INST_0_i_18_n_0,
      I4 => axi_mst_req_r_ready_INST_0_i_17_n_0,
      O => axi_mst_req_r_ready_INST_0_i_13_n_0
    );
axi_mst_req_r_ready_INST_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_15_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_16_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_17_n_0,
      O => axi_mst_req_r_ready_INST_0_i_14_n_0
    );
axi_mst_req_r_ready_INST_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => axi_mst_rsp_r_last,
      I1 => axi_mst_req_r_ready_INST_0_i_19_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_16_n_0,
      O => axi_mst_req_r_ready_INST_0_i_15_n_0
    );
axi_mst_req_r_ready_INST_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => \mem_q_reg[1][tailer]\(1),
      I1 => \mem_q_reg[0][tailer]\(1),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[2][tailer]\(1),
      O => axi_mst_req_r_ready_INST_0_i_16_n_0
    );
axi_mst_req_r_ready_INST_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C7F4F7FFFFFFFF"
    )
        port map (
      I0 => \mem_q_reg[2][offset]\(1),
      I1 => read_pointer_q(1),
      I2 => read_pointer_q(0),
      I3 => \mem_q_reg[0][offset]\(1),
      I4 => \mem_q_reg[1][offset]\(1),
      I5 => \r_dp_rsp[first]\,
      O => axi_mst_req_r_ready_INST_0_i_17_n_0
    );
axi_mst_req_r_ready_INST_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => \mem_q_reg[2][offset]\(0),
      I1 => \mem_q_reg[0][offset]\(0),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[1][offset]\(0),
      O => axi_mst_req_r_ready_INST_0_i_18_n_0
    );
axi_mst_req_r_ready_INST_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AACCF0"
    )
        port map (
      I0 => \mem_q_reg[1][tailer]\(0),
      I1 => \mem_q_reg[2][tailer]\(0),
      I2 => \mem_q_reg[0][tailer]\(0),
      I3 => read_pointer_q(1),
      I4 => read_pointer_q(0),
      O => axi_mst_req_r_ready_INST_0_i_19_n_0
    );
axi_mst_req_r_ready_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_8_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_10_n_0,
      I3 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I4 => axi_mst_req_r_ready_INST_0_i_12_n_0,
      O => \mem_q_reg[0][shift][0]_0\
    );
axi_mst_req_r_ready_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047000000000000"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_13_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_8_n_0,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \status_cnt_q_reg[2]_0\
    );
axi_mst_req_r_ready_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_10_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_12_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_req_r_ready_INST_0_i_14_n_0,
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_req_r_ready_INST_0_i_15_n_0,
      O => \^first_r_q_reg_0\
    );
axi_mst_req_r_ready_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF30FFFFBF300000"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_16_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_17_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I3 => axi_mst_req_r_ready_INST_0_i_15_n_0,
      I4 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I5 => axi_mst_req_r_ready_INST_0_i_13_n_0,
      O => \mem_q_reg[1][tailer][1]_0\
    );
axi_mst_req_r_ready_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8DD"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_15_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_16_n_0,
      I3 => axi_mst_req_r_ready_INST_0_i_17_n_0,
      O => axi_mst_req_r_ready_INST_0_i_8_n_0
    );
axi_mst_req_r_ready_INST_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \mem_q_reg[0][shift]\(0),
      I1 => \mem_q_reg[1][shift]\(0),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[2][shift]\(0),
      O => axi_mst_req_r_ready_INST_0_i_9_n_0
    );
\mem_q[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(8),
      I1 => axi_mst_rsp_r_data(24),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(16),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(0),
      O => \axi_mst_rsp_r_data[15]\(0)
    );
\mem_q[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(0),
      I1 => axi_mst_rsp_r_data(16),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(8),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(24),
      O => D(0)
    );
\mem_q[0][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(16),
      I1 => axi_mst_rsp_r_data(0),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(24),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(8),
      O => \axi_mst_rsp_r_data[23]\(0)
    );
\mem_q[0][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(24),
      I1 => axi_mst_rsp_r_data(8),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(0),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(16),
      O => \axi_mst_rsp_r_data[31]\(0)
    );
\mem_q[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(9),
      I1 => axi_mst_rsp_r_data(25),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(17),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(1),
      O => \axi_mst_rsp_r_data[15]\(1)
    );
\mem_q[0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(1),
      I1 => axi_mst_rsp_r_data(17),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(9),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(25),
      O => D(1)
    );
\mem_q[0][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(17),
      I1 => axi_mst_rsp_r_data(1),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(25),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(9),
      O => \axi_mst_rsp_r_data[23]\(1)
    );
\mem_q[0][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(25),
      I1 => axi_mst_rsp_r_data(9),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(1),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(17),
      O => \axi_mst_rsp_r_data[31]\(1)
    );
\mem_q[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(10),
      I1 => axi_mst_rsp_r_data(26),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(18),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(2),
      O => \axi_mst_rsp_r_data[15]\(2)
    );
\mem_q[0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(2),
      I1 => axi_mst_rsp_r_data(18),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(10),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(26),
      O => D(2)
    );
\mem_q[0][2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(18),
      I1 => axi_mst_rsp_r_data(2),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(26),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(10),
      O => \axi_mst_rsp_r_data[23]\(2)
    );
\mem_q[0][2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(26),
      I1 => axi_mst_rsp_r_data(10),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(2),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(18),
      O => \axi_mst_rsp_r_data[31]\(2)
    );
\mem_q[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(11),
      I1 => axi_mst_rsp_r_data(27),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(19),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(3),
      O => \axi_mst_rsp_r_data[15]\(3)
    );
\mem_q[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(3),
      I1 => axi_mst_rsp_r_data(19),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(11),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(27),
      O => D(3)
    );
\mem_q[0][3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(19),
      I1 => axi_mst_rsp_r_data(3),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(27),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(11),
      O => \axi_mst_rsp_r_data[23]\(3)
    );
\mem_q[0][3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(27),
      I1 => axi_mst_rsp_r_data(11),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(3),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(19),
      O => \axi_mst_rsp_r_data[31]\(3)
    );
\mem_q[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(12),
      I1 => axi_mst_rsp_r_data(28),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(20),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(4),
      O => \axi_mst_rsp_r_data[15]\(4)
    );
\mem_q[0][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(4),
      I1 => axi_mst_rsp_r_data(20),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(12),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(28),
      O => D(4)
    );
\mem_q[0][4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(20),
      I1 => axi_mst_rsp_r_data(4),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(28),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(12),
      O => \axi_mst_rsp_r_data[23]\(4)
    );
\mem_q[0][4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(28),
      I1 => axi_mst_rsp_r_data(12),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(4),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(20),
      O => \axi_mst_rsp_r_data[31]\(4)
    );
\mem_q[0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(13),
      I1 => axi_mst_rsp_r_data(29),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(21),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(5),
      O => \axi_mst_rsp_r_data[15]\(5)
    );
\mem_q[0][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(5),
      I1 => axi_mst_rsp_r_data(21),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(13),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(29),
      O => D(5)
    );
\mem_q[0][5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(21),
      I1 => axi_mst_rsp_r_data(5),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(29),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(13),
      O => \axi_mst_rsp_r_data[23]\(5)
    );
\mem_q[0][5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(29),
      I1 => axi_mst_rsp_r_data(13),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(5),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(21),
      O => \axi_mst_rsp_r_data[31]\(5)
    );
\mem_q[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(14),
      I1 => axi_mst_rsp_r_data(30),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(22),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(6),
      O => \axi_mst_rsp_r_data[15]\(6)
    );
\mem_q[0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(6),
      I1 => axi_mst_rsp_r_data(22),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(14),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(30),
      O => D(6)
    );
\mem_q[0][6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(22),
      I1 => axi_mst_rsp_r_data(6),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(30),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(14),
      O => \axi_mst_rsp_r_data[23]\(6)
    );
\mem_q[0][6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(30),
      I1 => axi_mst_rsp_r_data(14),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(6),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(22),
      O => \axi_mst_rsp_r_data[31]\(6)
    );
\mem_q[0][7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000047"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_13_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_8_n_0,
      I3 => \mem_q_reg[0][7]\(1),
      I4 => \mem_q_reg[0][7]\(0),
      I5 => \status_cnt_q_reg[0]_1\,
      O => \write_pointer_q_reg[1]_0\(0)
    );
\mem_q[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(15),
      I1 => axi_mst_rsp_r_data(31),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(23),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(7),
      O => \axi_mst_rsp_r_data[15]\(7)
    );
\mem_q[0][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(7),
      I1 => axi_mst_rsp_r_data(23),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(15),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(31),
      O => D(7)
    );
\mem_q[0][7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(23),
      I1 => axi_mst_rsp_r_data(7),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(31),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(15),
      O => \axi_mst_rsp_r_data[23]\(7)
    );
\mem_q[0][7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_mst_rsp_r_data(31),
      I1 => axi_mst_rsp_r_data(15),
      I2 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I3 => axi_mst_rsp_r_data(7),
      I4 => axi_mst_req_r_ready_INST_0_i_11_n_0,
      I5 => axi_mst_rsp_r_data(23),
      O => \axi_mst_rsp_r_data[31]\(7)
    );
\mem_q[0][data][0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[2]\,
      I3 => \mem_q[0][data][0]_i_5\,
      O => \status_cnt_q_reg[0]_0\
    );
\mem_q[0][offset][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      O => \mem_q[0][offset][1]_i_1_n_0\
    );
\mem_q[1][7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000470000"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_13_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_8_n_0,
      I3 => \mem_q_reg[0][7]\(1),
      I4 => \mem_q_reg[0][7]\(0),
      I5 => \status_cnt_q_reg[0]_1\,
      O => \write_pointer_q_reg[1]_1\(0)
    );
\mem_q[1][offset][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      O => \mem_q[1][offset][1]_i_1_n_0\
    );
\mem_q[2][7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000470000"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_13_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_8_n_0,
      I3 => \mem_q_reg[0][7]\(0),
      I4 => \mem_q_reg[0][7]\(1),
      I5 => \status_cnt_q_reg[0]_1\,
      O => \write_pointer_q_reg[0]_0\(0)
    );
\mem_q[2][offset][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      O => mem_q
    );
\mem_q_reg[0][offset][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][offset][1]_0\(0),
      Q => \mem_q_reg[0][offset]\(0)
    );
\mem_q_reg[0][offset][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][offset][1]_0\(1),
      Q => \mem_q_reg[0][offset]\(1)
    );
\mem_q_reg[0][shift][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][shift][1]_0\(0),
      Q => \mem_q_reg[0][shift]\(0)
    );
\mem_q_reg[0][shift][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][shift][1]_0\(1),
      Q => \mem_q_reg[0][shift]\(1)
    );
\mem_q_reg[0][tailer][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(0),
      Q => \mem_q_reg[0][tailer]\(0)
    );
\mem_q_reg[0][tailer][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(1),
      Q => \mem_q_reg[0][tailer]\(1)
    );
\mem_q_reg[1][offset][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][offset][1]_0\(0),
      Q => \mem_q_reg[1][offset]\(0)
    );
\mem_q_reg[1][offset][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][offset][1]_0\(1),
      Q => \mem_q_reg[1][offset]\(1)
    );
\mem_q_reg[1][shift][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][shift][1]_0\(0),
      Q => \mem_q_reg[1][shift]\(0)
    );
\mem_q_reg[1][shift][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][shift][1]_0\(1),
      Q => \mem_q_reg[1][shift]\(1)
    );
\mem_q_reg[1][tailer][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(0),
      Q => \mem_q_reg[1][tailer]\(0)
    );
\mem_q_reg[1][tailer][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1_n_0\,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(1),
      Q => \mem_q_reg[1][tailer]\(1)
    );
\mem_q_reg[2][offset][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][offset][1]_0\(0),
      Q => \mem_q_reg[2][offset]\(0)
    );
\mem_q_reg[2][offset][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][offset][1]_0\(1),
      Q => \mem_q_reg[2][offset]\(1)
    );
\mem_q_reg[2][shift][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][shift][1]_0\(0),
      Q => \mem_q_reg[2][shift]\(0)
    );
\mem_q_reg[2][shift][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][shift][1]_0\(1),
      Q => \mem_q_reg[2][shift]\(1)
    );
\mem_q_reg[2][tailer][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(0),
      Q => \mem_q_reg[2][tailer]\(0)
    );
\mem_q_reg[2][tailer][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(1),
      Q => \mem_q_reg[2][tailer]\(1)
    );
\read_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(1),
      O => \read_pointer_q[0]_i_1__0_n_0\
    );
\read_pointer_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_1\,
      I1 => axi_mst_rsp_r_last,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \status_cnt_q_reg_n_0_[2]\,
      O => read_pointer_q0
    );
\read_pointer_q[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(1),
      O => \read_pointer_q[1]_i_2__0_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => read_pointer_q0,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \read_pointer_q[0]_i_1__0_n_0\,
      Q => read_pointer_q(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => read_pointer_q0,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \read_pointer_q[1]_i_2__0_n_0\,
      Q => read_pointer_q(1)
    );
\status_cnt_q[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1__16_n_0\
    );
\status_cnt_q[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB44BB0"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_1\,
      I1 => axi_mst_rsp_r_last,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \status_cnt_q_reg_n_0_[2]\,
      O => \status_cnt_q[1]_i_1__5_n_0\
    );
\status_cnt_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF0000FE00"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[2]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => axi_mst_rsp_r_last,
      I4 => \status_cnt_q_reg[0]_1\,
      I5 => write_pointer_n06_out,
      O => status_cnt_n
    );
\status_cnt_q[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111E111EEE"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_2\,
      I1 => \status_cnt_q_reg[0]_3\,
      I2 => axi_mst_req_r_ready_INST_0_i_13_n_0,
      I3 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I4 => axi_mst_req_r_ready_INST_0_i_8_n_0,
      I5 => \status_cnt_q_reg[0]_1\,
      O => axi_mst_rsp_w_ready(0)
    );
\status_cnt_q[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DF0F0D0"
    )
        port map (
      I0 => axi_mst_rsp_r_last,
      I1 => \status_cnt_q_reg[0]_1\,
      I2 => \status_cnt_q_reg_n_0_[2]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[2]_i_2__0_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \status_cnt_q[0]_i_1__16_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \status_cnt_q[1]_i_1__5_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \status_cnt_q[2]_i_2__0_n_0\,
      Q => \status_cnt_q_reg_n_0_[2]\
    );
\write_pointer_q[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[0]_i_1__6_n_0\
    );
\write_pointer_q[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^first_r_q_reg_0\,
      I1 => \status_cnt_q_reg[0]_1\,
      O => axi_mst_rsp_r_valid(0)
    );
\write_pointer_q[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[1]_i_1__5_n_0\
    );
\write_pointer_q[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0047"
    )
        port map (
      I0 => axi_mst_req_r_ready_INST_0_i_13_n_0,
      I1 => axi_mst_req_r_ready_INST_0_i_9_n_0,
      I2 => axi_mst_req_r_ready_INST_0_i_8_n_0,
      I3 => \status_cnt_q_reg[0]_1\,
      O => first_r_q_reg(0)
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \write_pointer_q[0]_i_1__6_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[1][shift][0]_0\,
      D => \write_pointer_q[1]_i_1__5_n_0\,
      Q => write_pointer_q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized13\ is
  port (
    axi_mst_req_ar_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_req_ar_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_ar_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_valid : out STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[0][size][1]_0\ : in STD_LOGIC;
    \r_req[ar_req][burst]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[0][addr][31]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_rsp_ar_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized13\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[0][addr_n_0_][10]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][11]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][12]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][13]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][14]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][15]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][16]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][17]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][18]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][19]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][20]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][21]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][22]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][23]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][24]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][25]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][26]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][27]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][28]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][29]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][2]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][30]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][31]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][3]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][4]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][5]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][6]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][7]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][8]\ : STD_LOGIC;
  signal \mem_q_reg[0][addr_n_0_][9]\ : STD_LOGIC;
  signal \mem_q_reg[0][burst_n_0_][0]\ : STD_LOGIC;
  signal \mem_q_reg[0][len_n_0_][0]\ : STD_LOGIC;
  signal \mem_q_reg[0][len_n_0_][1]\ : STD_LOGIC;
  signal \mem_q_reg[0][len_n_0_][2]\ : STD_LOGIC;
  signal \mem_q_reg[0][len_n_0_][3]\ : STD_LOGIC;
  signal \mem_q_reg[0][len_n_0_][4]\ : STD_LOGIC;
  signal \mem_q_reg[0][len_n_0_][5]\ : STD_LOGIC;
  signal \mem_q_reg[0][len_n_0_][6]\ : STD_LOGIC;
  signal \mem_q_reg[0][len_n_0_][7]\ : STD_LOGIC;
  signal \mem_q_reg[0][size_n_0_][1]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_2__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_mst_req_ar_len[0]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \axi_mst_req_ar_size[1]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of axi_mst_req_ar_valid_INST_0 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__8\ : label is "soft_lutpair276";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\axi_mst_req_ar_addr[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(8),
      I4 => \mem_q_reg[0][addr_n_0_][10]\,
      O => axi_mst_req_ar_addr(8)
    );
\axi_mst_req_ar_addr[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(9),
      I4 => \mem_q_reg[0][addr_n_0_][11]\,
      O => axi_mst_req_ar_addr(9)
    );
\axi_mst_req_ar_addr[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(10),
      I4 => \mem_q_reg[0][addr_n_0_][12]\,
      O => axi_mst_req_ar_addr(10)
    );
\axi_mst_req_ar_addr[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(11),
      I4 => \mem_q_reg[0][addr_n_0_][13]\,
      O => axi_mst_req_ar_addr(11)
    );
\axi_mst_req_ar_addr[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(12),
      I4 => \mem_q_reg[0][addr_n_0_][14]\,
      O => axi_mst_req_ar_addr(12)
    );
\axi_mst_req_ar_addr[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(13),
      I4 => \mem_q_reg[0][addr_n_0_][15]\,
      O => axi_mst_req_ar_addr(13)
    );
\axi_mst_req_ar_addr[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(14),
      I4 => \mem_q_reg[0][addr_n_0_][16]\,
      O => axi_mst_req_ar_addr(14)
    );
\axi_mst_req_ar_addr[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(15),
      I4 => \mem_q_reg[0][addr_n_0_][17]\,
      O => axi_mst_req_ar_addr(15)
    );
\axi_mst_req_ar_addr[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(16),
      I4 => \mem_q_reg[0][addr_n_0_][18]\,
      O => axi_mst_req_ar_addr(16)
    );
\axi_mst_req_ar_addr[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(17),
      I4 => \mem_q_reg[0][addr_n_0_][19]\,
      O => axi_mst_req_ar_addr(17)
    );
\axi_mst_req_ar_addr[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(18),
      I4 => \mem_q_reg[0][addr_n_0_][20]\,
      O => axi_mst_req_ar_addr(18)
    );
\axi_mst_req_ar_addr[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(19),
      I4 => \mem_q_reg[0][addr_n_0_][21]\,
      O => axi_mst_req_ar_addr(19)
    );
\axi_mst_req_ar_addr[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(20),
      I4 => \mem_q_reg[0][addr_n_0_][22]\,
      O => axi_mst_req_ar_addr(20)
    );
\axi_mst_req_ar_addr[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(21),
      I4 => \mem_q_reg[0][addr_n_0_][23]\,
      O => axi_mst_req_ar_addr(21)
    );
\axi_mst_req_ar_addr[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(22),
      I4 => \mem_q_reg[0][addr_n_0_][24]\,
      O => axi_mst_req_ar_addr(22)
    );
\axi_mst_req_ar_addr[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(23),
      I4 => \mem_q_reg[0][addr_n_0_][25]\,
      O => axi_mst_req_ar_addr(23)
    );
\axi_mst_req_ar_addr[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(24),
      I4 => \mem_q_reg[0][addr_n_0_][26]\,
      O => axi_mst_req_ar_addr(24)
    );
\axi_mst_req_ar_addr[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(25),
      I4 => \mem_q_reg[0][addr_n_0_][27]\,
      O => axi_mst_req_ar_addr(25)
    );
\axi_mst_req_ar_addr[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(26),
      I4 => \mem_q_reg[0][addr_n_0_][28]\,
      O => axi_mst_req_ar_addr(26)
    );
\axi_mst_req_ar_addr[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(27),
      I4 => \mem_q_reg[0][addr_n_0_][29]\,
      O => axi_mst_req_ar_addr(27)
    );
\axi_mst_req_ar_addr[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(0),
      I4 => \mem_q_reg[0][addr_n_0_][2]\,
      O => axi_mst_req_ar_addr(0)
    );
\axi_mst_req_ar_addr[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(28),
      I4 => \mem_q_reg[0][addr_n_0_][30]\,
      O => axi_mst_req_ar_addr(28)
    );
\axi_mst_req_ar_addr[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(29),
      I4 => \mem_q_reg[0][addr_n_0_][31]\,
      O => axi_mst_req_ar_addr(29)
    );
\axi_mst_req_ar_addr[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(1),
      I4 => \mem_q_reg[0][addr_n_0_][3]\,
      O => axi_mst_req_ar_addr(1)
    );
\axi_mst_req_ar_addr[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(2),
      I4 => \mem_q_reg[0][addr_n_0_][4]\,
      O => axi_mst_req_ar_addr(2)
    );
\axi_mst_req_ar_addr[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(3),
      I4 => \mem_q_reg[0][addr_n_0_][5]\,
      O => axi_mst_req_ar_addr(3)
    );
\axi_mst_req_ar_addr[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(4),
      I4 => \mem_q_reg[0][addr_n_0_][6]\,
      O => axi_mst_req_ar_addr(4)
    );
\axi_mst_req_ar_addr[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(5),
      I4 => \mem_q_reg[0][addr_n_0_][7]\,
      O => axi_mst_req_ar_addr(5)
    );
\axi_mst_req_ar_addr[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(6),
      I4 => \mem_q_reg[0][addr_n_0_][8]\,
      O => axi_mst_req_ar_addr(6)
    );
\axi_mst_req_ar_addr[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][addr][31]_0\(7),
      I4 => \mem_q_reg[0][addr_n_0_][9]\,
      O => axi_mst_req_ar_addr(7)
    );
\axi_mst_req_ar_burst[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \r_req[ar_req][burst]\(0),
      I4 => \mem_q_reg[0][burst_n_0_][0]\,
      O => axi_mst_req_ar_burst(0)
    );
\axi_mst_req_ar_len[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => D(0),
      I4 => \mem_q_reg[0][len_n_0_][0]\,
      O => axi_mst_req_ar_len(0)
    );
\axi_mst_req_ar_len[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => D(1),
      I4 => \mem_q_reg[0][len_n_0_][1]\,
      O => axi_mst_req_ar_len(1)
    );
\axi_mst_req_ar_len[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => D(2),
      I4 => \mem_q_reg[0][len_n_0_][2]\,
      O => axi_mst_req_ar_len(2)
    );
\axi_mst_req_ar_len[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => D(3),
      I4 => \mem_q_reg[0][len_n_0_][3]\,
      O => axi_mst_req_ar_len(3)
    );
\axi_mst_req_ar_len[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => D(4),
      I4 => \mem_q_reg[0][len_n_0_][4]\,
      O => axi_mst_req_ar_len(4)
    );
\axi_mst_req_ar_len[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => D(5),
      I4 => \mem_q_reg[0][len_n_0_][5]\,
      O => axi_mst_req_ar_len(5)
    );
\axi_mst_req_ar_len[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => D(6),
      I4 => \mem_q_reg[0][len_n_0_][6]\,
      O => axi_mst_req_ar_len(6)
    );
\axi_mst_req_ar_len[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => D(7),
      I4 => \mem_q_reg[0][len_n_0_][7]\,
      O => axi_mst_req_ar_len(7)
    );
\axi_mst_req_ar_size[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \mem_q_reg[0][size_n_0_][1]\,
      O => axi_mst_req_ar_size(0)
    );
axi_mst_req_ar_valid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => axi_mst_req_ar_valid
    );
\mem_q_reg[0][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(8),
      Q => \mem_q_reg[0][addr_n_0_][10]\
    );
\mem_q_reg[0][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(9),
      Q => \mem_q_reg[0][addr_n_0_][11]\
    );
\mem_q_reg[0][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(10),
      Q => \mem_q_reg[0][addr_n_0_][12]\
    );
\mem_q_reg[0][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(11),
      Q => \mem_q_reg[0][addr_n_0_][13]\
    );
\mem_q_reg[0][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(12),
      Q => \mem_q_reg[0][addr_n_0_][14]\
    );
\mem_q_reg[0][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(13),
      Q => \mem_q_reg[0][addr_n_0_][15]\
    );
\mem_q_reg[0][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(14),
      Q => \mem_q_reg[0][addr_n_0_][16]\
    );
\mem_q_reg[0][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(15),
      Q => \mem_q_reg[0][addr_n_0_][17]\
    );
\mem_q_reg[0][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(16),
      Q => \mem_q_reg[0][addr_n_0_][18]\
    );
\mem_q_reg[0][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(17),
      Q => \mem_q_reg[0][addr_n_0_][19]\
    );
\mem_q_reg[0][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(18),
      Q => \mem_q_reg[0][addr_n_0_][20]\
    );
\mem_q_reg[0][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(19),
      Q => \mem_q_reg[0][addr_n_0_][21]\
    );
\mem_q_reg[0][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(20),
      Q => \mem_q_reg[0][addr_n_0_][22]\
    );
\mem_q_reg[0][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(21),
      Q => \mem_q_reg[0][addr_n_0_][23]\
    );
\mem_q_reg[0][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(22),
      Q => \mem_q_reg[0][addr_n_0_][24]\
    );
\mem_q_reg[0][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(23),
      Q => \mem_q_reg[0][addr_n_0_][25]\
    );
\mem_q_reg[0][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(24),
      Q => \mem_q_reg[0][addr_n_0_][26]\
    );
\mem_q_reg[0][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(25),
      Q => \mem_q_reg[0][addr_n_0_][27]\
    );
\mem_q_reg[0][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(26),
      Q => \mem_q_reg[0][addr_n_0_][28]\
    );
\mem_q_reg[0][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(27),
      Q => \mem_q_reg[0][addr_n_0_][29]\
    );
\mem_q_reg[0][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(0),
      Q => \mem_q_reg[0][addr_n_0_][2]\
    );
\mem_q_reg[0][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(28),
      Q => \mem_q_reg[0][addr_n_0_][30]\
    );
\mem_q_reg[0][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(29),
      Q => \mem_q_reg[0][addr_n_0_][31]\
    );
\mem_q_reg[0][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(1),
      Q => \mem_q_reg[0][addr_n_0_][3]\
    );
\mem_q_reg[0][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(2),
      Q => \mem_q_reg[0][addr_n_0_][4]\
    );
\mem_q_reg[0][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(3),
      Q => \mem_q_reg[0][addr_n_0_][5]\
    );
\mem_q_reg[0][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(4),
      Q => \mem_q_reg[0][addr_n_0_][6]\
    );
\mem_q_reg[0][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(5),
      Q => \mem_q_reg[0][addr_n_0_][7]\
    );
\mem_q_reg[0][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(6),
      Q => \mem_q_reg[0][addr_n_0_][8]\
    );
\mem_q_reg[0][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \mem_q_reg[0][addr][31]_0\(7),
      Q => \mem_q_reg[0][addr_n_0_][9]\
    );
\mem_q_reg[0][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \r_req[ar_req][burst]\(0),
      Q => \mem_q_reg[0][burst_n_0_][0]\
    );
\mem_q_reg[0][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => D(0),
      Q => \mem_q_reg[0][len_n_0_][0]\
    );
\mem_q_reg[0][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => D(1),
      Q => \mem_q_reg[0][len_n_0_][1]\
    );
\mem_q_reg[0][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => D(2),
      Q => \mem_q_reg[0][len_n_0_][2]\
    );
\mem_q_reg[0][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => D(3),
      Q => \mem_q_reg[0][len_n_0_][3]\
    );
\mem_q_reg[0][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => D(4),
      Q => \mem_q_reg[0][len_n_0_][4]\
    );
\mem_q_reg[0][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => D(5),
      Q => \mem_q_reg[0][len_n_0_][5]\
    );
\mem_q_reg[0][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => D(6),
      Q => \mem_q_reg[0][len_n_0_][6]\
    );
\mem_q_reg[0][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => D(7),
      Q => \mem_q_reg[0][len_n_0_][7]\
    );
\mem_q_reg[0][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_n06_out,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => '1',
      Q => \mem_q_reg[0][size_n_0_][1]\
    );
\status_cnt_q[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(1),
      I2 => axi_mst_rsp_ar_ready,
      I3 => \^q\(0),
      O => \status_cnt_q[0]_i_1__8_n_0\
    );
\status_cnt_q[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => write_pointer_n06_out,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => axi_mst_rsp_ar_ready,
      O => \status_cnt_q[1]_i_1__7_n_0\
    );
\status_cnt_q[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"94"
    )
        port map (
      I0 => axi_mst_rsp_ar_ready,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \status_cnt_q[1]_i_2__5_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q[1]_i_1__7_n_0\,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \status_cnt_q[0]_i_1__8_n_0\,
      Q => \^q\(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q[1]_i_1__7_n_0\,
      CLR => \mem_q_reg[0][size][1]_0\,
      D => \status_cnt_q[1]_i_2__5_n_0\,
      Q => \^q\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1_10\ is
  port (
    write_pointer_q0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \mem_q_reg[1][0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC;
    axi_slv_req_w_last : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    axi_slv_rsp_w_ready_INST_0_i_5 : in STD_LOGIC;
    axi_slv_rsp_w_ready_INST_0_i_5_0 : in STD_LOGIC;
    axi_slv_rsp_w_ready_INST_0_i_5_1 : in STD_LOGIC;
    axi_slv_rsp_w_ready_INST_0_i_5_2 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[0][0]_0\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][0]_1\ : in STD_LOGIC;
    \mem_q_reg[0][0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1_10\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0]_2\ : STD_LOGIC;
  signal \mem_q_reg[1]_3\ : STD_LOGIC;
  signal read_pointer_q : STD_LOGIC;
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal status_cnt_n : STD_LOGIC;
  signal \status_cnt_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC;
  signal \^write_pointer_q0\ : STD_LOGIC;
  signal \write_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_2__0\ : label is "soft_lutpair200";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
  write_pointer_q0 <= \^write_pointer_q0\;
\axi_slv_rsp_b_id[0]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_q_reg[1]_3\,
      I1 => read_pointer_q,
      I2 => \mem_q_reg[0]_2\,
      O => \mem_q_reg[1][0]_0\
    );
axi_slv_rsp_w_ready_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0DD0000"
    )
        port map (
      I0 => axi_slv_rsp_w_ready_INST_0_i_5,
      I1 => axi_slv_rsp_w_ready_INST_0_i_5_0,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => axi_slv_rsp_w_ready_INST_0_i_5_1,
      I5 => axi_slv_rsp_w_ready_INST_0_i_5_2,
      O => \^status_cnt_q_reg[0]_0\
    );
\mem_q[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => axi_slv_req_aw_id(0),
      I1 => \mem_q_reg[0][0]_1\,
      I2 => \mem_q_reg[0][0]_2\,
      I3 => \^write_pointer_q0\,
      I4 => write_pointer_q,
      I5 => \mem_q_reg[0]_2\,
      O => \mem_q[0][0]_i_1_n_0\
    );
\mem_q[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => axi_slv_req_aw_id(0),
      I1 => \mem_q_reg[0][0]_1\,
      I2 => \mem_q_reg[0][0]_2\,
      I3 => write_pointer_q,
      I4 => \^write_pointer_q0\,
      I5 => \mem_q_reg[1]_3\,
      O => \mem_q[1][0]_i_1_n_0\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[0][0]_i_1_n_0\,
      Q => \mem_q_reg[0]_2\
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[1][0]_i_1_n_0\,
      Q => \mem_q_reg[1]_3\
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF4440"
    )
        port map (
      I0 => \status_cnt_q_reg[1]_0\,
      I1 => \status_cnt_q_reg[1]_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => read_pointer_q,
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => read_pointer_q
    );
\status_cnt_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \status_cnt_q[0]_i_1_n_0\
    );
\status_cnt_q[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A9A9AAA"
    )
        port map (
      I0 => \^write_pointer_q0\,
      I1 => \status_cnt_q_reg[1]_0\,
      I2 => \status_cnt_q_reg[1]_1\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => status_cnt_n
    );
\status_cnt_q[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6686"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \status_cnt_q_reg[1]_1\,
      I3 => \status_cnt_q_reg[1]_0\,
      O => \status_cnt_q[1]_i_2__0_n_0\
    );
\status_cnt_q[1]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^status_cnt_q_reg[0]_0\,
      I1 => axi_slv_req_w_last,
      I2 => \write_pointer_q_reg[0]_0\,
      O => \^write_pointer_q0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \mem_q_reg[0][0]_0\,
      D => \status_cnt_q[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \mem_q_reg[0][0]_0\,
      D => \status_cnt_q[1]_i_2__0_n_0\,
      Q => \^q\(1)
    );
\write_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^write_pointer_q0\,
      I1 => write_pointer_q,
      O => \write_pointer_q[0]_i_1_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \write_pointer_q[0]_i_1_n_0\,
      Q => write_pointer_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1_9\ is
  port (
    b_state_q_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : out STD_LOGIC;
    axi_slv_req_aw_id_0_sp_1 : out STD_LOGIC;
    \mem_q_reg[1][0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : out STD_LOGIC;
    b_state_q : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_0\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_1\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_aw_ready_INST_0_i_7 : in STD_LOGIC;
    axi_slv_rsp_aw_ready_INST_0_i_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[1][0]_1\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_2\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_3\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \splitted_req[aw][id]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1_9\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_slv_req_aw_id_0_sn_1 : STD_LOGIC;
  signal \^b_state_q_reg\ : STD_LOGIC;
  signal \mem_q[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0]_4\ : STD_LOGIC;
  signal \^mem_q_reg[1][0]_0\ : STD_LOGIC;
  signal \mem_q_reg[1]_5\ : STD_LOGIC;
  signal read_pointer_q : STD_LOGIC;
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC;
  signal \write_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_slv_rsp_aw_ready_INST_0_i_11 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of b_state_q_i_3 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \counter_q[8]_i_3__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mem_q[0][0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mem_q[1][0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_3__5\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_4__3\ : label is "soft_lutpair215";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  axi_slv_req_aw_id_0_sp_1 <= axi_slv_req_aw_id_0_sn_1;
  b_state_q_reg <= \^b_state_q_reg\;
  \mem_q_reg[1][0]_0\ <= \^mem_q_reg[1][0]_0\;
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
axi_slv_rsp_aw_ready_INST_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => axi_slv_rsp_aw_ready_INST_0_i_7,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => axi_slv_rsp_aw_ready_INST_0_i_7_0(1),
      I4 => axi_slv_rsp_aw_ready_INST_0_i_7_0(0),
      O => \status_cnt_q_reg[1]_0\
    );
\axi_slv_rsp_b_id[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_q_reg[1]_5\,
      I1 => read_pointer_q,
      I2 => \mem_q_reg[0]_4\,
      O => \^mem_q_reg[1][0]_0\
    );
b_state_q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[0]\(1),
      I3 => \counter_q_reg[0]\(0),
      O => \status_cnt_q_reg[1]_1\
    );
\counter_q[8]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
        port map (
      I0 => b_state_q,
      I1 => \counter_q_reg[0]\(0),
      I2 => \counter_q_reg[0]\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \^b_state_q_reg\
    );
\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700777077FF777F"
    )
        port map (
      I0 => \^b_state_q_reg\,
      I1 => \^mem_q_reg[1][0]_0\,
      I2 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2\,
      I3 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_0\,
      I4 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_1\,
      I5 => axi_slv_req_aw_id(0),
      O => axi_slv_req_aw_id_0_sn_1
    );
\mem_q[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \splitted_req[aw][id]\,
      I1 => \write_pointer_q_reg[0]_0\,
      I2 => write_pointer_q,
      I3 => \mem_q_reg[0]_4\,
      O => \mem_q[0][0]_i_1_n_0\
    );
\mem_q[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \splitted_req[aw][id]\,
      I1 => write_pointer_q,
      I2 => \write_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[1]_5\,
      O => \mem_q[1][0]_i_1_n_0\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[1][0]_1\,
      D => \mem_q[0][0]_i_1_n_0\,
      Q => \mem_q_reg[0]_4\
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[1][0]_1\,
      D => \mem_q[1][0]_i_1_n_0\,
      Q => \mem_q_reg[1]_5\
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABF2A3F5540D5C0"
    )
        port map (
      I0 => \read_pointer_q_reg[0]_0\,
      I1 => \read_pointer_q_reg[0]_1\,
      I2 => \read_pointer_q_reg[0]_2\,
      I3 => \read_pointer_q_reg[0]_3\,
      I4 => \^status_cnt_q_reg[0]_0\,
      I5 => read_pointer_q,
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[1][0]_1\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => read_pointer_q
    );
\status_cnt_q[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \status_cnt_q[0]_i_1__1_n_0\
    );
\status_cnt_q[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFFFF"
    )
        port map (
      I0 => \counter_q_reg[0]\(0),
      I1 => \counter_q_reg[0]\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => b_state_q,
      O => \^status_cnt_q_reg[0]_0\
    );
\status_cnt_q[1]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \status_cnt_q_reg[0]_1\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[1][0]_1\,
      D => \status_cnt_q[0]_i_1__1_n_0\,
      Q => \^q\(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[1][0]_1\,
      D => D(0),
      Q => \^q\(1)
    );
\write_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \write_pointer_q_reg[0]_0\,
      I1 => write_pointer_q,
      O => \write_pointer_q[0]_i_1_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[1][0]_1\,
      D => \write_pointer_q[0]_i_1_n_0\,
      Q => write_pointer_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized2\ is
  port (
    \mem_q_reg[0][id][0]_0\ : out STD_LOGIC;
    axi_slv_req_ar_id_0_sp_1 : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    r_busy_q_reg : out STD_LOGIC;
    axi_slv_req_ar_burst_1_sp_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_slv_req_ar_id[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_slv_req_ar_id[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_ar_ready : out STD_LOGIC;
    \axi_slv_req_ar_id[0]_2\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : out STD_LOGIC;
    \axi_slv_req_ar_id[0]_3\ : out STD_LOGIC;
    \axi_slv_req_ar_id[0]_4\ : out STD_LOGIC;
    \mem_q_reg[0][len][7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[0][id][0]_1\ : in STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_q_reg[0]\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : in STD_LOGIC;
    axi_slv_rsp_ar_ready_0 : in STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    \counter_q_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_busy_q_reg_0 : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    axi_slv_req_ar_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_counters[0].mst_select_q_reg[0][0]\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized2\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized2\ is
  signal axi_slv_req_ar_burst_1_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_id_0_sn_1 : STD_LOGIC;
  signal axi_slv_rsp_ar_ready_INST_0_i_5_n_0 : STD_LOGIC;
  signal axi_slv_rsp_ar_ready_INST_0_i_6_n_0 : STD_LOGIC;
  signal \^mem_q_reg[0][id][0]_0\ : STD_LOGIC;
  signal \mem_q_reg[0][len_n_0_][0]\ : STD_LOGIC;
  signal status_cnt_n : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal write_pointer_q0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_slv_rsp_ar_ready_INST_0_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \counter_q[0]_i_2__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \counter_q[0]_i_2__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \counter_q[7]_i_4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].mst_select_q[0][0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[1].mst_select_q[1][0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of r_busy_q_i_1 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__0\ : label is "soft_lutpair204";
begin
  axi_slv_req_ar_burst_1_sp_1 <= axi_slv_req_ar_burst_1_sn_1;
  axi_slv_req_ar_id_0_sp_1 <= axi_slv_req_ar_id_0_sn_1;
  \mem_q_reg[0][id][0]_0\ <= \^mem_q_reg[0][id][0]_0\;
  \status_cnt_q_reg[1]_0\ <= \^status_cnt_q_reg[1]_0\;
axi_slv_rsp_ar_ready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      O => axi_slv_rsp_ar_ready
    );
axi_slv_rsp_ar_ready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF0000"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_0\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => axi_slv_req_ar_burst_1_sn_1,
      I4 => axi_slv_rsp_ar_ready_0,
      O => \^status_cnt_q_reg[1]_0\
    );
axi_slv_rsp_ar_ready_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22220222FBBB0BFB"
    )
        port map (
      I0 => axi_slv_req_ar_burst(1),
      I1 => axi_slv_req_ar_burst(0),
      I2 => axi_slv_rsp_ar_ready_INST_0_i_5_n_0,
      I3 => axi_slv_rsp_ar_ready_INST_0_i_6_n_0,
      I4 => axi_slv_req_ar_len(4),
      I5 => axi_slv_req_ar_cache(0),
      O => axi_slv_req_ar_burst_1_sn_1
    );
axi_slv_rsp_ar_ready_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_slv_req_ar_len(5),
      I1 => axi_slv_req_ar_len(7),
      I2 => axi_slv_req_ar_len(6),
      O => axi_slv_rsp_ar_ready_INST_0_i_5_n_0
    );
axi_slv_rsp_ar_ready_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => axi_slv_req_ar_len(0),
      I1 => axi_slv_req_ar_len(1),
      I2 => axi_slv_req_ar_len(3),
      I3 => axi_slv_req_ar_len(2),
      O => axi_slv_rsp_ar_ready_INST_0_i_6_n_0
    );
\counter_q[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E00FFF1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[0]\,
      I3 => \mem_q_reg[0][len_n_0_][0]\,
      I4 => \counter_q_reg[0]_0\(0),
      I5 => r_busy_q_reg_0,
      O => D(0)
    );
\counter_q[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_slv_req_ar_id(0),
      I1 => \^status_cnt_q_reg[1]_0\,
      O => \axi_slv_req_ar_id[0]_2\
    );
\counter_q[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_slv_req_ar_id(0),
      I1 => \^status_cnt_q_reg[1]_0\,
      O => axi_slv_req_ar_id_0_sn_1
    );
\counter_q[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444B4B4B444444"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => axi_slv_req_ar_id(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[1]_1\,
      I4 => \counter_q_reg[1]\,
      I5 => \^mem_q_reg[0][id][0]_0\,
      O => \axi_slv_req_ar_id[0]_0\(0)
    );
\counter_q[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111E111EEE"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => axi_slv_req_ar_id(0),
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg[1]\,
      I4 => \^mem_q_reg[0][id][0]_0\,
      I5 => \counter_q_reg[1]_0\,
      O => \axi_slv_req_ar_id[0]_1\(0)
    );
\counter_q[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000EEEEEEEE"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]\,
      I3 => Q(0),
      I4 => axi_slv_req_r_ready,
      I5 => \counter_q_reg[0]\,
      O => E(0)
    );
\counter_q[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      O => r_busy_q_reg
    );
\gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].mst_select_q[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => axi_slv_req_ar_burst_1_sn_1,
      I1 => axi_slv_req_ar_id(0),
      I2 => \^status_cnt_q_reg[1]_0\,
      I3 => \gen_counters[0].mst_select_q_reg[0][0]\,
      O => \axi_slv_req_ar_id[0]_3\
    );
\gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[1].mst_select_q[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_slv_req_ar_burst_1_sn_1,
      I1 => axi_slv_req_ar_id(0),
      I2 => \^status_cnt_q_reg[1]_0\,
      I3 => \gen_counters[1].mst_select_q_reg[1][0]\,
      O => \axi_slv_req_ar_id[0]_4\
    );
\mem_q[0][id][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_0\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => axi_slv_req_ar_burst_1_sn_1,
      O => write_pointer_q0
    );
\mem_q_reg[0][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => axi_slv_req_ar_id(0),
      Q => \^mem_q_reg[0][id][0]_0\
    );
\mem_q_reg[0][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => axi_slv_req_ar_len(0),
      Q => \mem_q_reg[0][len_n_0_][0]\
    );
\mem_q_reg[0][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => axi_slv_req_ar_len(1),
      Q => \mem_q_reg[0][len][7]_0\(0)
    );
\mem_q_reg[0][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => axi_slv_req_ar_len(2),
      Q => \mem_q_reg[0][len][7]_0\(1)
    );
\mem_q_reg[0][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => axi_slv_req_ar_len(3),
      Q => \mem_q_reg[0][len][7]_0\(2)
    );
\mem_q_reg[0][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => axi_slv_req_ar_len(4),
      Q => \mem_q_reg[0][len][7]_0\(3)
    );
\mem_q_reg[0][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => axi_slv_req_ar_len(5),
      Q => \mem_q_reg[0][len][7]_0\(4)
    );
\mem_q_reg[0][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => axi_slv_req_ar_len(6),
      Q => \mem_q_reg[0][len][7]_0\(5)
    );
\mem_q_reg[0][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => axi_slv_req_ar_len(7),
      Q => \mem_q_reg[0][len][7]_0\(6)
    );
r_busy_q_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55FE"
    )
        port map (
      I0 => r_busy_q_reg_0,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \counter_q_reg[0]\,
      O => \status_cnt_q_reg[1]_1\
    );
\status_cnt_q[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1__0_n_0\
    );
\status_cnt_q[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF4500"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_0\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => axi_slv_req_ar_burst_1_sn_1,
      I4 => \status_cnt_q[1]_i_3__3_n_0\,
      O => status_cnt_n
    );
\status_cnt_q[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q[1]_i_3__3_n_0\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[1]_i_2__1_n_0\
    );
\status_cnt_q[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004000000"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_1\,
      I1 => \status_cnt_q_reg[0]_2\,
      I2 => \counter_q_reg[1]\,
      I3 => \counter_q_reg[0]\,
      I4 => \status_cnt_q_reg_n_0_[1]\,
      I5 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[1]_i_3__3_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => \status_cnt_q[0]_i_1__0_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \mem_q_reg[0][id][0]_1\,
      D => \status_cnt_q[1]_i_2__1_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized3\ is
  port (
    \mem_q_reg[0][addr][0]_0\ : out STD_LOGIC;
    \mem_q_reg[0][strb][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][addr][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][addr][5]_0\ : out STD_LOGIC;
    \mem_q_reg[1][addr][4]_0\ : out STD_LOGIC;
    \mem_q_reg[1][addr][3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][addr][3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_decouple_we : out STD_LOGIC;
    \dma_regs_rsp[error]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_q_reg[0][data][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    write_pointer_q_0 : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[1][addr][5]_1\ : in STD_LOGIC;
    \mem_q[0][error]_i_3\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \mem_q_reg[0][error]__0\ : in STD_LOGIC;
    \mem_q_reg[0][data][0]_0\ : in STD_LOGIC;
    \mem_q_reg[0][data][0]_1\ : in STD_LOGIC;
    \mem_q_reg[0][data][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_q_reg[0][data][31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_q[0][error]_i_4_0\ : in STD_LOGIC;
    \mem_q[0][data][31]_i_9_0\ : in STD_LOGIC;
    \mem_q_reg[0][data][31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_q_reg[0][data][31]_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \burst_req_d[opt][beo][src_reduce_len]\ : in STD_LOGIC;
    \^q\ : in STD_LOGIC;
    \mem_q_reg[0][data][1]_0\ : in STD_LOGIC;
    \mem_q_reg[0][data][31]_5\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \burst_req_d[opt][beo][decouple_rw]\ : in STD_LOGIC;
    write_pointer_q0_1 : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \mem_q_reg[0][error]__0_0\ : in STD_LOGIC;
    \mem_q[0][data][31]_i_10_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][addr][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_req_w_strb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_q_reg[1][addr][5]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized3\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized3\ is
  signal \dma_regs_req[addr]\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \dma_regs_req[wstrb]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][data][0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][0]_i_4_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][0]_i_7_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][10]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][11]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][12]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][13]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][14]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][17]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][19]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][20]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][22]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][24]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][26]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][27]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][28]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][2]_i_3_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][31]_i_10_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][31]_i_3_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][31]_i_4_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][31]_i_5_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][31]_i_7_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][31]_i_8_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][31]_i_9_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][8]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][9]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0][addr]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^mem_q_reg[0][addr][0]_0\ : STD_LOGIC;
  signal \mem_q_reg[0][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_q_reg[0][strb]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_q_reg[1][addr]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^mem_q_reg[1][addr][3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mem_q_reg[1][addr][5]_0\ : STD_LOGIC;
  signal \mem_q_reg[1][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_q_reg[1][strb]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q[0]_i_4_n_0\ : STD_LOGIC;
  signal \q[0]_i_5_n_0\ : STD_LOGIC;
  signal \q[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \q[31]_i_4_n_0\ : STD_LOGIC;
  signal \q[31]_i_7_n_0\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \^write_pointer_q_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_slv_rsp_b_resp[1]_INST_0_i_17\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mem_q[0][data][0]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mem_q[0][data][0]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mem_q[0][data][1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mem_q[0][error]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \q[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q[0]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \q[0]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \q[0]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \q[0]_i_5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \q[10]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \q[11]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \q[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q[14]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \q[15]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \q[16]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \q[17]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \q[18]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \q[19]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \q[20]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q[21]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q[22]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q[23]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q[24]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \q[25]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \q[26]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \q[27]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \q[28]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q[29]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \q[30]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \q[31]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q[31]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \q[31]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \q[31]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \q[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \q[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \q[5]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \q[6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \q[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \q[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \q[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__3\ : label is "soft_lutpair102";
begin
  \mem_q_reg[0][addr][0]_0\ <= \^mem_q_reg[0][addr][0]_0\;
  \mem_q_reg[1][addr][3]_0\(0) <= \^mem_q_reg[1][addr][3]_0\(0);
  \mem_q_reg[1][addr][5]_0\ <= \^mem_q_reg[1][addr][5]_0\;
  \status_cnt_q_reg[1]_0\(1 downto 0) <= \^status_cnt_q_reg[1]_0\(1 downto 0);
  write_pointer_q_0 <= \^write_pointer_q_0\;
axi_mst_req_b_ready_INST_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
        port map (
      I0 => \dma_regs_req[addr]\(4),
      I1 => \^mem_q_reg[1][addr][3]_0\(0),
      I2 => CO(0),
      I3 => \q_reg[0]\,
      I4 => \^mem_q_reg[1][addr][5]_0\,
      I5 => \^mem_q_reg[0][addr][0]_0\,
      O => \mem_q_reg[1][addr][4]_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\(0),
      I1 => \^status_cnt_q_reg[1]_0\(1),
      I2 => \axi_slv_rsp_b_resp[1]_INST_0_i_15\(0),
      I3 => \axi_slv_rsp_b_resp[1]_INST_0_i_15\(1),
      O => \status_cnt_q_reg[0]_0\
    );
\mem_q[0][data][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \mem_q[0][data][0]_i_2_n_0\,
      I1 => \mem_q[0][data][0]_i_3_n_0\,
      I2 => \mem_q[0][data][0]_i_4_n_0\,
      I3 => \mem_q_reg[0][data][0]_0\,
      I4 => \mem_q_reg[0][data][0]_1\,
      I5 => \mem_q[0][data][0]_i_7_n_0\,
      O => D(0)
    );
\mem_q[0][data][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \mem_q[0][data][31]_i_4_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(0),
      I2 => \mem_q[0][data][31]_i_5_n_0\,
      O => \mem_q[0][data][0]_i_2_n_0\
    );
\mem_q[0][data][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q[0]_i_4_n_0\,
      I1 => \burst_req_d[opt][beo][decouple_rw]\,
      O => \mem_q[0][data][0]_i_3_n_0\
    );
\mem_q[0][data][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mem_q_reg[1][addr][3]_0\(0),
      I1 => \dma_regs_req[addr]\(4),
      O => \mem_q[0][data][0]_i_4_n_0\
    );
\mem_q[0][data][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q[0][data][31]_i_7_n_0\,
      I1 => \mem_q_reg[0][data][31]_3\(0),
      I2 => \mem_q[0][data][31]_i_8_n_0\,
      I3 => \mem_q_reg[0][data][31]_4\(0),
      I4 => \mem_q_reg[0][data][31]_2\(0),
      I5 => \q[31]_i_2__0_n_0\,
      O => \mem_q[0][data][0]_i_7_n_0\
    );
\mem_q[0][data][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][10]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(10),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(10),
      O => D(10)
    );
\mem_q[0][data][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(9),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(10),
      I4 => \mem_q_reg[0][data][31]_4\(10),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][10]_i_2_n_0\
    );
\mem_q[0][data][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][11]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(11),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(11),
      O => D(11)
    );
\mem_q[0][data][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(10),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(11),
      I4 => \mem_q_reg[0][data][31]_4\(11),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][11]_i_2_n_0\
    );
\mem_q[0][data][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][12]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(12),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(12),
      O => D(12)
    );
\mem_q[0][data][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(11),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(12),
      I4 => \mem_q_reg[0][data][31]_4\(12),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][12]_i_2_n_0\
    );
\mem_q[0][data][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][13]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(13),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(13),
      O => D(13)
    );
\mem_q[0][data][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(12),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(13),
      I4 => \mem_q_reg[0][data][31]_4\(13),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][13]_i_2_n_0\
    );
\mem_q[0][data][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][14]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(14),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(14),
      O => D(14)
    );
\mem_q[0][data][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(13),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(14),
      I4 => \mem_q_reg[0][data][31]_4\(14),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][14]_i_2_n_0\
    );
\mem_q[0][data][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][15]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(15),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(15),
      O => D(15)
    );
\mem_q[0][data][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(14),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(15),
      I4 => \mem_q_reg[0][data][31]_4\(15),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][15]_i_2_n_0\
    );
\mem_q[0][data][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][16]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(16),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(16),
      O => D(16)
    );
\mem_q[0][data][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(15),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(16),
      I4 => \mem_q_reg[0][data][31]_4\(16),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][16]_i_2_n_0\
    );
\mem_q[0][data][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][17]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(17),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(17),
      O => D(17)
    );
\mem_q[0][data][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(16),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(17),
      I4 => \mem_q_reg[0][data][31]_4\(17),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][17]_i_2_n_0\
    );
\mem_q[0][data][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][18]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(18),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(18),
      O => D(18)
    );
\mem_q[0][data][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(17),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(18),
      I4 => \mem_q_reg[0][data][31]_4\(18),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][18]_i_2_n_0\
    );
\mem_q[0][data][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][19]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(19),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(19),
      O => D(19)
    );
\mem_q[0][data][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(18),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(19),
      I4 => \mem_q_reg[0][data][31]_4\(19),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][19]_i_2_n_0\
    );
\mem_q[0][data][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_q[0][data][31]_i_5_n_0\,
      I1 => \mem_q[0][data][1]_i_2_n_0\,
      I2 => \mem_q[0][data][1]_i_3_n_0\,
      O => D(1)
    );
\mem_q[0][data][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \q[31]_i_2__0_n_0\,
      I1 => \mem_q_reg[0][data][31]_2\(1),
      I2 => \mem_q_reg[0][data][31]_1\(1),
      I3 => \mem_q[0][data][31]_i_4_n_0\,
      I4 => \burst_req_d[opt][beo][src_reduce_len]\,
      I5 => \q[0]_i_4_n_0\,
      O => \mem_q[0][data][1]_i_2_n_0\
    );
\mem_q[0][data][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(0),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(1),
      I4 => \mem_q_reg[0][data][31]_4\(1),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][1]_i_3_n_0\
    );
\mem_q[0][data][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][20]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(20),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(20),
      O => D(20)
    );
\mem_q[0][data][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(19),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(20),
      I4 => \mem_q_reg[0][data][31]_4\(20),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][20]_i_2_n_0\
    );
\mem_q[0][data][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][21]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(21),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(21),
      O => D(21)
    );
\mem_q[0][data][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(20),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(21),
      I4 => \mem_q_reg[0][data][31]_4\(21),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][21]_i_2_n_0\
    );
\mem_q[0][data][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][22]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(22),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(22),
      O => D(22)
    );
\mem_q[0][data][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(21),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(22),
      I4 => \mem_q_reg[0][data][31]_4\(22),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][22]_i_2_n_0\
    );
\mem_q[0][data][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][23]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(23),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(23),
      O => D(23)
    );
\mem_q[0][data][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(22),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(23),
      I4 => \mem_q_reg[0][data][31]_4\(23),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][23]_i_2_n_0\
    );
\mem_q[0][data][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][24]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(24),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(24),
      O => D(24)
    );
\mem_q[0][data][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(23),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(24),
      I4 => \mem_q_reg[0][data][31]_4\(24),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][24]_i_2_n_0\
    );
\mem_q[0][data][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][25]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(25),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(25),
      O => D(25)
    );
\mem_q[0][data][25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(24),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(25),
      I4 => \mem_q_reg[0][data][31]_4\(25),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][25]_i_2_n_0\
    );
\mem_q[0][data][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][26]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(26),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(26),
      O => D(26)
    );
\mem_q[0][data][26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(25),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(26),
      I4 => \mem_q_reg[0][data][31]_4\(26),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][26]_i_2_n_0\
    );
\mem_q[0][data][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][27]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(27),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(27),
      O => D(27)
    );
\mem_q[0][data][27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(26),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(27),
      I4 => \mem_q_reg[0][data][31]_4\(27),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][27]_i_2_n_0\
    );
\mem_q[0][data][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][28]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(28),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(28),
      O => D(28)
    );
\mem_q[0][data][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(27),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(28),
      I4 => \mem_q_reg[0][data][31]_4\(28),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][28]_i_2_n_0\
    );
\mem_q[0][data][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][29]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(29),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(29),
      O => D(29)
    );
\mem_q[0][data][29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(28),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(29),
      I4 => \mem_q_reg[0][data][31]_4\(29),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][29]_i_2_n_0\
    );
\mem_q[0][data][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_q[0][data][31]_i_5_n_0\,
      I1 => \mem_q[0][data][2]_i_2_n_0\,
      I2 => \mem_q[0][data][2]_i_3_n_0\,
      O => D(2)
    );
\mem_q[0][data][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \q[31]_i_2__0_n_0\,
      I1 => \mem_q_reg[0][data][31]_2\(2),
      I2 => \mem_q_reg[0][data][31]_1\(2),
      I3 => \mem_q[0][data][31]_i_4_n_0\,
      I4 => \^q\,
      I5 => \q[0]_i_4_n_0\,
      O => \mem_q[0][data][2]_i_2_n_0\
    );
\mem_q[0][data][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(1),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(2),
      I4 => \mem_q_reg[0][data][31]_4\(2),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][2]_i_3_n_0\
    );
\mem_q[0][data][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][30]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(30),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(30),
      O => D(30)
    );
\mem_q[0][data][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(29),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(30),
      I4 => \mem_q_reg[0][data][31]_4\(30),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][30]_i_2_n_0\
    );
\mem_q[0][data][31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \mem_q[0][data][31]_i_9_0\,
      I1 => \q_reg[0]\,
      I2 => \mem_q_reg[0][addr]\(1),
      I3 => \read_pointer_q_reg_n_0_[0]\,
      I4 => \mem_q_reg[1][addr]\(1),
      I5 => \dma_regs_req[addr]\(2),
      O => \mem_q[0][data][31]_i_10_n_0\
    );
\mem_q[0][data][31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_q_reg[1][addr]\(2),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[0][addr]\(2),
      I3 => \q_reg[0]\,
      I4 => \mem_q[0][data][31]_i_10_0\,
      O => \dma_regs_req[addr]\(2)
    );
\mem_q[0][data][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][31]_i_3_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(31),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(31),
      O => D(31)
    );
\mem_q[0][data][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(30),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(31),
      I4 => \mem_q_reg[0][data][31]_4\(31),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][31]_i_3_n_0\
    );
\mem_q[0][data][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \dma_regs_req[addr]\(4),
      I1 => \^mem_q_reg[1][addr][5]_0\,
      O => \mem_q[0][data][31]_i_4_n_0\
    );
\mem_q[0][data][31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \mem_q[0][data][31]_i_4_n_0\,
      I1 => \^mem_q_reg[1][addr][3]_0\(0),
      I2 => \mem_q[0][data][31]_i_9_n_0\,
      O => \mem_q[0][data][31]_i_5_n_0\
    );
\mem_q[0][data][31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^mem_q_reg[1][addr][3]_0\(0),
      I1 => \^mem_q_reg[1][addr][5]_0\,
      I2 => \dma_regs_req[addr]\(4),
      O => \mem_q[0][data][31]_i_7_n_0\
    );
\mem_q[0][data][31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^mem_q_reg[1][addr][3]_0\(0),
      I1 => \^mem_q_reg[1][addr][5]_0\,
      I2 => \dma_regs_req[addr]\(4),
      O => \mem_q[0][data][31]_i_8_n_0\
    );
\mem_q[0][data][31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \mem_q[0][data][31]_i_10_n_0\,
      I1 => \mem_q[0][error]_i_4_0\,
      I2 => \q_reg[0]\,
      I3 => \mem_q_reg[0][addr]\(0),
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][addr]\(0),
      O => \mem_q[0][data][31]_i_9_n_0\
    );
\mem_q[0][data][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][3]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(3),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(3),
      O => D(3)
    );
\mem_q[0][data][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(2),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(3),
      I4 => \mem_q_reg[0][data][31]_4\(3),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][3]_i_2_n_0\
    );
\mem_q[0][data][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][4]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(4),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(4),
      O => D(4)
    );
\mem_q[0][data][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(3),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(4),
      I4 => \mem_q_reg[0][data][31]_4\(4),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][4]_i_2_n_0\
    );
\mem_q[0][data][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][5]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(5),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(5),
      O => D(5)
    );
\mem_q[0][data][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(4),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(5),
      I4 => \mem_q_reg[0][data][31]_4\(5),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][5]_i_2_n_0\
    );
\mem_q[0][data][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][6]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(6),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(6),
      O => D(6)
    );
\mem_q[0][data][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(5),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(6),
      I4 => \mem_q_reg[0][data][31]_4\(6),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][6]_i_2_n_0\
    );
\mem_q[0][data][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][7]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(7),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(7),
      O => D(7)
    );
\mem_q[0][data][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(6),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(7),
      I4 => \mem_q_reg[0][data][31]_4\(7),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][7]_i_2_n_0\
    );
\mem_q[0][data][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][8]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(8),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(8),
      O => D(8)
    );
\mem_q[0][data][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(7),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(8),
      I4 => \mem_q_reg[0][data][31]_4\(8),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][8]_i_2_n_0\
    );
\mem_q[0][data][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFFAEFFAE"
    )
        port map (
      I0 => \mem_q[0][data][9]_i_2_n_0\,
      I1 => \mem_q_reg[0][data][31]_1\(9),
      I2 => \mem_q[0][data][31]_i_4_n_0\,
      I3 => \mem_q[0][data][31]_i_5_n_0\,
      I4 => \q[31]_i_2__0_n_0\,
      I5 => \mem_q_reg[0][data][31]_2\(9),
      O => D(9)
    );
\mem_q[0][data][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_q_reg[0][data][1]_0\,
      I1 => \mem_q_reg[0][data][31]_5\(8),
      I2 => \mem_q[0][data][31]_i_7_n_0\,
      I3 => \mem_q_reg[0][data][31]_3\(9),
      I4 => \mem_q_reg[0][data][31]_4\(9),
      I5 => \mem_q[0][data][31]_i_8_n_0\,
      O => \mem_q[0][data][9]_i_2_n_0\
    );
\mem_q[0][error]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CC44CCC04444444"
    )
        port map (
      I0 => \dma_regs_req[wstrb]\(0),
      I1 => \mem_q_reg[0][error]__0\,
      I2 => \dma_regs_req[addr]\(4),
      I3 => \^mem_q_reg[1][addr][3]_0\(0),
      I4 => \^mem_q_reg[1][addr][5]_0\,
      I5 => \q[31]_i_4_n_0\,
      O => \dma_regs_rsp[error]\
    );
\mem_q[0][error]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_q_reg[1][strb]\(0),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[0][strb]\(0),
      O => \dma_regs_req[wstrb]\(0)
    );
\mem_q[0][error]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mem_q[0][data][31]_i_9_n_0\,
      I1 => \mem_q[0][error]_i_3\,
      O => \^mem_q_reg[0][addr][0]_0\
    );
\mem_q[1][data][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^write_pointer_q_0\,
      I1 => write_pointer_q0_1,
      O => mem_q
    );
\mem_q_reg[0][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(0),
      Q => \mem_q_reg[0][addr]\(0)
    );
\mem_q_reg[0][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(1),
      Q => \mem_q_reg[0][addr]\(1)
    );
\mem_q_reg[0][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(2),
      Q => \mem_q_reg[0][addr]\(2)
    );
\mem_q_reg[0][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(3),
      Q => \mem_q_reg[0][addr]\(3)
    );
\mem_q_reg[0][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(4),
      Q => \mem_q_reg[0][addr]\(4)
    );
\mem_q_reg[0][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(5),
      Q => \mem_q_reg[0][addr]\(5)
    );
\mem_q_reg[0][data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(0),
      Q => \mem_q_reg[0][data]\(0)
    );
\mem_q_reg[0][data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(10),
      Q => \mem_q_reg[0][data]\(10)
    );
\mem_q_reg[0][data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(11),
      Q => \mem_q_reg[0][data]\(11)
    );
\mem_q_reg[0][data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(12),
      Q => \mem_q_reg[0][data]\(12)
    );
\mem_q_reg[0][data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(13),
      Q => \mem_q_reg[0][data]\(13)
    );
\mem_q_reg[0][data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(14),
      Q => \mem_q_reg[0][data]\(14)
    );
\mem_q_reg[0][data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(15),
      Q => \mem_q_reg[0][data]\(15)
    );
\mem_q_reg[0][data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(16),
      Q => \mem_q_reg[0][data]\(16)
    );
\mem_q_reg[0][data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(17),
      Q => \mem_q_reg[0][data]\(17)
    );
\mem_q_reg[0][data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(18),
      Q => \mem_q_reg[0][data]\(18)
    );
\mem_q_reg[0][data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(19),
      Q => \mem_q_reg[0][data]\(19)
    );
\mem_q_reg[0][data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(1),
      Q => \mem_q_reg[0][data]\(1)
    );
\mem_q_reg[0][data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(20),
      Q => \mem_q_reg[0][data]\(20)
    );
\mem_q_reg[0][data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(21),
      Q => \mem_q_reg[0][data]\(21)
    );
\mem_q_reg[0][data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(22),
      Q => \mem_q_reg[0][data]\(22)
    );
\mem_q_reg[0][data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(23),
      Q => \mem_q_reg[0][data]\(23)
    );
\mem_q_reg[0][data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(24),
      Q => \mem_q_reg[0][data]\(24)
    );
\mem_q_reg[0][data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(25),
      Q => \mem_q_reg[0][data]\(25)
    );
\mem_q_reg[0][data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(26),
      Q => \mem_q_reg[0][data]\(26)
    );
\mem_q_reg[0][data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(27),
      Q => \mem_q_reg[0][data]\(27)
    );
\mem_q_reg[0][data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(28),
      Q => \mem_q_reg[0][data]\(28)
    );
\mem_q_reg[0][data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(29),
      Q => \mem_q_reg[0][data]\(29)
    );
\mem_q_reg[0][data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(2),
      Q => \mem_q_reg[0][data]\(2)
    );
\mem_q_reg[0][data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(30),
      Q => \mem_q_reg[0][data]\(30)
    );
\mem_q_reg[0][data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(31),
      Q => \mem_q_reg[0][data]\(31)
    );
\mem_q_reg[0][data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(3),
      Q => \mem_q_reg[0][data]\(3)
    );
\mem_q_reg[0][data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(4),
      Q => \mem_q_reg[0][data]\(4)
    );
\mem_q_reg[0][data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(5),
      Q => \mem_q_reg[0][data]\(5)
    );
\mem_q_reg[0][data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(6),
      Q => \mem_q_reg[0][data]\(6)
    );
\mem_q_reg[0][data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(7),
      Q => \mem_q_reg[0][data]\(7)
    );
\mem_q_reg[0][data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(8),
      Q => \mem_q_reg[0][data]\(8)
    );
\mem_q_reg[0][data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(9),
      Q => \mem_q_reg[0][data]\(9)
    );
\mem_q_reg[0][strb][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_strb(0),
      Q => \mem_q_reg[0][strb]\(0)
    );
\mem_q_reg[0][strb][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_strb(1),
      Q => \mem_q_reg[0][strb]\(1)
    );
\mem_q_reg[0][strb][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_strb(2),
      Q => \mem_q_reg[0][strb]\(2)
    );
\mem_q_reg[0][strb][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][addr][0]_1\(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_strb(3),
      Q => \mem_q_reg[0][strb]\(3)
    );
\mem_q_reg[1][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(0),
      Q => \mem_q_reg[1][addr]\(0)
    );
\mem_q_reg[1][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(1),
      Q => \mem_q_reg[1][addr]\(1)
    );
\mem_q_reg[1][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(2),
      Q => \mem_q_reg[1][addr]\(2)
    );
\mem_q_reg[1][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(3),
      Q => \mem_q_reg[1][addr]\(3)
    );
\mem_q_reg[1][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(4),
      Q => \mem_q_reg[1][addr]\(4)
    );
\mem_q_reg[1][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \mem_q_reg[1][addr][5]_2\(5),
      Q => \mem_q_reg[1][addr]\(5)
    );
\mem_q_reg[1][data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(0),
      Q => \mem_q_reg[1][data]\(0)
    );
\mem_q_reg[1][data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(10),
      Q => \mem_q_reg[1][data]\(10)
    );
\mem_q_reg[1][data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(11),
      Q => \mem_q_reg[1][data]\(11)
    );
\mem_q_reg[1][data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(12),
      Q => \mem_q_reg[1][data]\(12)
    );
\mem_q_reg[1][data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(13),
      Q => \mem_q_reg[1][data]\(13)
    );
\mem_q_reg[1][data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(14),
      Q => \mem_q_reg[1][data]\(14)
    );
\mem_q_reg[1][data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(15),
      Q => \mem_q_reg[1][data]\(15)
    );
\mem_q_reg[1][data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(16),
      Q => \mem_q_reg[1][data]\(16)
    );
\mem_q_reg[1][data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(17),
      Q => \mem_q_reg[1][data]\(17)
    );
\mem_q_reg[1][data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(18),
      Q => \mem_q_reg[1][data]\(18)
    );
\mem_q_reg[1][data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(19),
      Q => \mem_q_reg[1][data]\(19)
    );
\mem_q_reg[1][data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(1),
      Q => \mem_q_reg[1][data]\(1)
    );
\mem_q_reg[1][data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(20),
      Q => \mem_q_reg[1][data]\(20)
    );
\mem_q_reg[1][data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(21),
      Q => \mem_q_reg[1][data]\(21)
    );
\mem_q_reg[1][data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(22),
      Q => \mem_q_reg[1][data]\(22)
    );
\mem_q_reg[1][data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(23),
      Q => \mem_q_reg[1][data]\(23)
    );
\mem_q_reg[1][data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(24),
      Q => \mem_q_reg[1][data]\(24)
    );
\mem_q_reg[1][data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(25),
      Q => \mem_q_reg[1][data]\(25)
    );
\mem_q_reg[1][data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(26),
      Q => \mem_q_reg[1][data]\(26)
    );
\mem_q_reg[1][data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(27),
      Q => \mem_q_reg[1][data]\(27)
    );
\mem_q_reg[1][data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(28),
      Q => \mem_q_reg[1][data]\(28)
    );
\mem_q_reg[1][data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(29),
      Q => \mem_q_reg[1][data]\(29)
    );
\mem_q_reg[1][data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(2),
      Q => \mem_q_reg[1][data]\(2)
    );
\mem_q_reg[1][data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(30),
      Q => \mem_q_reg[1][data]\(30)
    );
\mem_q_reg[1][data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(31),
      Q => \mem_q_reg[1][data]\(31)
    );
\mem_q_reg[1][data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(3),
      Q => \mem_q_reg[1][data]\(3)
    );
\mem_q_reg[1][data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(4),
      Q => \mem_q_reg[1][data]\(4)
    );
\mem_q_reg[1][data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(5),
      Q => \mem_q_reg[1][data]\(5)
    );
\mem_q_reg[1][data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(6),
      Q => \mem_q_reg[1][data]\(6)
    );
\mem_q_reg[1][data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(7),
      Q => \mem_q_reg[1][data]\(7)
    );
\mem_q_reg[1][data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(8),
      Q => \mem_q_reg[1][data]\(8)
    );
\mem_q_reg[1][data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_data(9),
      Q => \mem_q_reg[1][data]\(9)
    );
\mem_q_reg[1][strb][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_strb(0),
      Q => \mem_q_reg[1][strb]\(0)
    );
\mem_q_reg[1][strb][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_strb(1),
      Q => \mem_q_reg[1][strb]\(1)
    );
\mem_q_reg[1][strb][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_strb(2),
      Q => \mem_q_reg[1][strb]\(2)
    );
\mem_q_reg[1][strb][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => axi_slv_req_w_strb(3),
      Q => \mem_q_reg[1][strb]\(3)
    );
\q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^mem_q_reg[1][addr][5]_0\,
      I1 => \q[0]_i_4_n_0\,
      I2 => \q[0]_i_5_n_0\,
      O => conf_decouple_we
    );
\q[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(1),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(1),
      O => \mem_q_reg[0][data][31]_0\(1)
    );
\q[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(0),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(0),
      O => \mem_q_reg[0][data][31]_0\(0)
    );
\q[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_q_reg[1][addr]\(5),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[0][addr]\(5),
      I3 => \q_reg[0]\,
      I4 => \q_reg[0]_0\,
      O => \^mem_q_reg[1][addr][5]_0\
    );
\q[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_q_reg[1][addr][3]_0\(0),
      I1 => \dma_regs_req[addr]\(4),
      O => \q[0]_i_4_n_0\
    );
\q[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \mem_q_reg[0][error]__0\,
      I1 => \mem_q_reg[0][strb]\(0),
      I2 => \read_pointer_q_reg_n_0_[0]\,
      I3 => \mem_q_reg[1][strb]\(0),
      O => \q[0]_i_5_n_0\
    );
\q[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(10),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(10),
      O => \mem_q_reg[0][data][31]_0\(10)
    );
\q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(11),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(11),
      O => \mem_q_reg[0][data][31]_0\(11)
    );
\q[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(12),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(12),
      O => \mem_q_reg[0][data][31]_0\(12)
    );
\q[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(13),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(13),
      O => \mem_q_reg[0][data][31]_0\(13)
    );
\q[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(14),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(14),
      O => \mem_q_reg[0][data][31]_0\(14)
    );
\q[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(15),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(15),
      O => \mem_q_reg[0][data][31]_0\(15)
    );
\q[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(16),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(16),
      O => \mem_q_reg[0][data][31]_0\(16)
    );
\q[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(17),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(17),
      O => \mem_q_reg[0][data][31]_0\(17)
    );
\q[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(18),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(18),
      O => \mem_q_reg[0][data][31]_0\(18)
    );
\q[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(19),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(19),
      O => \mem_q_reg[0][data][31]_0\(19)
    );
\q[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(20),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(20),
      O => \mem_q_reg[0][data][31]_0\(20)
    );
\q[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(21),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(21),
      O => \mem_q_reg[0][data][31]_0\(21)
    );
\q[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(22),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(22),
      O => \mem_q_reg[0][data][31]_0\(22)
    );
\q[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(23),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(23),
      O => \mem_q_reg[0][data][31]_0\(23)
    );
\q[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(24),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(24),
      O => \mem_q_reg[0][data][31]_0\(24)
    );
\q[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(25),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(25),
      O => \mem_q_reg[0][data][31]_0\(25)
    );
\q[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(26),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(26),
      O => \mem_q_reg[0][data][31]_0\(26)
    );
\q[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(27),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(27),
      O => \mem_q_reg[0][data][31]_0\(27)
    );
\q[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(28),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(28),
      O => \mem_q_reg[0][data][31]_0\(28)
    );
\q[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(29),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(29),
      O => \mem_q_reg[0][data][31]_0\(29)
    );
\q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(2),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(2),
      O => \mem_q_reg[0][data][31]_0\(2)
    );
\q[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(30),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(30),
      O => \mem_q_reg[0][data][31]_0\(30)
    );
\q[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \q[0]_i_5_n_0\,
      I1 => \q[31]_i_4_n_0\,
      I2 => \q[31]_i_2__0_n_0\,
      O => \mem_q_reg[0][strb][0]_0\(0)
    );
\q[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^mem_q_reg[1][addr][3]_0\(0),
      I1 => \^mem_q_reg[1][addr][5]_0\,
      I2 => \q[0]_i_5_n_0\,
      I3 => \q[31]_i_4_n_0\,
      I4 => \dma_regs_req[addr]\(4),
      O => \mem_q_reg[1][addr][3]_1\(0)
    );
\q[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^mem_q_reg[1][addr][3]_0\(0),
      I1 => \^mem_q_reg[1][addr][5]_0\,
      I2 => \q[0]_i_5_n_0\,
      I3 => \q[31]_i_4_n_0\,
      I4 => \dma_regs_req[addr]\(4),
      O => \mem_q_reg[1][addr][3]_2\(0)
    );
\q[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(31),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(31),
      O => \mem_q_reg[0][data][31]_0\(31)
    );
\q[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dma_regs_req[addr]\(4),
      I1 => \^mem_q_reg[1][addr][3]_0\(0),
      I2 => \^mem_q_reg[1][addr][5]_0\,
      O => \q[31]_i_2__0_n_0\
    );
\q[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_q_reg[1][addr]\(3),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[0][addr]\(3),
      I3 => \q_reg[0]\,
      I4 => \mem_q_reg[0][error]__0_0\,
      O => \^mem_q_reg[1][addr][3]_0\(0)
    );
\q[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \q[31]_i_7_n_0\,
      I1 => \mem_q_reg[0][strb]\(1),
      I2 => \read_pointer_q_reg_n_0_[0]\,
      I3 => \mem_q_reg[1][strb]\(1),
      O => \q[31]_i_4_n_0\
    );
\q[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_q_reg[1][addr]\(4),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[0][addr]\(4),
      I3 => \q_reg[0]\,
      I4 => \q_reg[0]_1\,
      O => \dma_regs_req[addr]\(4)
    );
\q[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \mem_q_reg[0][strb]\(2),
      I1 => \mem_q_reg[1][strb]\(2),
      I2 => \mem_q_reg[0][strb]\(3),
      I3 => \read_pointer_q_reg_n_0_[0]\,
      I4 => \mem_q_reg[1][strb]\(3),
      O => \q[31]_i_7_n_0\
    );
\q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(3),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(3),
      O => \mem_q_reg[0][data][31]_0\(3)
    );
\q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(4),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(4),
      O => \mem_q_reg[0][data][31]_0\(4)
    );
\q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(5),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(5),
      O => \mem_q_reg[0][data][31]_0\(5)
    );
\q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(6),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(6),
      O => \mem_q_reg[0][data][31]_0\(6)
    );
\q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(7),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(7),
      O => \mem_q_reg[0][data][31]_0\(7)
    );
\q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(8),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(8),
      O => \mem_q_reg[0][data][31]_0\(8)
    );
\q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \mem_q_reg[0][data]\(9),
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg[1][data]\(9),
      O => \mem_q_reg[0][data][31]_0\(9)
    );
\read_pointer_q[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222F0000DDD0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^status_cnt_q_reg[1]_0\(0),
      I3 => \^status_cnt_q_reg[1]_0\(1),
      I4 => \read_pointer_q_reg[0]_0\,
      I5 => \read_pointer_q_reg_n_0_[0]\,
      O => \read_pointer_q[0]_i_1__7_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \read_pointer_q[0]_i_1__7_n_0\,
      Q => \read_pointer_q_reg_n_0_[0]\
    );
\status_cnt_q[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\(0),
      O => \status_cnt_q[0]_i_1__3_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \status_cnt_q[0]_i_1__3_n_0\,
      Q => \^status_cnt_q_reg[1]_0\(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \status_cnt_q_reg[1]_1\(0),
      Q => \^status_cnt_q_reg[1]_0\(1)
    );
\write_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_q0_1,
      I1 => \^write_pointer_q_0\,
      O => \write_pointer_q[0]_i_1_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[1][addr][5]_1\,
      D => \write_pointer_q[0]_i_1_n_0\,
      Q => \^write_pointer_q_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized4\ is
  port (
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[0]_1\ : out STD_LOGIC;
    \mem_q_reg[0]_0\ : out STD_LOGIC;
    \mem_q_reg[0]_1\ : out STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : out STD_LOGIC;
    \mem_q_reg[1]_0\ : out STD_LOGIC;
    b_state_q_reg : out STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[1]_2\ : in STD_LOGIC;
    write_pointer_q0_1 : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_1\ : in STD_LOGIC;
    b_state_q : in STD_LOGIC;
    b_err_q : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_2\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_3\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_4\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_5\ : in STD_LOGIC;
    \dma_regs_rsp[error]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized4\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \^mem_q_reg[0]_1\ : STD_LOGIC;
  signal \^mem_q_reg[1]_0\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \^read_pointer_q_reg[0]_0\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_1\ : STD_LOGIC;
  signal \write_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_q[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mem_q[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_2__9\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_4__4\ : label is "soft_lutpair124";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \mem_q_reg[0]_1\ <= \^mem_q_reg[0]_1\;
  \mem_q_reg[1]_0\ <= \^mem_q_reg[1]_0\;
  \read_pointer_q_reg[0]_0\ <= \^read_pointer_q_reg[0]_0\;
  \status_cnt_q_reg[0]_1\ <= \^status_cnt_q_reg[0]_1\;
\axi_slv_rsp_b_resp[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A80"
    )
        port map (
      I0 => b_state_q,
      I1 => \^mem_q_reg[1]_0\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \^mem_q_reg[0]_1\,
      I4 => b_err_q,
      O => b_state_q_reg
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \axi_slv_rsp_b_resp[1]_INST_0_i_1\,
      I1 => \^mem_q_reg[0]_1\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \^mem_q_reg[1]_0\,
      O => \mem_q_reg[0]_0\
    );
\mem_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \dma_regs_rsp[error]\,
      I1 => \^status_cnt_q_reg[0]_1\,
      I2 => \write_pointer_q_reg_n_0_[0]\,
      I3 => \^mem_q_reg[0]_1\,
      O => \mem_q[0]_i_1_n_0\
    );
\mem_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \dma_regs_rsp[error]\,
      I1 => \write_pointer_q_reg_n_0_[0]\,
      I2 => \^status_cnt_q_reg[0]_1\,
      I3 => \^mem_q_reg[1]_0\,
      O => \mem_q[1]_i_1_n_0\
    );
\mem_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q[0]_i_1_n_0\,
      Q => \^mem_q_reg[0]_1\
    );
\mem_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q[1]_i_1_n_0\,
      Q => \^mem_q_reg[1]_0\
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABF2A3F5540D5C0"
    )
        port map (
      I0 => \read_pointer_q_reg[0]_1\,
      I1 => \read_pointer_q_reg[0]_2\,
      I2 => \read_pointer_q_reg[0]_3\,
      I3 => \read_pointer_q_reg[0]_4\,
      I4 => \read_pointer_q_reg[0]_5\,
      I5 => \^read_pointer_q_reg[0]_0\,
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \write_pointer_q_reg[0]_0\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => \^read_pointer_q_reg[0]_0\
    );
\status_cnt_q[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \status_cnt_q[0]_i_1__4_n_0\
    );
\status_cnt_q[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222F0000DDD0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \status_cnt_q_reg[1]_1\(0),
      I3 => \status_cnt_q_reg[1]_1\(1),
      I4 => \status_cnt_q_reg[1]_2\,
      I5 => write_pointer_q0_1,
      O => E(0)
    );
\status_cnt_q[1]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0D220"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \status_cnt_q_reg[1]_1\(0),
      I3 => \status_cnt_q_reg[1]_1\(1),
      I4 => \status_cnt_q_reg[1]_2\,
      O => \status_cnt_q_reg[1]_0\(0)
    );
\status_cnt_q[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \status_cnt_q_reg[1]_2\,
      O => \^status_cnt_q_reg[0]_1\
    );
\status_cnt_q[1]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \status_cnt_q_reg[0]_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q_reg[0]_2\(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \status_cnt_q[0]_i_1__4_n_0\,
      Q => \^q\(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q_reg[0]_2\(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \status_cnt_q_reg[1]_3\(0),
      Q => \^q\(1)
    );
\write_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^status_cnt_q_reg[0]_1\,
      I1 => \write_pointer_q_reg_n_0_[0]\,
      O => \write_pointer_q[0]_i_1_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \write_pointer_q_reg[0]_0\,
      D => \write_pointer_q[0]_i_1_n_0\,
      Q => \write_pointer_q_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized5\ is
  port (
    write_pointer_q : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_len_3_sp_1 : out STD_LOGIC;
    axi_slv_req_ar_len_0_sp_1 : out STD_LOGIC;
    \mem_q_reg[1][5]_0\ : out STD_LOGIC;
    \mem_q_reg[1][4]_0\ : out STD_LOGIC;
    \mem_q_reg[1][3]_0\ : out STD_LOGIC;
    \mem_q_reg[1][2]_0\ : out STD_LOGIC;
    \mem_q_reg[1][1]_0\ : out STD_LOGIC;
    \mem_q_reg[1][0]_0\ : out STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[1][5]_1\ : in STD_LOGIC;
    read_pointer_q0 : in STD_LOGIC;
    \mem_q_reg[0][0]_0\ : in STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ax_q_reg[len][3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][5]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized5\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_slv_req_ar_len_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_3_sn_1 : STD_LOGIC;
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \^write_pointer_q\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_q[0][data][31]_i_11\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem_q[0][data][31]_i_12\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem_q[0][data][31]_i_14\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \q[0]_i_6\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \q[31]_i_6\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \q[31]_i_8\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__5\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_2\ : label is "soft_lutpair95";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  axi_slv_req_ar_len_0_sp_1 <= axi_slv_req_ar_len_0_sn_1;
  axi_slv_req_ar_len_3_sp_1 <= axi_slv_req_ar_len_3_sn_1;
  write_pointer_q <= \^write_pointer_q\;
\ax_q[len][3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => axi_slv_req_ar_len(0),
      I1 => axi_slv_req_ar_len(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \ax_q_reg[len][3]\(1),
      I5 => \ax_q_reg[len][3]\(0),
      O => axi_slv_req_ar_len_0_sn_1
    );
\ax_q[len][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => axi_slv_req_ar_len(3),
      I1 => axi_slv_req_ar_len(2),
      I2 => axi_slv_req_ar_len_0_sn_1,
      I3 => axi_slv_req_ar_len(4),
      I4 => axi_slv_req_ar_len(5),
      O => axi_slv_req_ar_len_3_sn_1
    );
\mem_q[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^write_pointer_q\,
      I1 => \mem_q_reg[0][0]_0\,
      O => \mem_q[0][5]_i_1_n_0\
    );
\mem_q[0][data][31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][0]\,
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg_n_0_[0][0]\,
      O => \mem_q_reg[1][0]_0\
    );
\mem_q[0][data][31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][1]\,
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg_n_0_[0][1]\,
      O => \mem_q_reg[1][1]_0\
    );
\mem_q[0][data][31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][2]\,
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg_n_0_[0][2]\,
      O => \mem_q_reg[1][2]_0\
    );
\mem_q[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^write_pointer_q\,
      I1 => \mem_q_reg[0][0]_0\,
      O => mem_q
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][5]_i_1_n_0\,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(0),
      Q => \mem_q_reg_n_0_[0][0]\
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][5]_i_1_n_0\,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(1),
      Q => \mem_q_reg_n_0_[0][1]\
    );
\mem_q_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][5]_i_1_n_0\,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(2),
      Q => \mem_q_reg_n_0_[0][2]\
    );
\mem_q_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][5]_i_1_n_0\,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(3),
      Q => \mem_q_reg_n_0_[0][3]\
    );
\mem_q_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][5]_i_1_n_0\,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(4),
      Q => \mem_q_reg_n_0_[0][4]\
    );
\mem_q_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][5]_i_1_n_0\,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(5),
      Q => \mem_q_reg_n_0_[0][5]\
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(0),
      Q => \mem_q_reg_n_0_[1][0]\
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(1),
      Q => \mem_q_reg_n_0_[1][1]\
    );
\mem_q_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(2),
      Q => \mem_q_reg_n_0_[1][2]\
    );
\mem_q_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(3),
      Q => \mem_q_reg_n_0_[1][3]\
    );
\mem_q_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(4),
      Q => \mem_q_reg_n_0_[1][4]\
    );
\mem_q_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][5]_1\,
      D => \mem_q_reg[1][5]_2\(5),
      Q => \mem_q_reg_n_0_[1][5]\
    );
\q[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][5]\,
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg_n_0_[0][5]\,
      O => \mem_q_reg[1][5]_0\
    );
\q[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][3]\,
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg_n_0_[0][3]\,
      O => \mem_q_reg[1][3]_0\
    );
\q[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][4]\,
      I1 => \read_pointer_q_reg_n_0_[0]\,
      I2 => \mem_q_reg_n_0_[0][4]\,
      O => \mem_q_reg[1][4]_0\
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_pointer_q0,
      I1 => \read_pointer_q_reg_n_0_[0]\,
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[1][5]_1\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => \read_pointer_q_reg_n_0_[0]\
    );
\status_cnt_q[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \status_cnt_q[0]_i_1__5_n_0\
    );
\status_cnt_q[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => read_pointer_q0,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \status_cnt_q[1]_i_2_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q_reg[1]_0\(0),
      CLR => \mem_q_reg[1][5]_1\,
      D => \status_cnt_q[0]_i_1__5_n_0\,
      Q => \^q\(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q_reg[1]_0\(0),
      CLR => \mem_q_reg[1][5]_1\,
      D => \status_cnt_q[1]_i_2_n_0\,
      Q => \^q\(1)
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[1][5]_1\,
      D => \write_pointer_q_reg[0]_0\,
      Q => \^write_pointer_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized6\ is
  port (
    \mem_q_reg[0][error]\ : out STD_LOGIC;
    \mem_q_reg[1][error]\ : out STD_LOGIC;
    axi_slv_rsp_r_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \read_pointer_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    read_pointer_q0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[1][error]__0_0\ : in STD_LOGIC;
    \dma_regs_rsp[error]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_data_31_sp_1 : in STD_LOGIC;
    \dma_regs_rsp[ready]\ : in STD_LOGIC;
    \mem_q_reg[1][error]__0_1\ : in STD_LOGIC;
    \mem_q_reg[1][error]__0_2\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    read_pointer_q0_2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized6\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized6\ is
  signal axi_slv_rsp_r_data_31_sn_1 : STD_LOGIC;
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][data][31]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][0]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][10]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][11]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][12]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][13]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][14]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][15]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][16]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][17]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][18]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][19]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][1]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][20]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][21]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][22]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][23]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][24]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][25]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][26]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][27]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][28]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][29]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][2]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][30]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][31]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][3]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][4]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][5]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][6]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][7]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][8]\ : STD_LOGIC;
  signal \mem_q_reg[0][data_n_0_][9]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][0]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][10]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][11]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][12]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][13]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][14]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][15]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][16]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][17]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][18]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][19]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][1]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][20]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][21]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][22]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][23]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][24]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][25]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][26]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][27]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][28]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][29]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][2]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][30]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][31]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][3]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][4]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][5]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][6]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][7]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][8]\ : STD_LOGIC;
  signal \mem_q_reg[1][data_n_0_][9]\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \^read_pointer_q_reg[0]_0\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal write_pointer_q : STD_LOGIC;
  signal \write_pointer_q[0]_i_1__9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__6\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_2__3\ : label is "soft_lutpair99";
begin
  axi_slv_rsp_r_data_31_sn_1 <= axi_slv_rsp_r_data_31_sp_1;
  \read_pointer_q_reg[0]_0\ <= \^read_pointer_q_reg[0]_0\;
  \status_cnt_q_reg[1]_0\(1 downto 0) <= \^status_cnt_q_reg[1]_0\(1 downto 0);
\axi_slv_rsp_r_data[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][0]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][0]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(0)
    );
\axi_slv_rsp_r_data[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][10]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][10]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(10)
    );
\axi_slv_rsp_r_data[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][11]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][11]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(11)
    );
\axi_slv_rsp_r_data[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][12]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][12]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(12)
    );
\axi_slv_rsp_r_data[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][13]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][13]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(13)
    );
\axi_slv_rsp_r_data[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][14]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][14]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(14)
    );
\axi_slv_rsp_r_data[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][15]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][15]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(15)
    );
\axi_slv_rsp_r_data[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][16]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][16]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(16)
    );
\axi_slv_rsp_r_data[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][17]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][17]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(17)
    );
\axi_slv_rsp_r_data[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][18]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][18]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(18)
    );
\axi_slv_rsp_r_data[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][19]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][19]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(19)
    );
\axi_slv_rsp_r_data[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][1]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][1]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(1)
    );
\axi_slv_rsp_r_data[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][20]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][20]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(20)
    );
\axi_slv_rsp_r_data[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][21]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][21]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(21)
    );
\axi_slv_rsp_r_data[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][22]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][22]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(22)
    );
\axi_slv_rsp_r_data[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][23]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][23]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(23)
    );
\axi_slv_rsp_r_data[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][24]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][24]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(24)
    );
\axi_slv_rsp_r_data[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][25]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][25]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(25)
    );
\axi_slv_rsp_r_data[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][26]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][26]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(26)
    );
\axi_slv_rsp_r_data[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][27]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][27]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(27)
    );
\axi_slv_rsp_r_data[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][28]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][28]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(28)
    );
\axi_slv_rsp_r_data[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][29]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][29]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(29)
    );
\axi_slv_rsp_r_data[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][2]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][2]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(2)
    );
\axi_slv_rsp_r_data[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][30]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][30]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(30)
    );
\axi_slv_rsp_r_data[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][31]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][31]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(31)
    );
\axi_slv_rsp_r_data[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][3]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][3]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(3)
    );
\axi_slv_rsp_r_data[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][4]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][4]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(4)
    );
\axi_slv_rsp_r_data[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][5]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][5]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(5)
    );
\axi_slv_rsp_r_data[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][6]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][6]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(6)
    );
\axi_slv_rsp_r_data[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => axi_slv_rsp_r_data_31_sn_1,
      I1 => \mem_q_reg[1][data_n_0_][7]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][7]\,
      I4 => Q(0),
      O => axi_slv_rsp_r_data(7)
    );
\axi_slv_rsp_r_data[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][8]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][8]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(8)
    );
\axi_slv_rsp_r_data[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => Q(0),
      I1 => \mem_q_reg[1][data_n_0_][9]\,
      I2 => \^read_pointer_q_reg[0]_0\,
      I3 => \mem_q_reg[0][data_n_0_][9]\,
      I4 => axi_slv_rsp_r_data_31_sn_1,
      O => axi_slv_rsp_r_data(9)
    );
\mem_q[0][data][31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020002"
    )
        port map (
      I0 => \dma_regs_rsp[ready]\,
      I1 => \mem_q_reg[1][error]__0_1\,
      I2 => \mem_q_reg[1][error]__0_2\,
      I3 => \^status_cnt_q_reg[1]_0\(1),
      I4 => \^status_cnt_q_reg[1]_0\(0),
      I5 => write_pointer_q,
      O => \mem_q[0][data][31]_i_1__0_n_0\
    );
\mem_q[1][data][31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000200000000"
    )
        port map (
      I0 => \dma_regs_rsp[ready]\,
      I1 => \mem_q_reg[1][error]__0_1\,
      I2 => \mem_q_reg[1][error]__0_2\,
      I3 => \^status_cnt_q_reg[1]_0\(1),
      I4 => \^status_cnt_q_reg[1]_0\(0),
      I5 => write_pointer_q,
      O => mem_q
    );
\mem_q_reg[0][data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(0),
      Q => \mem_q_reg[0][data_n_0_][0]\
    );
\mem_q_reg[0][data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(10),
      Q => \mem_q_reg[0][data_n_0_][10]\
    );
\mem_q_reg[0][data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(11),
      Q => \mem_q_reg[0][data_n_0_][11]\
    );
\mem_q_reg[0][data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(12),
      Q => \mem_q_reg[0][data_n_0_][12]\
    );
\mem_q_reg[0][data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(13),
      Q => \mem_q_reg[0][data_n_0_][13]\
    );
\mem_q_reg[0][data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(14),
      Q => \mem_q_reg[0][data_n_0_][14]\
    );
\mem_q_reg[0][data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(15),
      Q => \mem_q_reg[0][data_n_0_][15]\
    );
\mem_q_reg[0][data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(16),
      Q => \mem_q_reg[0][data_n_0_][16]\
    );
\mem_q_reg[0][data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(17),
      Q => \mem_q_reg[0][data_n_0_][17]\
    );
\mem_q_reg[0][data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(18),
      Q => \mem_q_reg[0][data_n_0_][18]\
    );
\mem_q_reg[0][data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(19),
      Q => \mem_q_reg[0][data_n_0_][19]\
    );
\mem_q_reg[0][data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(1),
      Q => \mem_q_reg[0][data_n_0_][1]\
    );
\mem_q_reg[0][data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(20),
      Q => \mem_q_reg[0][data_n_0_][20]\
    );
\mem_q_reg[0][data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(21),
      Q => \mem_q_reg[0][data_n_0_][21]\
    );
\mem_q_reg[0][data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(22),
      Q => \mem_q_reg[0][data_n_0_][22]\
    );
\mem_q_reg[0][data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(23),
      Q => \mem_q_reg[0][data_n_0_][23]\
    );
\mem_q_reg[0][data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(24),
      Q => \mem_q_reg[0][data_n_0_][24]\
    );
\mem_q_reg[0][data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(25),
      Q => \mem_q_reg[0][data_n_0_][25]\
    );
\mem_q_reg[0][data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(26),
      Q => \mem_q_reg[0][data_n_0_][26]\
    );
\mem_q_reg[0][data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(27),
      Q => \mem_q_reg[0][data_n_0_][27]\
    );
\mem_q_reg[0][data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(28),
      Q => \mem_q_reg[0][data_n_0_][28]\
    );
\mem_q_reg[0][data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(29),
      Q => \mem_q_reg[0][data_n_0_][29]\
    );
\mem_q_reg[0][data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(2),
      Q => \mem_q_reg[0][data_n_0_][2]\
    );
\mem_q_reg[0][data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(30),
      Q => \mem_q_reg[0][data_n_0_][30]\
    );
\mem_q_reg[0][data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(31),
      Q => \mem_q_reg[0][data_n_0_][31]\
    );
\mem_q_reg[0][data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(3),
      Q => \mem_q_reg[0][data_n_0_][3]\
    );
\mem_q_reg[0][data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(4),
      Q => \mem_q_reg[0][data_n_0_][4]\
    );
\mem_q_reg[0][data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(5),
      Q => \mem_q_reg[0][data_n_0_][5]\
    );
\mem_q_reg[0][data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(6),
      Q => \mem_q_reg[0][data_n_0_][6]\
    );
\mem_q_reg[0][data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(7),
      Q => \mem_q_reg[0][data_n_0_][7]\
    );
\mem_q_reg[0][data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(8),
      Q => \mem_q_reg[0][data_n_0_][8]\
    );
\mem_q_reg[0][data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(9),
      Q => \mem_q_reg[0][data_n_0_][9]\
    );
\mem_q_reg[0][error]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][data][31]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => \dma_regs_rsp[error]\,
      Q => \mem_q_reg[0][error]\
    );
\mem_q_reg[1][data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(0),
      Q => \mem_q_reg[1][data_n_0_][0]\
    );
\mem_q_reg[1][data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(10),
      Q => \mem_q_reg[1][data_n_0_][10]\
    );
\mem_q_reg[1][data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(11),
      Q => \mem_q_reg[1][data_n_0_][11]\
    );
\mem_q_reg[1][data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(12),
      Q => \mem_q_reg[1][data_n_0_][12]\
    );
\mem_q_reg[1][data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(13),
      Q => \mem_q_reg[1][data_n_0_][13]\
    );
\mem_q_reg[1][data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(14),
      Q => \mem_q_reg[1][data_n_0_][14]\
    );
\mem_q_reg[1][data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(15),
      Q => \mem_q_reg[1][data_n_0_][15]\
    );
\mem_q_reg[1][data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(16),
      Q => \mem_q_reg[1][data_n_0_][16]\
    );
\mem_q_reg[1][data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(17),
      Q => \mem_q_reg[1][data_n_0_][17]\
    );
\mem_q_reg[1][data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(18),
      Q => \mem_q_reg[1][data_n_0_][18]\
    );
\mem_q_reg[1][data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(19),
      Q => \mem_q_reg[1][data_n_0_][19]\
    );
\mem_q_reg[1][data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(1),
      Q => \mem_q_reg[1][data_n_0_][1]\
    );
\mem_q_reg[1][data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(20),
      Q => \mem_q_reg[1][data_n_0_][20]\
    );
\mem_q_reg[1][data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(21),
      Q => \mem_q_reg[1][data_n_0_][21]\
    );
\mem_q_reg[1][data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(22),
      Q => \mem_q_reg[1][data_n_0_][22]\
    );
\mem_q_reg[1][data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(23),
      Q => \mem_q_reg[1][data_n_0_][23]\
    );
\mem_q_reg[1][data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(24),
      Q => \mem_q_reg[1][data_n_0_][24]\
    );
\mem_q_reg[1][data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(25),
      Q => \mem_q_reg[1][data_n_0_][25]\
    );
\mem_q_reg[1][data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(26),
      Q => \mem_q_reg[1][data_n_0_][26]\
    );
\mem_q_reg[1][data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(27),
      Q => \mem_q_reg[1][data_n_0_][27]\
    );
\mem_q_reg[1][data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(28),
      Q => \mem_q_reg[1][data_n_0_][28]\
    );
\mem_q_reg[1][data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(29),
      Q => \mem_q_reg[1][data_n_0_][29]\
    );
\mem_q_reg[1][data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(2),
      Q => \mem_q_reg[1][data_n_0_][2]\
    );
\mem_q_reg[1][data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(30),
      Q => \mem_q_reg[1][data_n_0_][30]\
    );
\mem_q_reg[1][data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(31),
      Q => \mem_q_reg[1][data_n_0_][31]\
    );
\mem_q_reg[1][data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(3),
      Q => \mem_q_reg[1][data_n_0_][3]\
    );
\mem_q_reg[1][data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(4),
      Q => \mem_q_reg[1][data_n_0_][4]\
    );
\mem_q_reg[1][data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(5),
      Q => \mem_q_reg[1][data_n_0_][5]\
    );
\mem_q_reg[1][data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(6),
      Q => \mem_q_reg[1][data_n_0_][6]\
    );
\mem_q_reg[1][data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(7),
      Q => \mem_q_reg[1][data_n_0_][7]\
    );
\mem_q_reg[1][data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(8),
      Q => \mem_q_reg[1][data_n_0_][8]\
    );
\mem_q_reg[1][data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => D(9),
      Q => \mem_q_reg[1][data_n_0_][9]\
    );
\mem_q_reg[1][error]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[1][error]__0_0\,
      D => \dma_regs_rsp[error]\,
      Q => \mem_q_reg[1][error]\
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_pointer_q0_2,
      I1 => \^read_pointer_q_reg[0]_0\,
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[1][error]__0_0\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => \^read_pointer_q_reg[0]_0\
    );
\status_cnt_q[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\(0),
      O => \status_cnt_q[0]_i_1__6_n_0\
    );
\status_cnt_q[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\(0),
      I1 => read_pointer_q0_2,
      I2 => \^status_cnt_q_reg[1]_0\(1),
      O => \status_cnt_q[1]_i_2__3_n_0\
    );
\status_cnt_q[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545450000000000"
    )
        port map (
      I0 => \mem_q_reg[1][error]__0_2\,
      I1 => \^status_cnt_q_reg[1]_0\(0),
      I2 => \^status_cnt_q_reg[1]_0\(1),
      I3 => \read_pointer_q_reg[0]_1\(1),
      I4 => \read_pointer_q_reg[0]_1\(0),
      I5 => \dma_regs_rsp[ready]\,
      O => read_pointer_q0
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[1][error]__0_0\,
      D => \status_cnt_q[0]_i_1__6_n_0\,
      Q => \^status_cnt_q_reg[1]_0\(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[1][error]__0_0\,
      D => \status_cnt_q[1]_i_2__3_n_0\,
      Q => \^status_cnt_q_reg[1]_0\(1)
    );
\write_pointer_q[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD02020002"
    )
        port map (
      I0 => \dma_regs_rsp[ready]\,
      I1 => \mem_q_reg[1][error]__0_1\,
      I2 => \mem_q_reg[1][error]__0_2\,
      I3 => \^status_cnt_q_reg[1]_0\(1),
      I4 => \^status_cnt_q_reg[1]_0\(0),
      I5 => write_pointer_q,
      O => \write_pointer_q[0]_i_1__9_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[1][error]__0_0\,
      D => \write_pointer_q[0]_i_1__9_n_0\,
      Q => write_pointer_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized7\ is
  port (
    axi_mst_rsp_w_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][is_single]_0\ : out STD_LOGIC;
    axi_mst_rsp_w_ready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][is_single]_1\ : out STD_LOGIC;
    axi_mst_rsp_w_ready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][tailer][1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_pointer_q_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_w_last : out STD_LOGIC;
    \mem_q_reg[2][is_single]_2\ : out STD_LOGIC;
    \r_tf_q_reg[valid]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    axi_mst_req_w_strb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_q_reg[2][is_single]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][offset][1]_0\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][0]_0\ : out STD_LOGIC;
    \mem_q_reg[1][num_beats][1]_0\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][2]_0\ : out STD_LOGIC;
    \mem_q_reg[1][num_beats][3]_0\ : out STD_LOGIC;
    \mem_q_reg[1][num_beats][4]_0\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][5]_0\ : out STD_LOGIC;
    \mem_q_reg[2][num_beats][6]_0\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][7]_0\ : out STD_LOGIC;
    \mem_q_reg[1][offset][0]_0\ : out STD_LOGIC;
    \w_req[w_dp_req][is_single]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[1][num_beats][0]_0\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    axi_mst_req_w_last_0 : in STD_LOGIC;
    axi_mst_req_w_last_1 : in STD_LOGIC;
    axi_mst_req_w_last_2 : in STD_LOGIC;
    \mem_q_reg[0][data][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][data][0]_0\ : in STD_LOGIC;
    \mem_q_reg[0][data][0]_1\ : in STD_LOGIC;
    axi_mst_req_w_last_3 : in STD_LOGIC;
    \axi_mst_req_w_strb[2]_INST_0_i_1_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][tailer][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][num_beats][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized7\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \axi_mst_req_w_strb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \axi_mst_req_w_strb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \axi_mst_req_w_strb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \axi_mst_req_w_strb[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \axi_mst_req_w_strb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \axi_mst_req_w_strb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \mem_q[0][data][0]_i_8_n_0\ : STD_LOGIC;
  signal \mem_q[0][offset][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[1][offset][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[2][offset][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0][is_single]__0\ : STD_LOGIC;
  signal \mem_q_reg[0][num_beats]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[0][offset]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[0][tailer]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[1][is_single]__0\ : STD_LOGIC;
  signal \mem_q_reg[1][num_beats]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[1][offset]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_q_reg[1][offset][1]_0\ : STD_LOGIC;
  signal \mem_q_reg[1][tailer]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_q_reg[1][tailer][1]_0\ : STD_LOGIC;
  signal \^mem_q_reg[2][is_single]_0\ : STD_LOGIC;
  signal \^mem_q_reg[2][is_single]_1\ : STD_LOGIC;
  signal \^mem_q_reg[2][is_single]_2\ : STD_LOGIC;
  signal \mem_q_reg[2][is_single]__0\ : STD_LOGIC;
  signal \mem_q_reg[2][num_beats]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[2][offset]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[2][tailer]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_q0 : STD_LOGIC;
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \^read_pointer_q_reg[1]_0\ : STD_LOGIC;
  signal status_cnt_n : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_mst_req_b_ready_INST_0_i_10 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \axi_mst_req_w_strb[0]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \axi_mst_req_w_strb[0]_INST_0_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \axi_mst_req_w_strb[1]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \axi_mst_req_w_strb[1]_INST_0_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \axi_mst_req_w_strb[2]_INST_0_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \axi_mst_req_w_strb[3]_INST_0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \mem_q[0][data][0]_i_8\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \read_pointer_q[0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_1__3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_1__4\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_1__5\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_1__6\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__13\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_2__1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \w_num_beats_q[0]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \w_num_beats_q[1]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_2\ : label is "soft_lutpair274";
begin
  Q(0) <= \^q\(0);
  \mem_q_reg[1][offset][1]_0\ <= \^mem_q_reg[1][offset][1]_0\;
  \mem_q_reg[1][tailer][1]_0\ <= \^mem_q_reg[1][tailer][1]_0\;
  \mem_q_reg[2][is_single]_0\ <= \^mem_q_reg[2][is_single]_0\;
  \mem_q_reg[2][is_single]_1\ <= \^mem_q_reg[2][is_single]_1\;
  \mem_q_reg[2][is_single]_2\ <= \^mem_q_reg[2][is_single]_2\;
  \read_pointer_q_reg[1]_0\ <= \^read_pointer_q_reg[1]_0\;
axi_mst_req_b_ready_INST_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q_reg[0]_0\
    );
axi_mst_req_w_last_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B0B0B00"
    )
        port map (
      I0 => \^mem_q_reg[2][is_single]_1\,
      I1 => axi_mst_req_w_last_0,
      I2 => axi_mst_req_w_last_1,
      I3 => axi_mst_req_w_last_2,
      I4 => \^mem_q_reg[1][tailer][1]_0\,
      I5 => \^mem_q_reg[2][is_single]_2\,
      O => axi_mst_req_w_last
    );
axi_mst_req_w_last_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C7F4F700000000"
    )
        port map (
      I0 => \mem_q_reg[2][is_single]__0\,
      I1 => read_pointer_q(1),
      I2 => read_pointer_q(0),
      I3 => \mem_q_reg[0][is_single]__0\,
      I4 => \mem_q_reg[1][is_single]__0\,
      I5 => axi_mst_req_w_last_3,
      O => \^mem_q_reg[2][is_single]_2\
    );
\axi_mst_req_w_strb[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^read_pointer_q_reg[1]_0\,
      O => axi_mst_req_w_strb(0)
    );
\axi_mst_req_w_strb[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_mst_req_w_strb[0]_INST_0_i_2_n_0\,
      I1 => \axi_mst_req_w_strb[2]_INST_0_i_2_n_0\,
      O => \^read_pointer_q_reg[1]_0\
    );
\axi_mst_req_w_strb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088828AA0A8A2AA"
    )
        port map (
      I0 => \^mem_q_reg[1][offset][1]_0\,
      I1 => read_pointer_q(1),
      I2 => read_pointer_q(0),
      I3 => \mem_q_reg[2][offset]\(0),
      I4 => \mem_q_reg[0][offset]\(0),
      I5 => \mem_q_reg[1][offset]\(0),
      O => \axi_mst_req_w_strb[0]_INST_0_i_2_n_0\
    );
\axi_mst_req_w_strb[1]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mem_q_reg[1][tailer][1]_0\,
      O => axi_mst_req_w_strb(1)
    );
\axi_mst_req_w_strb[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \axi_mst_req_w_strb[1]_INST_0_i_2_n_0\,
      I1 => \axi_mst_req_w_strb[2]_INST_0_i_2_n_0\,
      I2 => \^mem_q_reg[1][offset][1]_0\,
      O => \^mem_q_reg[1][tailer][1]_0\
    );
\axi_mst_req_w_strb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4F4C7F700000000"
    )
        port map (
      I0 => \mem_q_reg[1][tailer]\(1),
      I1 => read_pointer_q(0),
      I2 => read_pointer_q(1),
      I3 => \mem_q_reg[2][tailer]\(1),
      I4 => \mem_q_reg[0][tailer]\(1),
      I5 => \^mem_q_reg[2][is_single]_0\,
      O => \axi_mst_req_w_strb[1]_INST_0_i_2_n_0\
    );
\axi_mst_req_w_strb[1]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => \mem_q_reg[1][offset]\(1),
      I1 => \mem_q_reg[0][offset]\(1),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[2][offset]\(1),
      O => \^mem_q_reg[1][offset][1]_0\
    );
\axi_mst_req_w_strb[2]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mem_q_reg[2][is_single]_1\,
      O => axi_mst_req_w_strb(2)
    );
\axi_mst_req_w_strb[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF44F444"
    )
        port map (
      I0 => \axi_mst_req_w_strb[2]_INST_0_i_2_n_0\,
      I1 => \axi_mst_req_w_strb[2]_INST_0_i_3_n_0\,
      I2 => \axi_mst_req_w_strb[3]_INST_0_i_2_n_0\,
      I3 => \^mem_q_reg[2][is_single]_0\,
      I4 => \axi_mst_req_w_strb[3]_INST_0_i_3_n_0\,
      O => \^mem_q_reg[2][is_single]_1\
    );
\axi_mst_req_w_strb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C4C7F4F7"
    )
        port map (
      I0 => \mem_q_reg[2][is_single]__0\,
      I1 => read_pointer_q(1),
      I2 => read_pointer_q(0),
      I3 => \mem_q_reg[0][is_single]__0\,
      I4 => \mem_q_reg[1][is_single]__0\,
      I5 => \axi_mst_req_w_strb[2]_INST_0_i_1_0\,
      O => \axi_mst_req_w_strb[2]_INST_0_i_2_n_0\
    );
\axi_mst_req_w_strb[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075643120"
    )
        port map (
      I0 => read_pointer_q(1),
      I1 => read_pointer_q(0),
      I2 => \mem_q_reg[2][offset]\(0),
      I3 => \mem_q_reg[0][offset]\(0),
      I4 => \mem_q_reg[1][offset]\(0),
      I5 => \^mem_q_reg[1][offset][1]_0\,
      O => \axi_mst_req_w_strb[2]_INST_0_i_3_n_0\
    );
\axi_mst_req_w_strb[3]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mem_q_reg[2][is_single]_0\,
      O => axi_mst_req_w_strb(3)
    );
\axi_mst_req_w_strb[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^mem_q_reg[2][is_single]_2\,
      I1 => \axi_mst_req_w_strb[3]_INST_0_i_2_n_0\,
      I2 => \axi_mst_req_w_strb[3]_INST_0_i_3_n_0\,
      O => \^mem_q_reg[2][is_single]_0\
    );
\axi_mst_req_w_strb[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \mem_q_reg[0][tailer]\(0),
      I1 => \mem_q_reg[2][tailer]\(0),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][tailer]\(0),
      O => \axi_mst_req_w_strb[3]_INST_0_i_2_n_0\
    );
\axi_mst_req_w_strb[3]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \mem_q_reg[0][tailer]\(1),
      I1 => \mem_q_reg[2][tailer]\(1),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[1][tailer]\(1),
      O => \axi_mst_req_w_strb[3]_INST_0_i_3_n_0\
    );
\mem_q[0][data][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => \mem_q_reg[0][data][0]\(0),
      I1 => \mem_q[0][data][0]_i_8_n_0\,
      I2 => \status_cnt_q_reg[2]_0\,
      I3 => \p_0_in__0\(0),
      I4 => \mem_q_reg[0][data][0]_0\,
      I5 => \mem_q_reg[0][data][0]_1\,
      O => \r_tf_q_reg[valid]\
    );
\mem_q[0][data][0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      O => \mem_q[0][data][0]_i_8_n_0\
    );
\mem_q[0][offset][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      O => \mem_q[0][offset][1]_i_1__0_n_0\
    );
\mem_q[1][offset][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      O => \mem_q[1][offset][1]_i_1__0_n_0\
    );
\mem_q[2][offset][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      O => \mem_q[2][offset][1]_i_1__0_n_0\
    );
\mem_q_reg[0][is_single]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \w_req[w_dp_req][is_single]\,
      Q => \mem_q_reg[0][is_single]__0\
    );
\mem_q_reg[0][num_beats][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(0),
      Q => \mem_q_reg[0][num_beats]\(0)
    );
\mem_q_reg[0][num_beats][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(1),
      Q => \mem_q_reg[0][num_beats]\(1)
    );
\mem_q_reg[0][num_beats][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(2),
      Q => \mem_q_reg[0][num_beats]\(2)
    );
\mem_q_reg[0][num_beats][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(3),
      Q => \mem_q_reg[0][num_beats]\(3)
    );
\mem_q_reg[0][num_beats][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(4),
      Q => \mem_q_reg[0][num_beats]\(4)
    );
\mem_q_reg[0][num_beats][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(5),
      Q => \mem_q_reg[0][num_beats]\(5)
    );
\mem_q_reg[0][num_beats][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(6),
      Q => \mem_q_reg[0][num_beats]\(6)
    );
\mem_q_reg[0][num_beats][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(7),
      Q => \mem_q_reg[0][num_beats]\(7)
    );
\mem_q_reg[0][offset][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => D(0),
      Q => \mem_q_reg[0][offset]\(0)
    );
\mem_q_reg[0][offset][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => D(1),
      Q => \mem_q_reg[0][offset]\(1)
    );
\mem_q_reg[0][tailer][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(0),
      Q => \mem_q_reg[0][tailer]\(0)
    );
\mem_q_reg[0][tailer][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(1),
      Q => \mem_q_reg[0][tailer]\(1)
    );
\mem_q_reg[1][is_single]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \w_req[w_dp_req][is_single]\,
      Q => \mem_q_reg[1][is_single]__0\
    );
\mem_q_reg[1][num_beats][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(0),
      Q => \mem_q_reg[1][num_beats]\(0)
    );
\mem_q_reg[1][num_beats][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(1),
      Q => \mem_q_reg[1][num_beats]\(1)
    );
\mem_q_reg[1][num_beats][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(2),
      Q => \mem_q_reg[1][num_beats]\(2)
    );
\mem_q_reg[1][num_beats][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(3),
      Q => \mem_q_reg[1][num_beats]\(3)
    );
\mem_q_reg[1][num_beats][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(4),
      Q => \mem_q_reg[1][num_beats]\(4)
    );
\mem_q_reg[1][num_beats][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(5),
      Q => \mem_q_reg[1][num_beats]\(5)
    );
\mem_q_reg[1][num_beats][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(6),
      Q => \mem_q_reg[1][num_beats]\(6)
    );
\mem_q_reg[1][num_beats][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(7),
      Q => \mem_q_reg[1][num_beats]\(7)
    );
\mem_q_reg[1][offset][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => D(0),
      Q => \mem_q_reg[1][offset]\(0)
    );
\mem_q_reg[1][offset][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => D(1),
      Q => \mem_q_reg[1][offset]\(1)
    );
\mem_q_reg[1][tailer][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(0),
      Q => \mem_q_reg[1][tailer]\(0)
    );
\mem_q_reg[1][tailer][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(1),
      Q => \mem_q_reg[1][tailer]\(1)
    );
\mem_q_reg[2][is_single]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \w_req[w_dp_req][is_single]\,
      Q => \mem_q_reg[2][is_single]__0\
    );
\mem_q_reg[2][num_beats][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(0),
      Q => \mem_q_reg[2][num_beats]\(0)
    );
\mem_q_reg[2][num_beats][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(1),
      Q => \mem_q_reg[2][num_beats]\(1)
    );
\mem_q_reg[2][num_beats][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(2),
      Q => \mem_q_reg[2][num_beats]\(2)
    );
\mem_q_reg[2][num_beats][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(3),
      Q => \mem_q_reg[2][num_beats]\(3)
    );
\mem_q_reg[2][num_beats][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(4),
      Q => \mem_q_reg[2][num_beats]\(4)
    );
\mem_q_reg[2][num_beats][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(5),
      Q => \mem_q_reg[2][num_beats]\(5)
    );
\mem_q_reg[2][num_beats][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(6),
      Q => \mem_q_reg[2][num_beats]\(6)
    );
\mem_q_reg[2][num_beats][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][num_beats][7]_1\(7),
      Q => \mem_q_reg[2][num_beats]\(7)
    );
\mem_q_reg[2][offset][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => D(0),
      Q => \mem_q_reg[2][offset]\(0)
    );
\mem_q_reg[2][offset][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => D(1),
      Q => \mem_q_reg[2][offset]\(1)
    );
\mem_q_reg[2][tailer][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(0),
      Q => \mem_q_reg[2][tailer]\(0)
    );
\mem_q_reg[2][tailer][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[2][offset][1]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \mem_q_reg[0][tailer][1]_0\(1),
      Q => \mem_q_reg[2][tailer]\(1)
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(1),
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \status_cnt_q_reg[2]_0\,
      O => read_pointer_q0
    );
\read_pointer_q[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mem_q_reg[2][is_single]_0\,
      I1 => \read_pointer_q_reg[0]_0\,
      O => axi_mst_rsp_w_ready(0)
    );
\read_pointer_q[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mem_q_reg[2][is_single]_1\,
      I1 => \read_pointer_q_reg[0]_0\,
      O => axi_mst_rsp_w_ready_0(0)
    );
\read_pointer_q[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mem_q_reg[1][tailer][1]_0\,
      I1 => \read_pointer_q_reg[0]_0\,
      O => axi_mst_rsp_w_ready_1(0)
    );
\read_pointer_q[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^read_pointer_q_reg[1]_0\,
      I1 => \read_pointer_q_reg[0]_0\,
      O => E(0)
    );
\read_pointer_q[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(1),
      O => \read_pointer_q[1]_i_2_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => read_pointer_q0,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => read_pointer_q(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => read_pointer_q0,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \read_pointer_q[1]_i_2_n_0\,
      Q => read_pointer_q(1)
    );
\status_cnt_q[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1__10_n_0\
    );
\status_cnt_q[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6698"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \status_cnt_q_reg[2]_0\,
      O => \status_cnt_q[1]_i_1__13_n_0\
    );
\status_cnt_q[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0100FE"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \status_cnt_q_reg[2]_0\,
      I4 => write_pointer_q0,
      O => status_cnt_n
    );
\status_cnt_q[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E80"
    )
        port map (
      I0 => \status_cnt_q_reg[2]_0\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \^q\(0),
      O => \status_cnt_q[2]_i_2__1_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \status_cnt_q[0]_i_1__10_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \status_cnt_q[1]_i_1__13_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \status_cnt_q[2]_i_2__1_n_0\,
      Q => \^q\(0)
    );
w_cnt_valid_q_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0AACC"
    )
        port map (
      I0 => \mem_q_reg[1][offset]\(0),
      I1 => \mem_q_reg[0][offset]\(0),
      I2 => \mem_q_reg[2][offset]\(0),
      I3 => read_pointer_q(0),
      I4 => read_pointer_q(1),
      O => \mem_q_reg[1][offset][0]_0\
    );
\w_num_beats_q[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \mem_q_reg[0][num_beats]\(0),
      I1 => \mem_q_reg[1][num_beats]\(0),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[2][num_beats]\(0),
      O => \mem_q_reg[0][num_beats][0]_0\
    );
\w_num_beats_q[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[1][num_beats]\(1),
      I1 => \mem_q_reg[0][num_beats]\(1),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[2][num_beats]\(1),
      O => \mem_q_reg[1][num_beats][1]_0\
    );
\w_num_beats_q[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \mem_q_reg[0][num_beats]\(2),
      I1 => \mem_q_reg[1][num_beats]\(2),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[2][num_beats]\(2),
      O => \mem_q_reg[0][num_beats][2]_0\
    );
\w_num_beats_q[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[1][num_beats]\(3),
      I1 => \mem_q_reg[0][num_beats]\(3),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[2][num_beats]\(3),
      O => \mem_q_reg[1][num_beats][3]_0\
    );
\w_num_beats_q[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[1][num_beats]\(4),
      I1 => \mem_q_reg[0][num_beats]\(4),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[2][num_beats]\(4),
      O => \mem_q_reg[1][num_beats][4]_0\
    );
\w_num_beats_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \mem_q_reg[0][num_beats]\(5),
      I1 => \mem_q_reg[1][num_beats]\(5),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[2][num_beats]\(5),
      O => \mem_q_reg[0][num_beats][5]_0\
    );
\w_num_beats_q[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \mem_q_reg[2][num_beats]\(6),
      I1 => \mem_q_reg[1][num_beats]\(6),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[0][num_beats]\(6),
      O => \mem_q_reg[2][num_beats][6]_0\
    );
\w_num_beats_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C4C7F4F7"
    )
        port map (
      I0 => \mem_q_reg[2][is_single]__0\,
      I1 => read_pointer_q(1),
      I2 => read_pointer_q(0),
      I3 => \mem_q_reg[0][is_single]__0\,
      I4 => \mem_q_reg[1][is_single]__0\,
      I5 => \read_pointer_q_reg[0]_0\,
      O => \mem_q_reg[2][is_single]_3\(0)
    );
\w_num_beats_q[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \mem_q_reg[0][num_beats]\(7),
      I1 => \mem_q_reg[1][num_beats]\(7),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      I4 => \mem_q_reg[2][num_beats]\(7),
      O => \mem_q_reg[0][num_beats][7]_0\
    );
\write_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[0]_i_1_n_0\
    );
\write_pointer_q[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[1]_i_2_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \write_pointer_q[0]_i_1_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[1][num_beats][0]_0\,
      D => \write_pointer_q[1]_i_2_n_0\,
      Q => write_pointer_q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized8\ is
  port (
    \read_pointer_q_reg[2]_0\ : out STD_LOGIC;
    axi_mst_rsp_b_valid_0 : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    status_cnt_n : in STD_LOGIC;
    clk : in STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : in STD_LOGIC;
    axi_mst_rsp_b_valid : in STD_LOGIC;
    \read_pointer_q_reg[2]_1\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized8\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized8\ is
  signal \^axi_mst_rsp_b_valid_0\ : STD_LOGIC;
  signal \completed_q[63]_i_8_n_0\ : STD_LOGIC;
  signal \mem_q[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0]_11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[1]_10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[2]_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[3]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[4]_7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[5]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal read_pointer_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \read_pointer_q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \read_pointer_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[3]_i_2_n_0\ : STD_LOGIC;
  signal status_cnt_q_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[2]\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \write_pointer_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \write_pointer_q[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_mst_req_b_ready_INST_0_i_11 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_1__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \read_pointer_q[2]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \status_cnt_q[3]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1__3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \write_pointer_q[2]_i_1\ : label is "soft_lutpair258";
begin
  axi_mst_rsp_b_valid_0 <= \^axi_mst_rsp_b_valid_0\;
axi_mst_req_b_ready_INST_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[2]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => status_cnt_q_reg(3),
      O => \status_cnt_q_reg[2]_0\
    );
\completed_q[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \completed_q[63]_i_8_n_0\,
      I1 => read_pointer_q(2),
      I2 => \mem_q_reg[4]_7\(0),
      I3 => read_pointer_q(0),
      I4 => \mem_q_reg[5]_6\(0),
      I5 => axi_mst_rsp_b_valid,
      O => \read_pointer_q_reg[2]_0\
    );
\completed_q[63]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_q_reg[3]_8\(0),
      I1 => \mem_q_reg[2]_9\(0),
      I2 => read_pointer_q(1),
      I3 => \mem_q_reg[1]_10\(0),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[0]_11\(0),
      O => \completed_q[63]_i_8_n_0\
    );
\mem_q[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000100"
    )
        port map (
      I0 => CO(0),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q0,
      I4 => write_pointer_q(2),
      I5 => \mem_q_reg[0]_11\(0),
      O => \mem_q[0][0]_i_1_n_0\
    );
\mem_q[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00100000"
    )
        port map (
      I0 => CO(0),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[1]_10\(0),
      O => \mem_q[1][0]_i_1_n_0\
    );
\mem_q[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => CO(0),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      I3 => write_pointer_q0,
      I4 => write_pointer_q(2),
      I5 => \mem_q_reg[2]_9\(0),
      O => \mem_q[2][0]_i_1_n_0\
    );
\mem_q[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00400000"
    )
        port map (
      I0 => CO(0),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[3]_8\(0),
      O => \mem_q[3][0]_i_1_n_0\
    );
\mem_q[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => CO(0),
      I1 => write_pointer_q0,
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q(2),
      I5 => \mem_q_reg[4]_7\(0),
      O => \mem_q[4][0]_i_1_n_0\
    );
\mem_q[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00004000"
    )
        port map (
      I0 => CO(0),
      I1 => write_pointer_q0,
      I2 => write_pointer_q(2),
      I3 => write_pointer_q(0),
      I4 => write_pointer_q(1),
      I5 => \mem_q_reg[5]_6\(0),
      O => \mem_q[5][0]_i_1_n_0\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_0\,
      D => \mem_q[0][0]_i_1_n_0\,
      Q => \mem_q_reg[0]_11\(0)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_0\,
      D => \mem_q[1][0]_i_1_n_0\,
      Q => \mem_q_reg[1]_10\(0)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_0\,
      D => \mem_q[2][0]_i_1_n_0\,
      Q => \mem_q_reg[2]_9\(0)
    );
\mem_q_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_0\,
      D => \mem_q[3][0]_i_1_n_0\,
      Q => \mem_q_reg[3]_8\(0)
    );
\mem_q_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_0\,
      D => \mem_q[4][0]_i_1_n_0\,
      Q => \mem_q_reg[4]_7\(0)
    );
\mem_q_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_0\,
      D => \mem_q[5][0]_i_1_n_0\,
      Q => \mem_q_reg[5]_6\(0)
    );
\read_pointer_q[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_pointer_q(0),
      O => \read_pointer_q[0]_i_1__1_n_0\
    );
\read_pointer_q[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => read_pointer_q(1),
      I1 => read_pointer_q(0),
      I2 => read_pointer_q(2),
      O => \read_pointer_q[1]_i_1__2_n_0\
    );
\read_pointer_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => \read_pointer_q_reg[2]_1\,
      I1 => axi_mst_rsp_b_valid,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => status_cnt_q_reg(3),
      I4 => \status_cnt_q_reg_n_0_[2]\,
      I5 => \status_cnt_q_reg_n_0_[1]\,
      O => \^axi_mst_rsp_b_valid_0\
    );
\read_pointer_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => read_pointer_q(2),
      I1 => read_pointer_q(0),
      I2 => read_pointer_q(1),
      O => \read_pointer_q[2]_i_2_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^axi_mst_rsp_b_valid_0\,
      CLR => \status_cnt_q_reg[0]_0\,
      D => \read_pointer_q[0]_i_1__1_n_0\,
      Q => read_pointer_q(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^axi_mst_rsp_b_valid_0\,
      CLR => \status_cnt_q_reg[0]_0\,
      D => \read_pointer_q[1]_i_1__2_n_0\,
      Q => read_pointer_q(1)
    );
\read_pointer_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^axi_mst_rsp_b_valid_0\,
      CLR => \status_cnt_q_reg[0]_0\,
      D => \read_pointer_q[2]_i_2_n_0\,
      Q => read_pointer_q(2)
    );
\status_cnt_q[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1__9_n_0\
    );
\status_cnt_q[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \^axi_mst_rsp_b_valid_0\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[1]_i_1__6_n_0\
    );
\status_cnt_q[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \^axi_mst_rsp_b_valid_0\,
      I2 => \status_cnt_q_reg_n_0_[2]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[2]_i_1__1_n_0\
    );
\status_cnt_q[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AA9AA"
    )
        port map (
      I0 => status_cnt_q_reg(3),
      I1 => \status_cnt_q_reg_n_0_[2]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \^axi_mst_rsp_b_valid_0\,
      I4 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[3]_i_2_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_0\,
      D => \status_cnt_q[0]_i_1__9_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_0\,
      D => \status_cnt_q[1]_i_1__6_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_0\,
      D => \status_cnt_q[2]_i_1__1_n_0\,
      Q => \status_cnt_q_reg_n_0_[2]\
    );
\status_cnt_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_0\,
      D => \status_cnt_q[3]_i_2_n_0\,
      Q => status_cnt_q_reg(3)
    );
\write_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(0),
      O => \write_pointer_q[0]_i_1__0_n_0\
    );
\write_pointer_q[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => write_pointer_q(1),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(2),
      O => \write_pointer_q[1]_i_1__3_n_0\
    );
\write_pointer_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => write_pointer_q(2),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      O => \write_pointer_q[2]_i_1_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \status_cnt_q_reg[0]_0\,
      D => \write_pointer_q[0]_i_1__0_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \status_cnt_q_reg[0]_0\,
      D => \write_pointer_q[1]_i_1__3_n_0\,
      Q => write_pointer_q(1)
    );
\write_pointer_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \status_cnt_q_reg[0]_0\,
      D => \write_pointer_q[2]_i_1_n_0\,
      Q => write_pointer_q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9\ is
  port (
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \read_pointer_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_req_r_ready : out STD_LOGIC;
    first_r_q_reg : out STD_LOGIC;
    axi_mst_rsp_r_valid_0 : out STD_LOGIC;
    axi_mst_rsp_r_valid_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[2]_1\ : out STD_LOGIC;
    \w_num_beats_q_reg[7]\ : out STD_LOGIC;
    w_cnt_valid_q_reg : out STD_LOGIC;
    first_r_q_reg_0 : out STD_LOGIC;
    \mem_q_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_r_ready_0 : in STD_LOGIC;
    axi_mst_req_r_ready_1 : in STD_LOGIC;
    \mem_q_reg[2][0]_0\ : in STD_LOGIC;
    axi_mst_req_r_ready_2 : in STD_LOGIC;
    \status_cnt_q_reg[2]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_3\ : in STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    axi_mst_rsp_r_valid : in STD_LOGIC;
    \status_cnt_q_reg[2]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_q_reg[1]_0\ : in STD_LOGIC;
    axi_mst_req_w_valid : in STD_LOGIC;
    axi_mst_req_w_valid_0 : in STD_LOGIC;
    axi_mst_req_w_valid_1 : in STD_LOGIC;
    axi_mst_req_w_valid_2 : in STD_LOGIC;
    w_cnt_valid_q_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    w_cnt_valid_q : in STD_LOGIC;
    axi_mst_rsp_r_last : in STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \mem_q_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9\ is
  signal axi_mst_req_aw_valid_INST_0_i_2_n_0 : STD_LOGIC;
  signal axi_mst_req_r_ready_INST_0_i_3_n_0 : STD_LOGIC;
  signal axi_mst_req_w_last_INST_0_i_8_n_0 : STD_LOGIC;
  signal \^axi_mst_rsp_r_valid_0\ : STD_LOGIC;
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \^read_pointer_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \status_cnt_q[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[2]_0\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[2]\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal write_pointer_q0 : STD_LOGIC;
  signal \write_pointer_q[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_2__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_mst_req_r_ready_INST_0_i_3 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of axi_mst_req_w_last_INST_0_i_5 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of first_r_q_i_1 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \read_pointer_q[0]_i_1__5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_2__4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__14\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__14\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_2__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of w_cnt_valid_q_i_3 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1__4\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_2__3\ : label is "soft_lutpair237";
begin
  axi_mst_rsp_r_valid_0 <= \^axi_mst_rsp_r_valid_0\;
  \read_pointer_q_reg[1]_0\(1 downto 0) <= \^read_pointer_q_reg[1]_0\(1 downto 0);
  \status_cnt_q_reg[2]_0\ <= \^status_cnt_q_reg[2]_0\;
axi_mst_req_aw_valid_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => axi_mst_req_aw_valid_INST_0_i_2_n_0,
      I1 => axi_mst_req_r_ready_0,
      I2 => axi_mst_rsp_r_valid,
      O => \^axi_mst_rsp_r_valid_0\
    );
axi_mst_req_aw_valid_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAABAAA"
    )
        port map (
      I0 => axi_mst_req_r_ready_2,
      I1 => \status_cnt_q_reg_n_0_[2]\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      I3 => \status_cnt_q_reg_n_0_[0]\,
      I4 => \mem_q_reg[2][0]_0\,
      I5 => axi_mst_req_r_ready_1,
      O => axi_mst_req_aw_valid_INST_0_i_2_n_0
    );
axi_mst_req_r_ready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111011"
    )
        port map (
      I0 => axi_mst_req_r_ready_0,
      I1 => axi_mst_req_r_ready_1,
      I2 => \mem_q_reg[2][0]_0\,
      I3 => axi_mst_req_r_ready_INST_0_i_3_n_0,
      I4 => \status_cnt_q_reg_n_0_[2]\,
      I5 => axi_mst_req_r_ready_2,
      O => axi_mst_req_r_ready
    );
axi_mst_req_r_ready_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[1]\,
      I1 => \status_cnt_q_reg_n_0_[0]\,
      O => axi_mst_req_r_ready_INST_0_i_3_n_0
    );
axi_mst_req_w_last_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5D0CDD0C5D0C"
    )
        port map (
      I0 => axi_mst_req_w_valid,
      I1 => \^status_cnt_q_reg[2]_0\,
      I2 => \status_cnt_q_reg[2]_2\,
      I3 => axi_mst_req_w_valid_0,
      I4 => axi_mst_req_w_valid_1,
      I5 => axi_mst_req_w_valid_2,
      O => \status_cnt_q_reg[2]_1\
    );
axi_mst_req_w_last_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[2]\,
      I1 => \status_cnt_q_reg_n_0_[0]\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      O => \^status_cnt_q_reg[2]_0\
    );
axi_mst_req_w_last_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => w_cnt_valid_q_reg_0(7),
      I1 => w_cnt_valid_q_reg_0(6),
      I2 => w_cnt_valid_q_reg_0(2),
      I3 => axi_mst_req_w_last_INST_0_i_8_n_0,
      O => \w_num_beats_q_reg[7]\
    );
axi_mst_req_w_last_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => w_cnt_valid_q_reg_0(0),
      I1 => w_cnt_valid_q_reg_0(4),
      I2 => w_cnt_valid_q_reg_0(1),
      I3 => w_cnt_valid_q,
      I4 => w_cnt_valid_q_reg_0(3),
      I5 => w_cnt_valid_q_reg_0(5),
      O => axi_mst_req_w_last_INST_0_i_8_n_0
    );
first_r_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \r_dp_rsp[first]\,
      I1 => \^axi_mst_rsp_r_valid_0\,
      I2 => axi_mst_rsp_r_last,
      O => first_r_q_reg_0
    );
\mem_q[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => write_pointer_q(1),
      I1 => write_pointer_q(0),
      I2 => \^axi_mst_rsp_r_valid_0\,
      I3 => \mem_q_reg[2][0]_0\,
      O => \mem_q[0][7]_i_1_n_0\
    );
\mem_q[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => write_pointer_q(1),
      I1 => write_pointer_q(0),
      I2 => \^axi_mst_rsp_r_valid_0\,
      I3 => \mem_q_reg[2][0]_0\,
      O => \mem_q[1][7]_i_1_n_0\
    );
\mem_q[2][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      I2 => \^axi_mst_rsp_r_valid_0\,
      I3 => \mem_q_reg[2][0]_0\,
      O => mem_q
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(0),
      Q => \mem_q_reg[0][7]_0\(0)
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(1),
      Q => \mem_q_reg[0][7]_0\(1)
    );
\mem_q_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(2),
      Q => \mem_q_reg[0][7]_0\(2)
    );
\mem_q_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(3),
      Q => \mem_q_reg[0][7]_0\(3)
    );
\mem_q_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(4),
      Q => \mem_q_reg[0][7]_0\(4)
    );
\mem_q_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(5),
      Q => \mem_q_reg[0][7]_0\(5)
    );
\mem_q_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(6),
      Q => \mem_q_reg[0][7]_0\(6)
    );
\mem_q_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(7),
      Q => \mem_q_reg[0][7]_0\(7)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(0),
      Q => \mem_q_reg[1][7]_0\(0)
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(1),
      Q => \mem_q_reg[1][7]_0\(1)
    );
\mem_q_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(2),
      Q => \mem_q_reg[1][7]_0\(2)
    );
\mem_q_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(3),
      Q => \mem_q_reg[1][7]_0\(3)
    );
\mem_q_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(4),
      Q => \mem_q_reg[1][7]_0\(4)
    );
\mem_q_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(5),
      Q => \mem_q_reg[1][7]_0\(5)
    );
\mem_q_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(6),
      Q => \mem_q_reg[1][7]_0\(6)
    );
\mem_q_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(7),
      Q => \mem_q_reg[1][7]_0\(7)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(0),
      Q => \mem_q_reg[2][7]_0\(0)
    );
\mem_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(1),
      Q => \mem_q_reg[2][7]_0\(1)
    );
\mem_q_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(2),
      Q => \mem_q_reg[2][7]_0\(2)
    );
\mem_q_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(3),
      Q => \mem_q_reg[2][7]_0\(3)
    );
\mem_q_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(4),
      Q => \mem_q_reg[2][7]_0\(4)
    );
\mem_q_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(5),
      Q => \mem_q_reg[2][7]_0\(5)
    );
\mem_q_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(6),
      Q => \mem_q_reg[2][7]_0\(6)
    );
\mem_q_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[1][7]_1\(7),
      Q => \mem_q_reg[2][7]_0\(7)
    );
\read_pointer_q[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^read_pointer_q_reg[1]_0\(0),
      I1 => \^read_pointer_q_reg[1]_0\(1),
      O => \read_pointer_q[0]_i_1__5_n_0\
    );
\read_pointer_q[1]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^read_pointer_q_reg[1]_0\(0),
      I1 => \^read_pointer_q_reg[1]_0\(1),
      O => \read_pointer_q[1]_i_2__4_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \read_pointer_q_reg[0]_0\(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \read_pointer_q[0]_i_1__5_n_0\,
      Q => \^read_pointer_q_reg[1]_0\(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \read_pointer_q_reg[0]_0\(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \read_pointer_q[1]_i_2__4_n_0\,
      Q => \^read_pointer_q_reg[1]_0\(1)
    );
\status_cnt_q[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1__14_n_0\
    );
\status_cnt_q[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \status_cnt_q_reg[2]_2\,
      I1 => \status_cnt_q_reg[2]_3\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[1]_i_1__14_n_0\
    );
\status_cnt_q[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EF0F0E0"
    )
        port map (
      I0 => \status_cnt_q_reg[2]_2\,
      I1 => \status_cnt_q_reg[2]_3\,
      I2 => \status_cnt_q_reg_n_0_[2]\,
      I3 => \status_cnt_q_reg_n_0_[0]\,
      I4 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[2]_i_2__2_n_0\
    );
\status_cnt_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0200"
    )
        port map (
      I0 => \r_dp_rsp[first]\,
      I1 => axi_mst_req_aw_valid_INST_0_i_2_n_0,
      I2 => axi_mst_req_r_ready_0,
      I3 => axi_mst_rsp_r_valid,
      I4 => \status_cnt_q_reg[2]_4\(0),
      I5 => \status_cnt_q_reg[2]_4\(1),
      O => first_r_q_reg
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \status_cnt_q[0]_i_1__14_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \status_cnt_q[1]_i_1__14_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \status_cnt_q[2]_i_2__2_n_0\,
      Q => \status_cnt_q_reg_n_0_[2]\
    );
w_cnt_valid_q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => w_cnt_valid_q,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[2]\,
      O => w_cnt_valid_q_reg
    );
\write_pointer_q[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[0]_i_1__4_n_0\
    );
\write_pointer_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_mst_rsp_r_valid_0\,
      I1 => \mem_q_reg[2][0]_0\,
      O => write_pointer_q0
    );
\write_pointer_q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_mst_rsp_r_valid_0\,
      I1 => \write_pointer_q_reg[1]_0\,
      O => axi_mst_rsp_r_valid_1(0)
    );
\write_pointer_q[1]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[1]_i_2__3_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \write_pointer_q[0]_i_1__4_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => write_pointer_q0,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \write_pointer_q[1]_i_2__3_n_0\,
      Q => write_pointer_q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_4\ is
  port (
    axi_mst_rsp_w_ready_0 : out STD_LOGIC;
    axi_mst_rsp_w_ready_1 : out STD_LOGIC;
    \read_pointer_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    axi_mst_req_w_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_mst_rsp_w_ready_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_w_ready_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[0]_1\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : out STD_LOGIC;
    \write_pointer_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    w_cnt_valid_q_reg : out STD_LOGIC;
    \mem_q_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    axi_mst_req_w_valid_0 : in STD_LOGIC;
    axi_mst_req_w_valid_1 : in STD_LOGIC;
    axi_mst_req_w_valid_2 : in STD_LOGIC;
    axi_mst_req_w_valid_3 : in STD_LOGIC;
    axi_mst_rsp_w_ready : in STD_LOGIC;
    \status_cnt_q_reg[0]_3\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_4\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_5\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_6\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_7\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_8\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \w_num_beats_q_reg[0]\ : in STD_LOGIC;
    \w_num_beats_q_reg[1]\ : in STD_LOGIC;
    \w_num_beats_q_reg[2]\ : in STD_LOGIC;
    \w_num_beats_q_reg[3]\ : in STD_LOGIC;
    \w_num_beats_q_reg[4]\ : in STD_LOGIC;
    \w_num_beats_q_reg[4]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[5]\ : in STD_LOGIC;
    \w_num_beats_q_reg[5]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[6]\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]_1\ : in STD_LOGIC;
    w_cnt_valid_q : in STD_LOGIC;
    w_cnt_valid_q_reg_0 : in STD_LOGIC;
    w_cnt_valid_q_reg_1 : in STD_LOGIC;
    w_cnt_valid_q_reg_2 : in STD_LOGIC;
    w_cnt_valid_q_reg_3 : in STD_LOGIC;
    \mem_q[0][data][0]_i_9\ : in STD_LOGIC;
    w_cnt_valid_q_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_cnt_valid_q_reg_5 : in STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \status_cnt_q_reg[0]_9\ : in STD_LOGIC;
    \mem_q_reg[0][7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_4\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^axi_mst_rsp_w_ready_1\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \^read_pointer_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \status_cnt_q[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_1\ : STD_LOGIC;
  signal \w_num_beats_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \write_pointer_q[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \^write_pointer_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_mst_req_w_last_INST_0_i_1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \read_pointer_q[0]_i_1__4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_2__3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__13\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__15\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_1__3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_2__3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_3__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \w_num_beats_q[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \w_num_beats_q[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1__3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_2__2\ : label is "soft_lutpair231";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  axi_mst_rsp_w_ready_1 <= \^axi_mst_rsp_w_ready_1\;
  \read_pointer_q_reg[1]_0\(1 downto 0) <= \^read_pointer_q_reg[1]_0\(1 downto 0);
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
  \status_cnt_q_reg[0]_1\ <= \^status_cnt_q_reg[0]_1\;
  \write_pointer_q_reg[1]_0\(1 downto 0) <= \^write_pointer_q_reg[1]_0\(1 downto 0);
axi_mst_req_w_last_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^status_cnt_q_reg[0]_0\
    );
axi_mst_req_w_valid_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0B0B00"
    )
        port map (
      I0 => axi_mst_req_w_valid_0,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => axi_mst_req_w_valid_1,
      I3 => axi_mst_req_w_valid_2,
      I4 => axi_mst_req_w_valid_3,
      O => axi_mst_req_w_valid
    );
\mem_q[0][data][0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => w_cnt_valid_q_reg_3,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \mem_q[0][data][0]_i_9\,
      I5 => axi_mst_req_w_valid_2,
      O => \status_cnt_q_reg[0]_2\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(0),
      Q => \mem_q_reg[0][7]_0\(0)
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(1),
      Q => \mem_q_reg[0][7]_0\(1)
    );
\mem_q_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(2),
      Q => \mem_q_reg[0][7]_0\(2)
    );
\mem_q_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(3),
      Q => \mem_q_reg[0][7]_0\(3)
    );
\mem_q_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(4),
      Q => \mem_q_reg[0][7]_0\(4)
    );
\mem_q_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(5),
      Q => \mem_q_reg[0][7]_0\(5)
    );
\mem_q_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(6),
      Q => \mem_q_reg[0][7]_0\(6)
    );
\mem_q_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[0][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(7),
      Q => \mem_q_reg[0][7]_0\(7)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[1][7]_2\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(0),
      Q => \mem_q_reg[1][7]_0\(0)
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[1][7]_2\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(1),
      Q => \mem_q_reg[1][7]_0\(1)
    );
\mem_q_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[1][7]_2\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(2),
      Q => \mem_q_reg[1][7]_0\(2)
    );
\mem_q_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[1][7]_2\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(3),
      Q => \mem_q_reg[1][7]_0\(3)
    );
\mem_q_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[1][7]_2\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(4),
      Q => \mem_q_reg[1][7]_0\(4)
    );
\mem_q_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[1][7]_2\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(5),
      Q => \mem_q_reg[1][7]_0\(5)
    );
\mem_q_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[1][7]_2\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(6),
      Q => \mem_q_reg[1][7]_0\(6)
    );
\mem_q_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[1][7]_2\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(7),
      Q => \mem_q_reg[1][7]_0\(7)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[2][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(0),
      Q => \mem_q_reg[2][7]_0\(0)
    );
\mem_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[2][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(1),
      Q => \mem_q_reg[2][7]_0\(1)
    );
\mem_q_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[2][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(2),
      Q => \mem_q_reg[2][7]_0\(2)
    );
\mem_q_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[2][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(3),
      Q => \mem_q_reg[2][7]_0\(3)
    );
\mem_q_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[2][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(4),
      Q => \mem_q_reg[2][7]_0\(4)
    );
\mem_q_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[2][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(5),
      Q => \mem_q_reg[2][7]_0\(5)
    );
\mem_q_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[2][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(6),
      Q => \mem_q_reg[2][7]_0\(6)
    );
\mem_q_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q_reg[2][7]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \mem_q_reg[1][7]_1\(7),
      Q => \mem_q_reg[2][7]_0\(7)
    );
\read_pointer_q[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^read_pointer_q_reg[1]_0\(0),
      I1 => \^read_pointer_q_reg[1]_0\(1),
      O => \read_pointer_q[0]_i_1__4_n_0\
    );
\read_pointer_q[1]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^read_pointer_q_reg[1]_0\(0),
      I1 => \^read_pointer_q_reg[1]_0\(1),
      O => \read_pointer_q[1]_i_2__3_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \read_pointer_q_reg[0]_0\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \read_pointer_q[0]_i_1__4_n_0\,
      Q => \^read_pointer_q_reg[1]_0\(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \read_pointer_q_reg[0]_0\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \read_pointer_q[1]_i_2__3_n_0\,
      Q => \^read_pointer_q_reg[1]_0\(1)
    );
\status_cnt_q[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \status_cnt_q[0]_i_1__13_n_0\
    );
\status_cnt_q[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => axi_mst_req_w_valid_0,
      I1 => \^axi_mst_rsp_w_ready_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \status_cnt_q[1]_i_1__15_n_0\
    );
\status_cnt_q[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111E"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_3\,
      I1 => \^axi_mst_rsp_w_ready_1\,
      I2 => \status_cnt_q_reg[0]_4\,
      I3 => \status_cnt_q_reg[0]_5\,
      O => E(0)
    );
\status_cnt_q[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111E"
    )
        port map (
      I0 => axi_mst_req_w_valid_3,
      I1 => \^axi_mst_rsp_w_ready_1\,
      I2 => \status_cnt_q_reg[0]_4\,
      I3 => \status_cnt_q_reg[0]_6\,
      O => axi_mst_rsp_w_ready_2(0)
    );
\status_cnt_q[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E1"
    )
        port map (
      I0 => \status_cnt_q_reg[0]_7\,
      I1 => \^axi_mst_rsp_w_ready_1\,
      I2 => \status_cnt_q_reg[0]_8\,
      I3 => \status_cnt_q_reg[0]_4\,
      O => axi_mst_rsp_w_ready_3(0)
    );
\status_cnt_q[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EF0F0E0"
    )
        port map (
      I0 => axi_mst_req_w_valid_0,
      I1 => \^axi_mst_rsp_w_ready_1\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \status_cnt_q[2]_i_2__3_n_0\
    );
\status_cnt_q[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axi_mst_rsp_w_ready_1\,
      I1 => \status_cnt_q_reg[2]_0\,
      O => axi_mst_rsp_w_ready_0
    );
\status_cnt_q[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4FFFFFFFFFF"
    )
        port map (
      I0 => axi_mst_req_w_valid_0,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => axi_mst_req_w_valid_1,
      I3 => axi_mst_req_w_valid_2,
      I4 => axi_mst_req_w_valid_3,
      I5 => axi_mst_rsp_w_ready,
      O => \^axi_mst_rsp_w_ready_1\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q_reg[0]_10\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \status_cnt_q[0]_i_1__13_n_0\,
      Q => \^q\(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q_reg[0]_10\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \status_cnt_q[1]_i_1__15_n_0\,
      Q => \^q\(1)
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \status_cnt_q_reg[0]_10\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \status_cnt_q[2]_i_2__3_n_0\,
      Q => \^q\(2)
    );
w_cnt_valid_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F734040"
    )
        port map (
      I0 => \^axi_mst_rsp_w_ready_1\,
      I1 => w_cnt_valid_q_reg_4(0),
      I2 => \^status_cnt_q_reg[0]_1\,
      I3 => w_cnt_valid_q_reg_5,
      I4 => w_cnt_valid_q,
      O => w_cnt_valid_q_reg
    );
w_cnt_valid_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1033001110331011"
    )
        port map (
      I0 => \^status_cnt_q_reg[0]_0\,
      I1 => w_cnt_valid_q_reg_0,
      I2 => axi_mst_req_w_valid_2,
      I3 => w_cnt_valid_q_reg_1,
      I4 => w_cnt_valid_q_reg_2,
      I5 => w_cnt_valid_q_reg_3,
      O => \^status_cnt_q_reg[0]_1\
    );
\w_num_beats_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \w_num_beats_q_reg[7]\(0),
      I1 => \w_num_beats_q[7]_i_4_n_0\,
      I2 => \w_num_beats_q_reg[0]\,
      O => D(0)
    );
\w_num_beats_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \w_num_beats_q_reg[7]\(0),
      I1 => \w_num_beats_q_reg[7]\(1),
      I2 => \w_num_beats_q[7]_i_4_n_0\,
      I3 => \w_num_beats_q_reg[1]\,
      O => D(1)
    );
\w_num_beats_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \w_num_beats_q_reg[7]\(2),
      I1 => \w_num_beats_q_reg[7]\(1),
      I2 => \w_num_beats_q_reg[7]\(0),
      I3 => \w_num_beats_q[7]_i_4_n_0\,
      I4 => \w_num_beats_q_reg[2]\,
      O => D(2)
    );
\w_num_beats_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \w_num_beats_q_reg[7]\(3),
      I1 => \w_num_beats_q_reg[7]\(2),
      I2 => \w_num_beats_q_reg[7]\(0),
      I3 => \w_num_beats_q_reg[7]\(1),
      I4 => \w_num_beats_q[7]_i_4_n_0\,
      I5 => \w_num_beats_q_reg[3]\,
      O => D(3)
    );
\w_num_beats_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \w_num_beats_q_reg[7]\(4),
      I1 => \w_num_beats_q_reg[7]_0\,
      I2 => \w_num_beats_q[7]_i_4_n_0\,
      I3 => \w_num_beats_q_reg[6]\,
      O => D(6)
    );
\w_num_beats_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \w_num_beats_q_reg[7]\(5),
      I1 => \w_num_beats_q_reg[7]\(4),
      I2 => \w_num_beats_q_reg[7]_0\,
      I3 => \w_num_beats_q[7]_i_4_n_0\,
      I4 => \w_num_beats_q_reg[7]_1\,
      O => D(7)
    );
\w_num_beats_q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_cnt_valid_q,
      I1 => \^axi_mst_rsp_w_ready_1\,
      O => \w_num_beats_q[7]_i_4_n_0\
    );
\w_num_beats_q_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \w_num_beats_q_reg[4]\,
      I1 => \w_num_beats_q_reg[4]_0\,
      O => D(4),
      S => \w_num_beats_q[7]_i_4_n_0\
    );
\w_num_beats_q_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \w_num_beats_q_reg[5]\,
      I1 => \w_num_beats_q_reg[5]_0\,
      O => D(5),
      S => \w_num_beats_q[7]_i_4_n_0\
    );
\write_pointer_q[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^write_pointer_q_reg[1]_0\(0),
      I1 => \^write_pointer_q_reg[1]_0\(1),
      O => \write_pointer_q[0]_i_1__3_n_0\
    );
\write_pointer_q[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^write_pointer_q_reg[1]_0\(0),
      I1 => \^write_pointer_q_reg[1]_0\(1),
      O => \write_pointer_q[1]_i_2__2_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \write_pointer_q_reg[1]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \write_pointer_q[0]_i_1__3_n_0\,
      Q => \^write_pointer_q_reg[1]_0\(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \write_pointer_q_reg[1]_1\(0),
      CLR => \status_cnt_q_reg[0]_9\,
      D => \write_pointer_q[1]_i_2__2_n_0\,
      Q => \^write_pointer_q_reg[1]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_6\ is
  port (
    \read_pointer_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \mem_q_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_2\ : in STD_LOGIC;
    \mem_q_reg[2][0]_0\ : in STD_LOGIC;
    \mem_q_reg[2][0]_1\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \mem_q_reg[0][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_6\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_6\ is
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \^read_pointer_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \status_cnt_q[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[2]\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_q[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_mst_req_r_ready_INST_0_i_7 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of axi_mst_req_w_last_INST_0_i_3 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \read_pointer_q[0]_i_1__3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_2__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__16\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_2__4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_2__1\ : label is "soft_lutpair225";
begin
  \read_pointer_q_reg[1]_0\(1 downto 0) <= \^read_pointer_q_reg[1]_0\(1 downto 0);
axi_mst_req_r_ready_INST_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[2]\,
      O => \status_cnt_q_reg[0]_0\
    );
axi_mst_req_w_last_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[2]\,
      I1 => \status_cnt_q_reg_n_0_[0]\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q_reg[2]_0\
    );
\mem_q[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => write_pointer_q(1),
      I1 => write_pointer_q(0),
      I2 => \mem_q_reg[2][0]_0\,
      I3 => \mem_q_reg[2][0]_1\,
      O => \mem_q[0][7]_i_1__0_n_0\
    );
\mem_q[1][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => write_pointer_q(1),
      I1 => write_pointer_q(0),
      I2 => \mem_q_reg[2][0]_0\,
      I3 => \mem_q_reg[2][0]_1\,
      O => \mem_q[1][7]_i_1__0_n_0\
    );
\mem_q[2][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      I2 => \mem_q_reg[2][0]_0\,
      I3 => \mem_q_reg[2][0]_1\,
      O => mem_q
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(0),
      Q => \mem_q_reg[0][7]_0\(0)
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(1),
      Q => \mem_q_reg[0][7]_0\(1)
    );
\mem_q_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(2),
      Q => \mem_q_reg[0][7]_0\(2)
    );
\mem_q_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(3),
      Q => \mem_q_reg[0][7]_0\(3)
    );
\mem_q_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(4),
      Q => \mem_q_reg[0][7]_0\(4)
    );
\mem_q_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(5),
      Q => \mem_q_reg[0][7]_0\(5)
    );
\mem_q_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(6),
      Q => \mem_q_reg[0][7]_0\(6)
    );
\mem_q_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(7),
      Q => \mem_q_reg[0][7]_0\(7)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(0),
      Q => \mem_q_reg[1][7]_0\(0)
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(1),
      Q => \mem_q_reg[1][7]_0\(1)
    );
\mem_q_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(2),
      Q => \mem_q_reg[1][7]_0\(2)
    );
\mem_q_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(3),
      Q => \mem_q_reg[1][7]_0\(3)
    );
\mem_q_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(4),
      Q => \mem_q_reg[1][7]_0\(4)
    );
\mem_q_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(5),
      Q => \mem_q_reg[1][7]_0\(5)
    );
\mem_q_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(6),
      Q => \mem_q_reg[1][7]_0\(6)
    );
\mem_q_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__0_n_0\,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(7),
      Q => \mem_q_reg[1][7]_0\(7)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(0),
      Q => \mem_q_reg[2][7]_0\(0)
    );
\mem_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(1),
      Q => \mem_q_reg[2][7]_0\(1)
    );
\mem_q_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(2),
      Q => \mem_q_reg[2][7]_0\(2)
    );
\mem_q_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(3),
      Q => \mem_q_reg[2][7]_0\(3)
    );
\mem_q_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(4),
      Q => \mem_q_reg[2][7]_0\(4)
    );
\mem_q_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(5),
      Q => \mem_q_reg[2][7]_0\(5)
    );
\mem_q_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(6),
      Q => \mem_q_reg[2][7]_0\(6)
    );
\mem_q_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \write_pointer_q_reg[0]_0\,
      D => \mem_q_reg[0][7]_1\(7),
      Q => \mem_q_reg[2][7]_0\(7)
    );
\read_pointer_q[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^read_pointer_q_reg[1]_0\(0),
      I1 => \^read_pointer_q_reg[1]_0\(1),
      O => \read_pointer_q[0]_i_1__3_n_0\
    );
\read_pointer_q[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^read_pointer_q_reg[1]_0\(0),
      I1 => \^read_pointer_q_reg[1]_0\(1),
      O => \read_pointer_q[1]_i_2__2_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \read_pointer_q_reg[0]_0\(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \read_pointer_q[0]_i_1__3_n_0\,
      Q => \^read_pointer_q_reg[1]_0\(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \read_pointer_q_reg[0]_0\(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \read_pointer_q[1]_i_2__2_n_0\,
      Q => \^read_pointer_q_reg[1]_0\(1)
    );
\status_cnt_q[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1__12_n_0\
    );
\status_cnt_q[1]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \status_cnt_q_reg[2]_1\,
      I1 => \status_cnt_q_reg[2]_2\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[1]_i_1__16_n_0\
    );
\status_cnt_q[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EF0F0E0"
    )
        port map (
      I0 => \status_cnt_q_reg[2]_1\,
      I1 => \status_cnt_q_reg[2]_2\,
      I2 => \status_cnt_q_reg_n_0_[2]\,
      I3 => \status_cnt_q_reg_n_0_[0]\,
      I4 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[2]_i_2__4_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \status_cnt_q[0]_i_1__12_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \status_cnt_q[1]_i_1__16_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \status_cnt_q[2]_i_2__4_n_0\,
      Q => \status_cnt_q_reg_n_0_[2]\
    );
\write_pointer_q[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[0]_i_1__2_n_0\
    );
\write_pointer_q[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[1]_i_2__1_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \write_pointer_q_reg[1]_0\(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \write_pointer_q[0]_i_1__2_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \write_pointer_q_reg[1]_0\(0),
      CLR => \write_pointer_q_reg[0]_0\,
      D => \write_pointer_q[1]_i_2__1_n_0\,
      Q => write_pointer_q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \mem_q_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_2\ : in STD_LOGIC;
    \mem_q_reg[2][0]_0\ : in STD_LOGIC;
    \mem_q_reg[2][0]_1\ : in STD_LOGIC;
    axi_mst_req_r_ready : in STD_LOGIC;
    axi_mst_req_r_ready_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[2][0]_2\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_8\ : entity is "fifo_v3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_q[1][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[2]\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_mst_req_w_last_INST_0_i_6 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \read_pointer_q[0]_i_1__2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_2__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__11\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__17\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_2__5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_2__0\ : label is "soft_lutpair221";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
axi_mst_req_r_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[2]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \mem_q_reg[2][0]_0\,
      I4 => axi_mst_req_r_ready,
      I5 => axi_mst_req_r_ready_0,
      O => \status_cnt_q_reg[2]_0\
    );
axi_mst_req_w_last_INST_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[1]\,
      I1 => \status_cnt_q_reg_n_0_[0]\,
      I2 => \status_cnt_q_reg_n_0_[2]\,
      O => \status_cnt_q_reg[1]_0\
    );
\mem_q[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => write_pointer_q(1),
      I1 => write_pointer_q(0),
      I2 => \mem_q_reg[2][0]_0\,
      I3 => \mem_q_reg[2][0]_1\,
      O => \mem_q[0][7]_i_1__1_n_0\
    );
\mem_q[1][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => write_pointer_q(1),
      I1 => write_pointer_q(0),
      I2 => \mem_q_reg[2][0]_0\,
      I3 => \mem_q_reg[2][0]_1\,
      O => \mem_q[1][7]_i_1__1_n_0\
    );
\mem_q[2][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      I2 => \mem_q_reg[2][0]_0\,
      I3 => \mem_q_reg[2][0]_1\,
      O => mem_q
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(0),
      Q => \mem_q_reg[0][7]_0\(0)
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(1),
      Q => \mem_q_reg[0][7]_0\(1)
    );
\mem_q_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(2),
      Q => \mem_q_reg[0][7]_0\(2)
    );
\mem_q_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(3),
      Q => \mem_q_reg[0][7]_0\(3)
    );
\mem_q_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(4),
      Q => \mem_q_reg[0][7]_0\(4)
    );
\mem_q_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(5),
      Q => \mem_q_reg[0][7]_0\(5)
    );
\mem_q_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(6),
      Q => \mem_q_reg[0][7]_0\(6)
    );
\mem_q_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[0][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(7),
      Q => \mem_q_reg[0][7]_0\(7)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(0),
      Q => \mem_q_reg[1][7]_0\(0)
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(1),
      Q => \mem_q_reg[1][7]_0\(1)
    );
\mem_q_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(2),
      Q => \mem_q_reg[1][7]_0\(2)
    );
\mem_q_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(3),
      Q => \mem_q_reg[1][7]_0\(3)
    );
\mem_q_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(4),
      Q => \mem_q_reg[1][7]_0\(4)
    );
\mem_q_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(5),
      Q => \mem_q_reg[1][7]_0\(5)
    );
\mem_q_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(6),
      Q => \mem_q_reg[1][7]_0\(6)
    );
\mem_q_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \mem_q[1][7]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(7),
      Q => \mem_q_reg[1][7]_0\(7)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(0),
      Q => \mem_q_reg[2][7]_0\(0)
    );
\mem_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(1),
      Q => \mem_q_reg[2][7]_0\(1)
    );
\mem_q_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(2),
      Q => \mem_q_reg[2][7]_0\(2)
    );
\mem_q_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(3),
      Q => \mem_q_reg[2][7]_0\(3)
    );
\mem_q_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(4),
      Q => \mem_q_reg[2][7]_0\(4)
    );
\mem_q_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(5),
      Q => \mem_q_reg[2][7]_0\(5)
    );
\mem_q_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(6),
      Q => \mem_q_reg[2][7]_0\(6)
    );
\mem_q_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => mem_q,
      CLR => \mem_q_reg[2][0]_2\,
      D => \mem_q_reg[1][7]_1\(7),
      Q => \mem_q_reg[2][7]_0\(7)
    );
\read_pointer_q[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \read_pointer_q[0]_i_1__2_n_0\
    );
\read_pointer_q[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \read_pointer_q[1]_i_2__1_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \read_pointer_q_reg[0]_0\(0),
      CLR => \mem_q_reg[2][0]_2\,
      D => \read_pointer_q[0]_i_1__2_n_0\,
      Q => \^q\(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \read_pointer_q_reg[0]_0\(0),
      CLR => \mem_q_reg[2][0]_2\,
      D => \read_pointer_q[1]_i_2__1_n_0\,
      Q => \^q\(1)
    );
\status_cnt_q[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1__11_n_0\
    );
\status_cnt_q[1]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \status_cnt_q_reg[2]_1\,
      I1 => \status_cnt_q_reg[2]_2\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      I3 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[1]_i_1__17_n_0\
    );
\status_cnt_q[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EF0F0E0"
    )
        port map (
      I0 => \status_cnt_q_reg[2]_1\,
      I1 => \status_cnt_q_reg[2]_2\,
      I2 => \status_cnt_q_reg_n_0_[2]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[2]_i_2__5_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[2][0]_2\,
      D => \status_cnt_q[0]_i_1__11_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[2][0]_2\,
      D => \status_cnt_q[1]_i_1__17_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \mem_q_reg[2][0]_2\,
      D => \status_cnt_q[2]_i_2__5_n_0\,
      Q => \status_cnt_q_reg_n_0_[2]\
    );
\write_pointer_q[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[0]_i_1__1_n_0\
    );
\write_pointer_q[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \write_pointer_q[1]_i_2__0_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \write_pointer_q_reg[1]_0\(0),
      CLR => \mem_q_reg[2][0]_2\,
      D => \write_pointer_q[0]_i_1__1_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \write_pointer_q_reg[1]_0\(0),
      CLR => \mem_q_reg[2][0]_2\,
      D => \write_pointer_q[1]_i_2__0_n_0\,
      Q => write_pointer_q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_id_queue is
  port (
    \gen_ht_ffs[0].head_tail_q_reg[0][free]\ : out STD_LOGIC;
    linked_data_free : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][id]\ : out STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id]\ : out STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][free]\ : out STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\ : out STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\ : out STD_LOGIC;
    axi_slv_req_aw_len_4_sp_1 : out STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\ : out STD_LOGIC;
    \counter_q_reg[2]\ : out STD_LOGIC;
    \counter_q_reg[4]\ : out STD_LOGIC;
    \counter_q_reg[6]\ : out STD_LOGIC;
    \gen_data_ffs[1].linked_data_q_reg[1][free]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\ : in STD_LOGIC;
    linked_data_d : in STD_LOGIC;
    \gen_data_ffs[1].linked_data_q_reg[1][free]_1\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][free]__0_1\ : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][head][0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\ : in STD_LOGIC;
    b_state_q_i_2 : in STD_LOGIC;
    b_state_q_i_2_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_14\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][next][0]_1\ : in STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_1\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_4_0\ : in STD_LOGIC;
    sel_aw_unsupported : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_14_0\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_14_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_id_queue;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_id_queue is
  signal axi_slv_req_aw_len_4_sn_1 : STD_LOGIC;
  signal \axi_slv_rsp_b_id[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \axi_slv_rsp_b_id[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \axi_slv_rsp_b_id[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \axi_slv_rsp_b_id[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \axi_slv_rsp_b_resp[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal b_state_q_i_6_n_0 : STD_LOGIC;
  signal \^counter_q_reg[4]\ : STD_LOGIC;
  signal \gen_data_ffs[0].linked_data_q[0][next][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_data_ffs[0].linked_data_q[0][next][0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_data_ffs[0].linked_data_q_reg[0][data]\ : STD_LOGIC;
  signal \^gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\ : STD_LOGIC;
  signal \gen_data_ffs[0].linked_data_q_reg[0][next]\ : STD_LOGIC;
  signal \gen_data_ffs[1].linked_data_q_reg[1][data]\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][free]_i_4__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][head][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][head][0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][head][0]_i_5_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_ht_ffs[0].head_tail_q_reg[0][free]\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q_reg[0][head]\ : STD_LOGIC;
  signal \^gen_ht_ffs[0].head_tail_q_reg[0][id]\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q_reg[0][tail]\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][head][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \^gen_ht_ffs[1].head_tail_q_reg[1][free]\ : STD_LOGIC;
  signal \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q_reg[1][head]\ : STD_LOGIC;
  signal \^gen_ht_ffs[1].head_tail_q_reg[1][id]\ : STD_LOGIC;
  signal \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q_reg[1][tail]\ : STD_LOGIC;
  signal head_tail_d : STD_LOGIC;
  signal \head_tail_d[0][free]\ : STD_LOGIC;
  signal \head_tail_d[0][id]\ : STD_LOGIC;
  signal \head_tail_d[1][head]\ : STD_LOGIC;
  signal \head_tail_d[1][id]\ : STD_LOGIC;
  signal linked_data_d16_out : STD_LOGIC;
  signal \linked_data_d[0][data]\ : STD_LOGIC;
  signal \linked_data_d[0][free]\ : STD_LOGIC;
  signal \linked_data_d[1][data]\ : STD_LOGIC;
  signal \^linked_data_free\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][free]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][free]_i_5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][head][0]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][head][0]_i_5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][id][0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_ht_ffs[1].head_tail_q[1][id][0]_i_2__0\ : label is "soft_lutpair180";
begin
  axi_slv_req_aw_len_4_sp_1 <= axi_slv_req_aw_len_4_sn_1;
  \counter_q_reg[4]\ <= \^counter_q_reg[4]\;
  \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\ <= \^gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\;
  \gen_ht_ffs[0].head_tail_q_reg[0][free]\ <= \^gen_ht_ffs[0].head_tail_q_reg[0][free]\;
  \gen_ht_ffs[0].head_tail_q_reg[0][id]\ <= \^gen_ht_ffs[0].head_tail_q_reg[0][id]\;
  \gen_ht_ffs[1].head_tail_q_reg[1][free]\ <= \^gen_ht_ffs[1].head_tail_q_reg[1][free]\;
  \gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\ <= \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\;
  \gen_ht_ffs[1].head_tail_q_reg[1][id]\ <= \^gen_ht_ffs[1].head_tail_q_reg[1][id]\;
  \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\ <= \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\;
  linked_data_free(1 downto 0) <= \^linked_data_free\(1 downto 0);
axi_slv_rsp_aw_ready_INST_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => axi_slv_req_aw_len(4),
      I1 => axi_slv_req_aw_len(2),
      I2 => axi_slv_req_aw_len(3),
      I3 => axi_slv_req_aw_len(1),
      I4 => axi_slv_req_aw_len(0),
      O => axi_slv_req_aw_len_4_sn_1
    );
\axi_slv_rsp_b_id[0]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAA88A8"
    )
        port map (
      I0 => Q(3),
      I1 => \axi_slv_rsp_b_resp[1]_INST_0_i_11_n_0\,
      I2 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0\,
      I3 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      I5 => \axi_slv_rsp_b_resp[1]_INST_0_i_14\(3),
      O => \axi_slv_rsp_b_id[0]_INST_0_i_10_n_0\
    );
\axi_slv_rsp_b_id[0]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555445455557757"
    )
        port map (
      I0 => Q(0),
      I1 => \axi_slv_rsp_b_resp[1]_INST_0_i_11_n_0\,
      I2 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0\,
      I3 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      I5 => \axi_slv_rsp_b_resp[1]_INST_0_i_14\(0),
      O => \axi_slv_rsp_b_id[0]_INST_0_i_11_n_0\
    );
\axi_slv_rsp_b_id[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAA88A8"
    )
        port map (
      I0 => Q(1),
      I1 => \axi_slv_rsp_b_resp[1]_INST_0_i_11_n_0\,
      I2 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0\,
      I3 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      I5 => \axi_slv_rsp_b_resp[1]_INST_0_i_14\(1),
      O => \axi_slv_rsp_b_id[0]_INST_0_i_12_n_0\
    );
\axi_slv_rsp_b_id[0]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => \axi_slv_rsp_b_id[0]_INST_0_i_9_n_0\,
      I1 => \axi_slv_rsp_b_id[0]_INST_0_i_10_n_0\,
      I2 => \axi_slv_rsp_b_id[0]_INST_0_i_11_n_0\,
      I3 => \axi_slv_rsp_b_id[0]_INST_0_i_12_n_0\,
      I4 => \^counter_q_reg[4]\,
      O => \counter_q_reg[2]\
    );
\axi_slv_rsp_b_id[0]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAA88A8"
    )
        port map (
      I0 => Q(2),
      I1 => \axi_slv_rsp_b_resp[1]_INST_0_i_11_n_0\,
      I2 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0\,
      I3 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      I5 => \axi_slv_rsp_b_resp[1]_INST_0_i_14\(2),
      O => \axi_slv_rsp_b_id[0]_INST_0_i_9_n_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FD"
    )
        port map (
      I0 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      I1 => \axi_slv_rsp_b_resp[1]_INST_0_i_4_0\,
      I2 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]\,
      I3 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      I4 => \gen_data_ffs[0].linked_data_q_reg[0][data]\,
      O => \axi_slv_rsp_b_resp[1]_INST_0_i_11_n_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABABFFABFF"
    )
        port map (
      I0 => sel_aw_unsupported,
      I1 => \^linked_data_free\(1),
      I2 => \^linked_data_free\(0),
      I3 => \axi_slv_rsp_b_resp[1]_INST_0_i_14_0\,
      I4 => \axi_slv_rsp_b_resp[1]_INST_0_i_14\(6),
      I5 => \axi_slv_rsp_b_resp[1]_INST_0_i_14_1\,
      O => \gen_data_ffs[1].linked_data_q_reg[1][free]_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAA88A8"
    )
        port map (
      I0 => Q(4),
      I1 => \axi_slv_rsp_b_resp[1]_INST_0_i_11_n_0\,
      I2 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0\,
      I3 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      I5 => \axi_slv_rsp_b_resp[1]_INST_0_i_14\(4),
      O => \^counter_q_reg[4]\
    );
b_state_q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFFFFFB8FFB8"
    )
        port map (
      I0 => b_state_q_i_2,
      I1 => \^gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\,
      I2 => b_state_q_i_2_0,
      I3 => b_state_q_i_6_n_0,
      I4 => \^counter_q_reg[4]\,
      I5 => \axi_slv_rsp_b_id[0]_INST_0_i_10_n_0\,
      O => \counter_q_reg[6]\
    );
b_state_q_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAA88A8"
    )
        port map (
      I0 => Q(5),
      I1 => \axi_slv_rsp_b_resp[1]_INST_0_i_11_n_0\,
      I2 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0\,
      I3 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      I5 => \axi_slv_rsp_b_resp[1]_INST_0_i_14\(5),
      O => b_state_q_i_6_n_0
    );
\counter_q[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      I1 => \counter_q_reg[0]\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I3 => \^gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\,
      I4 => \counter_q_reg[0]_0\,
      O => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1\(0)
    );
\counter_q[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0151FD5D"
    )
        port map (
      I0 => \gen_data_ffs[0].linked_data_q_reg[0][data]\,
      I1 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      I2 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I3 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      I4 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      O => \^gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\
    );
\gen_data_ffs[0].linked_data_q[0][data][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
        port map (
      I0 => \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\,
      I1 => \gen_data_ffs[0].linked_data_q_reg[0][data]\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I3 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      I4 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I5 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      O => \linked_data_d[0][data]\
    );
\gen_data_ffs[0].linked_data_q[0][free]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001DFF"
    )
        port map (
      I0 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      I1 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      I3 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I4 => \^linked_data_free\(0),
      O => \linked_data_d[0][free]\
    );
\gen_data_ffs[0].linked_data_q[0][next][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF5F5500005055"
    )
        port map (
      I0 => \^linked_data_free\(0),
      I1 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0\,
      I2 => \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0\,
      I3 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_3_n_0\,
      I4 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I5 => \gen_data_ffs[0].linked_data_q_reg[0][next]\,
      O => \gen_data_ffs[0].linked_data_q[0][next][0]_i_1_n_0\
    );
\gen_data_ffs[0].linked_data_q[0][next][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBAAAAAA88A"
    )
        port map (
      I0 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      I1 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]\,
      I2 => \^gen_ht_ffs[1].head_tail_q_reg[1][id]\,
      I3 => \gen_data_ffs[0].linked_data_q_reg[0][next][0]_1\,
      I4 => \counter_q_reg[0]_1\,
      I5 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      O => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0\
    );
\gen_data_ffs[0].linked_data_q[0][next][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554540"
    )
        port map (
      I0 => \^linked_data_free\(0),
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\,
      I2 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I3 => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\,
      I4 => \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      O => \gen_data_ffs[0].linked_data_q[0][next][0]_i_3_n_0\
    );
\gen_data_ffs[0].linked_data_q_reg[0][data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => linked_data_d,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      D => \linked_data_d[0][data]\,
      Q => \gen_data_ffs[0].linked_data_q_reg[0][data]\
    );
\gen_data_ffs[0].linked_data_q_reg[0][free]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => linked_data_d,
      D => \linked_data_d[0][free]\,
      PRE => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      Q => \^linked_data_free\(0)
    );
\gen_data_ffs[0].linked_data_q_reg[0][next][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      D => \gen_data_ffs[0].linked_data_q[0][next][0]_i_1_n_0\,
      Q => \gen_data_ffs[0].linked_data_q_reg[0][next]\
    );
\gen_data_ffs[1].linked_data_q[1][data][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAEAEAEA"
    )
        port map (
      I0 => \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\,
      I1 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I3 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      I4 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I5 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      O => \linked_data_d[1][data]\
    );
\gen_data_ffs[1].linked_data_q[1][free]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA888"
    )
        port map (
      I0 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I1 => \^linked_data_free\(1),
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      I3 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I4 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      O => linked_data_d16_out
    );
\gen_data_ffs[1].linked_data_q_reg[1][data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \gen_data_ffs[1].linked_data_q_reg[1][free]_1\,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      D => \linked_data_d[1][data]\,
      Q => \gen_data_ffs[1].linked_data_q_reg[1][data]\
    );
\gen_data_ffs[1].linked_data_q_reg[1][free]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \gen_data_ffs[1].linked_data_q_reg[1][free]_1\,
      D => linked_data_d16_out,
      PRE => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      Q => \^linked_data_free\(1)
    );
\gen_ht_ffs[0].head_tail_q[0][free]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I1 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      I2 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I3 => \gen_ht_ffs[0].head_tail_q[0][free]_i_4__0_n_0\,
      O => head_tail_d
    );
\gen_ht_ffs[0].head_tail_q[0][free]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I2 => \gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0\,
      O => \head_tail_d[0][free]\
    );
\gen_ht_ffs[0].head_tail_q[0][free]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEEEBEFFBEFFBE"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]\,
      I1 => \^gen_ht_ffs[1].head_tail_q_reg[1][id]\,
      I2 => axi_slv_req_aw_id(0),
      I3 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I4 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_1\,
      I5 => \counter_q_reg[0]\,
      O => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\
    );
\gen_ht_ffs[0].head_tail_q[0][free]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I1 => \counter_q_reg[0]\,
      I2 => \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      I3 => \gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0\,
      I4 => \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0\,
      I5 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      O => \gen_ht_ffs[0].head_tail_q[0][free]_i_4__0_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][free]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      I2 => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\,
      I3 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I4 => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\,
      O => \gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][head][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAFFBABABA00"
    )
        port map (
      I0 => \head_tail_d[1][head]\,
      I1 => \gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0\,
      I2 => \gen_ht_ffs[1].head_tail_q_reg[1][free]__0_1\,
      I3 => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3_n_0\,
      I4 => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_4_n_0\,
      I5 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      O => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_1_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][head][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C505"
    )
        port map (
      I0 => \^linked_data_free\(0),
      I1 => \gen_data_ffs[0].linked_data_q_reg[0][next]\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I3 => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_5_n_0\,
      O => \head_tail_d[1][head]\
    );
\gen_ht_ffs[0].head_tail_q[0][head][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I1 => \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0\,
      O => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][head][0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I1 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      O => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_4_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][head][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\,
      I2 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      I3 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I4 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      O => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_5_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][id][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => axi_slv_req_aw_id(0),
      I1 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      O => \head_tail_d[0][id]\
    );
\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F335F3F50335030"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I1 => \^linked_data_free\(0),
      I2 => \gen_ht_ffs[0].head_tail_q[0][free]_i_4__0_n_0\,
      I3 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I4 => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2_n_0\,
      I5 => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\,
      O => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I1 => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_3_n_0\,
      O => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000056A6F6F6"
    )
        port map (
      I0 => \^gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      I1 => axi_slv_req_aw_id(0),
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I3 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_1\,
      I4 => \counter_q_reg[0]\,
      I5 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      O => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_3_n_0\
    );
\gen_ht_ffs[0].head_tail_q_reg[0][free]__0\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => head_tail_d,
      D => \head_tail_d[0][free]\,
      PRE => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      Q => \^gen_ht_ffs[0].head_tail_q_reg[0][free]\
    );
\gen_ht_ffs[0].head_tail_q_reg[0][head][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      D => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_1_n_0\,
      Q => \gen_ht_ffs[0].head_tail_q_reg[0][head]\
    );
\gen_ht_ffs[0].head_tail_q_reg[0][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => head_tail_d,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      D => \head_tail_d[0][id]\,
      Q => \^gen_ht_ffs[0].head_tail_q_reg[0][id]\
    );
\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      D => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1_n_0\,
      Q => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\
    );
\gen_ht_ffs[1].head_tail_q[1][head][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFDFF000200"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I2 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      I3 => \head_tail_d[1][head]\,
      I4 => \gen_ht_ffs[1].head_tail_q_reg[1][head][0]_0\,
      I5 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      O => \gen_ht_ffs[1].head_tail_q[1][head][0]_i_1_n_0\
    );
\gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I2 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      I3 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3__0_n_0\,
      O => \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0_n_0\
    );
\gen_ht_ffs[1].head_tail_q[1][id][0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I2 => axi_slv_req_aw_id(0),
      O => \head_tail_d[1][id]\
    );
\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BFF8BCF8B008B03"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I2 => \^linked_data_free\(0),
      I3 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3__0_n_0\,
      I4 => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2_n_0\,
      I5 => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\,
      O => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0\
    );
\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFDFEFDFEF0F0FD"
    )
        port map (
      I0 => \^gen_ht_ffs[1].head_tail_q_reg[1][id]\,
      I1 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]\,
      I2 => \counter_q_reg[0]_1\,
      I3 => \gen_data_ffs[0].linked_data_q_reg[0][next][0]_1\,
      I4 => \^gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      I5 => \^gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      O => \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\
    );
\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\,
      I1 => \counter_q_reg[0]\,
      I2 => \^gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      I3 => \gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0\,
      I4 => \^gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\,
      I5 => \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0\,
      O => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3__0_n_0\
    );
\gen_ht_ffs[1].head_tail_q_reg[1][free]__0\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0_n_0\,
      D => \gen_ht_ffs[1].head_tail_q_reg[1][free]__0_1\,
      PRE => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      Q => \^gen_ht_ffs[1].head_tail_q_reg[1][free]\
    );
\gen_ht_ffs[1].head_tail_q_reg[1][head][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      D => \gen_ht_ffs[1].head_tail_q[1][head][0]_i_1_n_0\,
      Q => \gen_ht_ffs[1].head_tail_q_reg[1][head]\
    );
\gen_ht_ffs[1].head_tail_q_reg[1][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0_n_0\,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      D => \head_tail_d[1][id]\,
      Q => \^gen_ht_ffs[1].head_tail_q_reg[1][id]\
    );
\gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\,
      D => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0\,
      Q => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_id_queue_22 is
  port (
    \gen_ht_ffs[0].head_tail_q_reg[0][id]\ : out STD_LOGIC;
    state_q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready_0 : out STD_LOGIC;
    \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\ : out STD_LOGIC;
    state_q_reg_1 : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : out STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\ : out STD_LOGIC;
    \splitted_req[ar][id]\ : out STD_LOGIC;
    state_q_reg_2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    state_q_reg_3 : out STD_LOGIC;
    state_q_reg_4 : out STD_LOGIC;
    r_last_q_reg : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : out STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ax_q_reg[burst][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg_6 : out STD_LOGIC;
    \FSM_sequential_r_state_q_reg[1]\ : out STD_LOGIC;
    r_last_q_reg_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\ : in STD_LOGIC;
    read_pointer_q0_0 : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]_0\ : in STD_LOGIC;
    write_pointer_q : in STD_LOGIC;
    write_pointer_q_0 : in STD_LOGIC;
    \gen_data_ffs[1].linked_data_q_reg[1][data][0]_1\ : in STD_LOGIC;
    state_q : in STD_LOGIC;
    \mem_q_reg[1][0]\ : in STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    state_q_reg_7 : in STD_LOGIC;
    state_q_reg_8 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    axi_slv_req_r_ready : in STD_LOGIC;
    r_state_q_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_state_q_reg_0 : in STD_LOGIC;
    r_last_q : in STD_LOGIC;
    r_state_q_reg_1 : in STD_LOGIC;
    axi_slv_rsp_r_last : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][free]_0\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][free]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ : in STD_LOGIC;
    r_state_q_reg_2 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[id][0]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[addr][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[addr][0]_0\ : in STD_LOGIC;
    \ax_q_reg[len][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[len][0]_0\ : in STD_LOGIC;
    state_q_reg_9 : in STD_LOGIC;
    sel_ar_unsupported : in STD_LOGIC;
    state_q_reg_10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_id_queue_22 : entity is "id_queue";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_id_queue_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_id_queue_22 is
  signal \^axi_slv_req_r_ready_0\ : STD_LOGIC;
  signal \counter_q[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \gen_data_ffs[0].linked_data_q[0][next][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_ffs[0].linked_data_q[0][next][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_data_ffs[0].linked_data_q_reg[0][data]\ : STD_LOGIC;
  signal \gen_data_ffs[0].linked_data_q_reg[0][next]\ : STD_LOGIC;
  signal \gen_data_ffs[1].linked_data_q[1][free]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_data_ffs[1].linked_data_q_reg[1][data]\ : STD_LOGIC;
  signal \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][free]_i_4_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][head][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][head][0]_i_4__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][head][0]_i_5__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q_reg[0][head]\ : STD_LOGIC;
  signal \^gen_ht_ffs[0].head_tail_q_reg[0][id]\ : STD_LOGIC;
  signal \^gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q_reg[0][tail]\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][free]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][head][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][head][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q_reg[1][free]__0\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q_reg[1][head]\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q_reg[1][id]\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q_reg[1][tail]\ : STD_LOGIC;
  signal head_tail_d : STD_LOGIC;
  signal \head_tail_d[0][free]\ : STD_LOGIC;
  signal \head_tail_d[0][id]\ : STD_LOGIC;
  signal \head_tail_d[1][head]\ : STD_LOGIC;
  signal \head_tail_d[1][id]\ : STD_LOGIC;
  signal linked_data_d : STD_LOGIC;
  signal linked_data_d16_out : STD_LOGIC;
  signal \linked_data_d[0][data]\ : STD_LOGIC;
  signal \linked_data_d[0][free]\ : STD_LOGIC;
  signal \linked_data_d[1][data]\ : STD_LOGIC;
  signal linked_data_free : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_last_q_i_2_n_0 : STD_LOGIC;
  signal \state_q_i_2__0_n_0\ : STD_LOGIC;
  signal \^state_q_reg_0\ : STD_LOGIC;
  signal \^state_q_reg_1\ : STD_LOGIC;
  signal \^state_q_reg_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ax_q[id][0]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \counter_q[8]_i_3__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \counter_q[8]_i_9\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \gen_data_ffs[0].linked_data_q[0][data][0]_i_2__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \gen_data_ffs[0].linked_data_q[0][free]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gen_data_ffs[0].linked_data_q[0][next][0]_i_2__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gen_data_ffs[1].linked_data_q[1][data][0]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \gen_data_ffs[1].linked_data_q[1][free]_i_2__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][free]_i_2__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][free]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][head][0]_i_2__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][head][0]_i_4__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][head][0]_i_5__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][id][0]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_ht_ffs[1].head_tail_q[1][free]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_ht_ffs[1].head_tail_q[1][head][0]_i_2__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_ht_ffs[1].head_tail_q[1][id][0]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mem_q[0][0]_i_2__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \state_q_i_2__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__8\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__9\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1__7\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1__8\ : label is "soft_lutpair159";
begin
  axi_slv_req_r_ready_0 <= \^axi_slv_req_r_ready_0\;
  \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\ <= \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\;
  \gen_ht_ffs[0].head_tail_q_reg[0][id]\ <= \^gen_ht_ffs[0].head_tail_q_reg[0][id]\;
  \gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\ <= \^gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\;
  state_q_reg_0 <= \^state_q_reg_0\;
  state_q_reg_1 <= \^state_q_reg_1\;
  state_q_reg_4 <= \^state_q_reg_4\;
\ax_q[addr][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^state_q_reg_4\,
      I1 => \ax_q_reg[addr][0]\(1),
      I2 => \ax_q_reg[addr][0]\(0),
      I3 => \ax_q_reg[addr][0]_0\,
      O => \ax_q_reg[burst][1]\(0)
    );
\ax_q[id][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state_q_i_2__0_n_0\,
      I1 => state_q,
      I2 => \ax_q_reg[id][0]\,
      O => \^state_q_reg_4\
    );
\ax_q[len][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAAAEAEA"
    )
        port map (
      I0 => \^state_q_reg_4\,
      I1 => state_q,
      I2 => state_q_reg_7,
      I3 => \ax_q_reg[len][0]\(0),
      I4 => \ax_q_reg[len][0]_0\,
      I5 => \ax_q_reg[len][0]\(1),
      O => state_q_reg_5(0)
    );
axi_slv_rsp_ar_ready_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \ax_q_reg[id][0]\,
      I1 => state_q_reg_7,
      I2 => state_q,
      I3 => \state_q_i_2__0_n_0\,
      O => \^state_q_reg_1\
    );
axi_slv_rsp_r_last_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0700"
    )
        port map (
      I0 => r_last_q,
      I1 => r_state_q_reg_1,
      I2 => \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\,
      I3 => r_state_q_reg_0,
      I4 => axi_slv_rsp_r_last,
      O => r_last_q_reg
    );
axi_slv_rsp_r_last_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA280082A0000"
    )
        port map (
      I0 => \^gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\,
      I1 => \counter_q[8]_i_3__0_n_0\,
      I2 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I3 => \gen_data_ffs[0].linked_data_q_reg[0][data]\,
      I4 => \gen_data_ffs[0].linked_data_q_reg[0][free]_0\,
      I5 => \gen_data_ffs[0].linked_data_q_reg[0][free]_1\,
      O => \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\
    );
axi_slv_rsp_r_valid_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000880"
    )
        port map (
      I0 => \^state_q_reg_1\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\,
      I2 => \^gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      I3 => r_state_q_reg_2,
      I4 => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      O => \^gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\
    );
\counter_q[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3500"
    )
        port map (
      I0 => \gen_data_ffs[0].linked_data_q_reg[0][data]\,
      I1 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I2 => \counter_q[8]_i_3__0_n_0\,
      I3 => \^gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\,
      I4 => \counter_q_reg[0]\,
      O => \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1\(0)
    );
\counter_q[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCA00"
    )
        port map (
      I0 => \gen_data_ffs[0].linked_data_q_reg[0][data]\,
      I1 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I2 => \counter_q[8]_i_3__0_n_0\,
      I3 => \^gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\,
      I4 => \gen_data_ffs[1].linked_data_q_reg[1][data][0]_1\,
      O => \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\(0)
    );
\counter_q[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      O => \counter_q[8]_i_3__0_n_0\
    );
\counter_q[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => state_q,
      I1 => state_q_reg_9,
      I2 => sel_ar_unsupported,
      I3 => \counter_q[8]_i_9_n_0\,
      I4 => \ax_q_reg[id][0]\,
      I5 => state_q_reg_7,
      O => state_q_reg_6
    );
\counter_q[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => state_q_reg_10,
      I1 => linked_data_free(0),
      I2 => linked_data_free(1),
      O => \counter_q[8]_i_9_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFE0FFE0"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3__0_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_4__0_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0),
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A5C300C3"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\,
      I1 => axi_slv_req_ar_id(0),
      I2 => \gen_ht_ffs[1].head_tail_q_reg[1][id]\,
      I3 => \^state_q_reg_1\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\,
      I5 => \gen_ht_ffs[1].head_tail_q_reg[1][free]__0\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D085580D"
    )
        port map (
      I0 => \^state_q_reg_1\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\,
      I2 => \^gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      I3 => axi_slv_req_ar_id(0),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\,
      I5 => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_3__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A8A800"
    )
        port map (
      I0 => \^state_q_reg_1\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(1),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(0),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\(1),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\(0),
      I5 => r_state_q_reg_1,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_4__0_n_0\
    );
\gen_data_ffs[0].linked_data_q[0][data][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\,
      I1 => \^state_q_reg_1\,
      I2 => linked_data_free(0),
      O => linked_data_d
    );
\gen_data_ffs[0].linked_data_q[0][data][0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \gen_data_ffs[1].linked_data_q_reg[1][data][0]_1\,
      I1 => \gen_data_ffs[0].linked_data_q_reg[0][data]\,
      I2 => \^state_q_reg_1\,
      I3 => \counter_q[8]_i_3__0_n_0\,
      O => \linked_data_d[0][data]\
    );
\gen_data_ffs[0].linked_data_q[0][free]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => \counter_q[8]_i_3__0_n_0\,
      I1 => \^state_q_reg_1\,
      I2 => linked_data_free(0),
      O => \linked_data_d[0][free]\
    );
\gen_data_ffs[0].linked_data_q[0][next][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF03CF4703030202"
    )
        port map (
      I0 => \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\,
      I1 => \^state_q_reg_1\,
      I2 => linked_data_free(0),
      I3 => \counter_q[8]_i_3__0_n_0\,
      I4 => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2__0_n_0\,
      I5 => \gen_data_ffs[0].linked_data_q_reg[0][next]\,
      O => \gen_data_ffs[0].linked_data_q[0][next][0]_i_1_n_0\
    );
\gen_data_ffs[0].linked_data_q[0][next][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000047"
    )
        port map (
      I0 => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\,
      I3 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0\,
      I4 => \^state_q_reg_1\,
      O => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2__0_n_0\
    );
\gen_data_ffs[0].linked_data_q_reg[0][data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => linked_data_d,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      D => \linked_data_d[0][data]\,
      Q => \gen_data_ffs[0].linked_data_q_reg[0][data]\
    );
\gen_data_ffs[0].linked_data_q_reg[0][free]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => linked_data_d,
      D => \linked_data_d[0][free]\,
      PRE => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      Q => linked_data_free(0)
    );
\gen_data_ffs[0].linked_data_q_reg[0][next][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      D => \gen_data_ffs[0].linked_data_q[0][next][0]_i_1_n_0\,
      Q => \gen_data_ffs[0].linked_data_q_reg[0][next]\
    );
\gen_data_ffs[1].linked_data_q[1][data][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \gen_data_ffs[1].linked_data_q_reg[1][data][0]_1\,
      I1 => \counter_q[8]_i_3__0_n_0\,
      I2 => \^state_q_reg_1\,
      I3 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      O => \linked_data_d[1][data]\
    );
\gen_data_ffs[1].linked_data_q[1][free]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\,
      I1 => \^state_q_reg_1\,
      I2 => linked_data_free(0),
      O => \gen_data_ffs[1].linked_data_q[1][free]_i_1__0_n_0\
    );
\gen_data_ffs[1].linked_data_q[1][free]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^state_q_reg_1\,
      I1 => \counter_q[8]_i_3__0_n_0\,
      I2 => linked_data_free(1),
      O => linked_data_d16_out
    );
\gen_data_ffs[1].linked_data_q_reg[1][data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \gen_data_ffs[1].linked_data_q[1][free]_i_1__0_n_0\,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      D => \linked_data_d[1][data]\,
      Q => \gen_data_ffs[1].linked_data_q_reg[1][data]\
    );
\gen_data_ffs[1].linked_data_q_reg[1][free]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \gen_data_ffs[1].linked_data_q[1][free]_i_1__0_n_0\,
      D => linked_data_d16_out,
      PRE => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      Q => linked_data_free(1)
    );
\gen_ht_ffs[0].head_tail_q[0][free]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I2 => \^state_q_reg_1\,
      I3 => \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_n_0\,
      O => head_tail_d
    );
\gen_ht_ffs[0].head_tail_q[0][free]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \gen_ht_ffs[0].head_tail_q[0][free]_i_4_n_0\,
      I1 => \^state_q_reg_1\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      O => \head_tail_d[0][free]\
    );
\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0802"
    )
        port map (
      I0 => \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I3 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      O => \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][free]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C553CAA"
    )
        port map (
      I0 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      I1 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      I2 => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I4 => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\,
      O => \gen_ht_ffs[0].head_tail_q[0][free]_i_4_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][head][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAFFBABABA00"
    )
        port map (
      I0 => \head_tail_d[1][head]\,
      I1 => \gen_ht_ffs[0].head_tail_q[0][free]_i_4_n_0\,
      I2 => \gen_ht_ffs[1].head_tail_q[1][free]_i_1__0_n_0\,
      I3 => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3__0_n_0\,
      I4 => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_4__0_n_0\,
      I5 => \gen_ht_ffs[0].head_tail_q_reg[0][head]\,
      O => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_1__0_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][head][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0505C505"
    )
        port map (
      I0 => linked_data_free(0),
      I1 => \gen_data_ffs[0].linked_data_q_reg[0][next]\,
      I2 => \^state_q_reg_1\,
      I3 => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_5__0_n_0\,
      I4 => \counter_q[8]_i_3__0_n_0\,
      O => \head_tail_d[1][head]\
    );
\gen_ht_ffs[0].head_tail_q[0][head][0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^state_q_reg_1\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      O => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3__0_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][head][0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      O => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_4__0_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][head][0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I2 => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\,
      O => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_5__0_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][id][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => axi_slv_req_ar_id(0),
      I1 => \^state_q_reg_1\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      O => \head_tail_d[0][id]\
    );
\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF33AF3FA033A030"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I1 => linked_data_free(0),
      I2 => \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_n_0\,
      I3 => \^state_q_reg_1\,
      I4 => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0_n_0\,
      I5 => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\,
      O => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1__0_n_0\
    );
\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I1 => \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]_0\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      O => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0_n_0\
    );
\gen_ht_ffs[0].head_tail_q_reg[0][free]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => head_tail_d,
      D => \head_tail_d[0][free]\,
      PRE => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      Q => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\
    );
\gen_ht_ffs[0].head_tail_q_reg[0][head][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      D => \gen_ht_ffs[0].head_tail_q[0][head][0]_i_1__0_n_0\,
      Q => \gen_ht_ffs[0].head_tail_q_reg[0][head]\
    );
\gen_ht_ffs[0].head_tail_q_reg[0][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => head_tail_d,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      D => \head_tail_d[0][id]\,
      Q => \^gen_ht_ffs[0].head_tail_q_reg[0][id]\
    );
\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      D => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1__0_n_0\,
      Q => \gen_ht_ffs[0].head_tail_q_reg[0][tail]\
    );
\gen_ht_ffs[1].head_tail_q[1][free]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I1 => \^state_q_reg_1\,
      O => \gen_ht_ffs[1].head_tail_q[1][free]_i_1__0_n_0\
    );
\gen_ht_ffs[1].head_tail_q[1][head][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \head_tail_d[1][head]\,
      I1 => \gen_ht_ffs[1].head_tail_q[1][head][0]_i_2__0_n_0\,
      I2 => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I3 => \^state_q_reg_1\,
      I4 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0\,
      I5 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      O => \gen_ht_ffs[1].head_tail_q[1][head][0]_i_1_n_0\
    );
\gen_ht_ffs[1].head_tail_q[1][head][0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      O => \gen_ht_ffs[1].head_tail_q[1][head][0]_i_2__0_n_0\
    );
\gen_ht_ffs[1].head_tail_q[1][id][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I1 => \^state_q_reg_1\,
      I2 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0\,
      I3 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3_n_0\,
      O => \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1_n_0\
    );
\gen_ht_ffs[1].head_tail_q[1][id][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => axi_slv_req_ar_id(0),
      I1 => \^state_q_reg_1\,
      I2 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0\,
      O => \head_tail_d[1][id]\
    );
\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF5F55C0C05055"
    )
        port map (
      I0 => linked_data_free(0),
      I1 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0\,
      I2 => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3_n_0\,
      I3 => \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0_n_0\,
      I4 => \^state_q_reg_1\,
      I5 => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\,
      O => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0\
    );
\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I1 => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      I2 => \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]_0\,
      O => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0\
    );
\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \^gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0_n_0\,
      I2 => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\,
      I3 => \gen_ht_ffs[1].head_tail_q_reg[1][head]\,
      O => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3_n_0\
    );
\gen_ht_ffs[1].head_tail_q_reg[1][free]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1_n_0\,
      D => \gen_ht_ffs[1].head_tail_q[1][free]_i_1__0_n_0\,
      PRE => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      Q => \gen_ht_ffs[1].head_tail_q_reg[1][free]__0\
    );
\gen_ht_ffs[1].head_tail_q_reg[1][head][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      D => \gen_ht_ffs[1].head_tail_q[1][head][0]_i_1_n_0\,
      Q => \gen_ht_ffs[1].head_tail_q_reg[1][head]\
    );
\gen_ht_ffs[1].head_tail_q_reg[1][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1_n_0\,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      D => \head_tail_d[1][id]\,
      Q => \gen_ht_ffs[1].head_tail_q_reg[1][id]\
    );
\gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\,
      D => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0\,
      Q => \gen_ht_ffs[1].head_tail_q_reg[1][tail]\
    );
\mem_q[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B1A0"
    )
        port map (
      I0 => state_q,
      I1 => \state_q_i_2__0_n_0\,
      I2 => Q(0),
      I3 => axi_slv_req_ar_addr(0),
      O => state_q_reg_2(0)
    );
\mem_q[0][0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B1A0"
    )
        port map (
      I0 => state_q,
      I1 => \state_q_i_2__0_n_0\,
      I2 => \mem_q_reg[1][0]\,
      I3 => axi_slv_req_ar_id(0),
      O => \splitted_req[ar][id]\
    );
\mem_q[0][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B1A0"
    )
        port map (
      I0 => state_q,
      I1 => \state_q_i_2__0_n_0\,
      I2 => Q(1),
      I3 => axi_slv_req_ar_addr(1),
      O => state_q_reg_2(1)
    );
\mem_q[0][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B1A0"
    )
        port map (
      I0 => state_q,
      I1 => \state_q_i_2__0_n_0\,
      I2 => Q(2),
      I3 => axi_slv_req_ar_addr(2),
      O => state_q_reg_2(2)
    );
\mem_q[0][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B1A0"
    )
        port map (
      I0 => state_q,
      I1 => \state_q_i_2__0_n_0\,
      I2 => Q(3),
      I3 => axi_slv_req_ar_addr(3),
      O => state_q_reg_2(3)
    );
\mem_q[0][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B1A0"
    )
        port map (
      I0 => state_q,
      I1 => \state_q_i_2__0_n_0\,
      I2 => Q(4),
      I3 => axi_slv_req_ar_addr(4),
      O => state_q_reg_2(4)
    );
\mem_q[0][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B1A0"
    )
        port map (
      I0 => state_q,
      I1 => \state_q_i_2__0_n_0\,
      I2 => Q(5),
      I3 => axi_slv_req_ar_addr(5),
      O => state_q_reg_2(5)
    );
r_last_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => r_last_q_i_2_n_0,
      I1 => \^gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\,
      I2 => r_last_q,
      O => r_last_q_reg_0
    );
r_last_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5533535333333333"
    )
        port map (
      I0 => \gen_data_ffs[0].linked_data_q_reg[0][free]_1\,
      I1 => \gen_data_ffs[0].linked_data_q_reg[0][free]_0\,
      I2 => \gen_data_ffs[0].linked_data_q_reg[0][data]\,
      I3 => \gen_data_ffs[1].linked_data_q_reg[1][data]\,
      I4 => \counter_q[8]_i_3__0_n_0\,
      I5 => \^gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\,
      O => r_last_q_i_2_n_0
    );
r_state_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFAAAAA2AA"
    )
        port map (
      I0 => \^gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\,
      I1 => r_state_q_reg_0,
      I2 => r_state_q_reg(0),
      I3 => axi_slv_req_r_ready,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      I5 => r_state_q_reg_1,
      O => \FSM_sequential_r_state_q_reg[1]\
    );
\state_q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"101A1A1A"
    )
        port map (
      I0 => state_q,
      I1 => \state_q_i_2__0_n_0\,
      I2 => \^state_q_reg_4\,
      I3 => state_q_reg_7,
      I4 => state_q_reg_8,
      O => state_q_reg_3
    );
\state_q_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEF"
    )
        port map (
      I0 => state_q_reg_9,
      I1 => sel_ar_unsupported,
      I2 => linked_data_free(0),
      I3 => linked_data_free(1),
      I4 => state_q_reg_10,
      O => \state_q_i_2__0_n_0\
    );
\status_cnt_q[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^state_q_reg_0\,
      I1 => read_pointer_q0_0,
      O => state_q_reg(0)
    );
\status_cnt_q[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_slv_req_r_ready_0\,
      I1 => \^state_q_reg_0\,
      O => E(0)
    );
\status_cnt_q[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      I1 => \^gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\,
      I2 => axi_slv_req_r_ready,
      I3 => r_state_q_reg(0),
      I4 => r_state_q_reg_0,
      O => \^axi_slv_req_r_ready_0\
    );
\status_cnt_q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F444F44"
    )
        port map (
      I0 => state_q,
      I1 => \state_q_i_2__0_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(0),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(1),
      I4 => \status_cnt_q_reg[1]\(0),
      I5 => \status_cnt_q_reg[1]\(1),
      O => \^state_q_reg_0\
    );
\write_pointer_q[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^state_q_reg_0\,
      I1 => write_pointer_q,
      O => \write_pointer_q_reg[0]\
    );
\write_pointer_q[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^state_q_reg_0\,
      I1 => write_pointer_q_0,
      O => \write_pointer_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_legalizer is
  port (
    \opt_tf_q_reg[decouple_rw]_0\ : out STD_LOGIC;
    rst_n_0 : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \w_tf_q_reg[valid]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_req[ar_req][burst]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \opt_tf_q_reg[decouple_rw]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_tf_q_reg[addr][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \dma_regs_rsp[ready]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : out STD_LOGIC;
    axi_mst_req_b_ready : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    status_cnt_n : out STD_LOGIC;
    write_pointer_q0 : out STD_LOGIC;
    write_pointer_n06_out : out STD_LOGIC;
    \w_tf_q_reg[length][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_tf_q_reg[length][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \w_req[w_dp_req][is_single]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \w_tf_q_reg[addr][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][10]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][10]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][31]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][30]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \opt_tf_q_reg[shift][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \burst_req_d[opt][beo][decouple_rw]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \burst_req_d[opt][beo][src_reduce_len]\ : in STD_LOGIC;
    \w_tf_q_reg[addr][0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    axi_mst_req_b_ready_0 : in STD_LOGIC;
    axi_mst_req_b_ready_1 : in STD_LOGIC;
    \next_q_reg[0]\ : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \dma_regs_req[write]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : in STD_LOGIC;
    read_pointer_q0 : in STD_LOGIC;
    \w_tf_q_reg[length][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \w_tf_q_reg[addr][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_tf_q_reg[addr][31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_tf_q_reg[length][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \opt_tf_q_reg[shift][1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_legalizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_legalizer is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_num_bytes_to_pb1 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_10_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_11_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_12_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_13_n_7 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_14_n_7 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_15_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_15_n_1 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_15_n_2 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_15_n_3 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_15_n_4 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_15_n_5 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_15_n_6 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_15_n_7 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_16_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_16_n_1 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_16_n_2 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_16_n_3 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_16_n_4 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_16_n_5 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_16_n_6 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_16_n_7 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_17_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_18_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_19_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_1_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_20_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_21_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_22_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_23_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_24_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_25_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_26_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_27_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_28_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_29_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_2_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_30_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_31_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_32_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_33_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_34_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_35_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_36_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_3_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_4_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_5_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_6_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_7_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_8_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_i_9_n_0 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_n_3 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_n_4 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_n_5 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_n_6 : STD_LOGIC;
  signal c_num_bytes_to_pb1_carry_n_7 : STD_LOGIC;
  signal \^dma_regs_rsp[ready]\ : STD_LOGIC;
  signal \mem_q[0][is_single]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[0][tailer][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_q[0][tailer][1]_i_2_n_0\ : STD_LOGIC;
  signal \^opt_tf_q_reg[decouple_rw]_0\ : STD_LOGIC;
  signal \^opt_tf_q_reg[decouple_rw]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \opt_tf_q_reg[src_reduce_len]__0\ : STD_LOGIC;
  signal \^p_0_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[0]\ : STD_LOGIC;
  signal \r_done1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_n_0\ : STD_LOGIC;
  signal \r_done1_carry__0_n_1\ : STD_LOGIC;
  signal \r_done1_carry__0_n_2\ : STD_LOGIC;
  signal \r_done1_carry__0_n_3\ : STD_LOGIC;
  signal \r_done1_carry__0_n_4\ : STD_LOGIC;
  signal \r_done1_carry__0_n_5\ : STD_LOGIC;
  signal \r_done1_carry__0_n_6\ : STD_LOGIC;
  signal \r_done1_carry__0_n_7\ : STD_LOGIC;
  signal r_done1_carry_i_10_n_0 : STD_LOGIC;
  signal r_done1_carry_i_11_n_0 : STD_LOGIC;
  signal r_done1_carry_i_12_n_0 : STD_LOGIC;
  signal r_done1_carry_i_13_n_0 : STD_LOGIC;
  signal r_done1_carry_i_14_n_0 : STD_LOGIC;
  signal r_done1_carry_i_15_n_0 : STD_LOGIC;
  signal r_done1_carry_i_16_n_0 : STD_LOGIC;
  signal r_done1_carry_i_17_n_0 : STD_LOGIC;
  signal r_done1_carry_i_18_n_0 : STD_LOGIC;
  signal r_done1_carry_i_19_n_0 : STD_LOGIC;
  signal r_done1_carry_i_1_n_0 : STD_LOGIC;
  signal r_done1_carry_i_20_n_0 : STD_LOGIC;
  signal r_done1_carry_i_21_n_0 : STD_LOGIC;
  signal r_done1_carry_i_22_n_0 : STD_LOGIC;
  signal r_done1_carry_i_23_n_0 : STD_LOGIC;
  signal r_done1_carry_i_24_n_0 : STD_LOGIC;
  signal r_done1_carry_i_25_n_0 : STD_LOGIC;
  signal r_done1_carry_i_26_n_0 : STD_LOGIC;
  signal r_done1_carry_i_27_n_0 : STD_LOGIC;
  signal r_done1_carry_i_28_n_0 : STD_LOGIC;
  signal r_done1_carry_i_29_n_0 : STD_LOGIC;
  signal r_done1_carry_i_2_n_0 : STD_LOGIC;
  signal r_done1_carry_i_30_n_0 : STD_LOGIC;
  signal r_done1_carry_i_3_n_0 : STD_LOGIC;
  signal r_done1_carry_i_4_n_0 : STD_LOGIC;
  signal r_done1_carry_i_5_n_0 : STD_LOGIC;
  signal r_done1_carry_i_6_n_0 : STD_LOGIC;
  signal r_done1_carry_i_7_n_0 : STD_LOGIC;
  signal r_done1_carry_i_8_n_0 : STD_LOGIC;
  signal r_done1_carry_i_9_n_0 : STD_LOGIC;
  signal r_done1_carry_n_0 : STD_LOGIC;
  signal r_done1_carry_n_1 : STD_LOGIC;
  signal r_done1_carry_n_2 : STD_LOGIC;
  signal r_done1_carry_n_3 : STD_LOGIC;
  signal r_done1_carry_n_4 : STD_LOGIC;
  signal r_done1_carry_n_5 : STD_LOGIC;
  signal r_done1_carry_n_6 : STD_LOGIC;
  signal r_done1_carry_n_7 : STD_LOGIC;
  signal r_num_bytes : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r_num_bytes_to_pb : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \r_req_o[ar_req][len]0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry__0_n_7\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_10_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_11_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_12_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_13_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_14_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_15_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_16_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_1_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_2_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_3_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_4_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_5_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_6_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_7_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_8_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_i_9_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_n_0\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_n_1\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_n_2\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_n_3\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_n_4\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_n_5\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_n_6\ : STD_LOGIC;
  signal \r_req_o[ar_req][len]0_carry_n_7\ : STD_LOGIC;
  signal \r_tf_q[addr][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][15]_i_4_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][15]_i_5_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][31]_i_1_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][7]_i_10_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][7]_i_4_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][7]_i_5_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][7]_i_6_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][7]_i_7_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][7]_i_8_n_0\ : STD_LOGIC;
  signal \r_tf_q[addr][7]_i_9_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][15]_i_10_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][15]_i_4_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][15]_i_5_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][15]_i_6_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][15]_i_7_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][15]_i_8_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][15]_i_9_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][23]_i_10_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][23]_i_3_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][23]_i_4_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][23]_i_5_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][23]_i_6_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][23]_i_7_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][23]_i_8_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][23]_i_9_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][31]_i_10_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][31]_i_3_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][31]_i_4_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][31]_i_5_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][31]_i_6_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][31]_i_7_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][31]_i_8_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][31]_i_9_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][7]_i_10_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][7]_i_4_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][7]_i_5_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][7]_i_6_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][7]_i_7_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][7]_i_8_n_0\ : STD_LOGIC;
  signal \r_tf_q[length][7]_i_9_n_0\ : STD_LOGIC;
  signal \r_tf_q[valid]_i_1_n_0\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][15]_i_2_n_1\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][15]_i_2_n_2\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][15]_i_2_n_3\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][15]_i_2_n_4\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][15]_i_2_n_5\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][15]_i_2_n_6\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][15]_i_2_n_7\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][23]_i_2_n_0\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][23]_i_2_n_1\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][23]_i_2_n_2\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][23]_i_2_n_3\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][23]_i_2_n_4\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][23]_i_2_n_5\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][23]_i_2_n_6\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][23]_i_2_n_7\ : STD_LOGIC;
  signal \^r_tf_q_reg[addr][31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r_tf_q_reg[addr][31]_i_3_n_1\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][31]_i_3_n_2\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][31]_i_3_n_3\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][31]_i_3_n_4\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][31]_i_3_n_5\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][31]_i_3_n_6\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][31]_i_3_n_7\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][7]_i_2_n_1\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][7]_i_2_n_2\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][7]_i_2_n_3\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][7]_i_2_n_4\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][7]_i_2_n_5\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][7]_i_2_n_6\ : STD_LOGIC;
  signal \r_tf_q_reg[addr][7]_i_2_n_7\ : STD_LOGIC;
  signal \r_tf_q_reg[length][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_tf_q_reg[length][15]_i_2_n_1\ : STD_LOGIC;
  signal \r_tf_q_reg[length][15]_i_2_n_2\ : STD_LOGIC;
  signal \r_tf_q_reg[length][15]_i_2_n_3\ : STD_LOGIC;
  signal \r_tf_q_reg[length][15]_i_2_n_4\ : STD_LOGIC;
  signal \r_tf_q_reg[length][15]_i_2_n_5\ : STD_LOGIC;
  signal \r_tf_q_reg[length][15]_i_2_n_6\ : STD_LOGIC;
  signal \r_tf_q_reg[length][15]_i_2_n_7\ : STD_LOGIC;
  signal \r_tf_q_reg[length][23]_i_2_n_0\ : STD_LOGIC;
  signal \r_tf_q_reg[length][23]_i_2_n_1\ : STD_LOGIC;
  signal \r_tf_q_reg[length][23]_i_2_n_2\ : STD_LOGIC;
  signal \r_tf_q_reg[length][23]_i_2_n_3\ : STD_LOGIC;
  signal \r_tf_q_reg[length][23]_i_2_n_4\ : STD_LOGIC;
  signal \r_tf_q_reg[length][23]_i_2_n_5\ : STD_LOGIC;
  signal \r_tf_q_reg[length][23]_i_2_n_6\ : STD_LOGIC;
  signal \r_tf_q_reg[length][23]_i_2_n_7\ : STD_LOGIC;
  signal \r_tf_q_reg[length][31]_i_2_n_1\ : STD_LOGIC;
  signal \r_tf_q_reg[length][31]_i_2_n_2\ : STD_LOGIC;
  signal \r_tf_q_reg[length][31]_i_2_n_3\ : STD_LOGIC;
  signal \r_tf_q_reg[length][31]_i_2_n_4\ : STD_LOGIC;
  signal \r_tf_q_reg[length][31]_i_2_n_5\ : STD_LOGIC;
  signal \r_tf_q_reg[length][31]_i_2_n_6\ : STD_LOGIC;
  signal \r_tf_q_reg[length][31]_i_2_n_7\ : STD_LOGIC;
  signal \r_tf_q_reg[length][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_tf_q_reg[length][7]_i_2_n_1\ : STD_LOGIC;
  signal \r_tf_q_reg[length][7]_i_2_n_2\ : STD_LOGIC;
  signal \r_tf_q_reg[length][7]_i_2_n_3\ : STD_LOGIC;
  signal \r_tf_q_reg[length][7]_i_2_n_4\ : STD_LOGIC;
  signal \r_tf_q_reg[length][7]_i_2_n_5\ : STD_LOGIC;
  signal \r_tf_q_reg[length][7]_i_2_n_6\ : STD_LOGIC;
  signal \r_tf_q_reg[length][7]_i_2_n_7\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][0]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][10]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][11]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][12]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][13]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][14]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][15]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][16]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][17]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][18]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][19]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][1]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][20]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][21]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][22]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][23]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][24]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][25]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][26]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][27]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][28]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][29]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][2]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][30]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][31]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][3]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][4]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][5]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][6]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][7]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][8]\ : STD_LOGIC;
  signal \r_tf_q_reg[length_n_0_][9]\ : STD_LOGIC;
  signal \^rst_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]\ : STD_LOGIC;
  signal \^status_cnt_q_reg[2]\ : STD_LOGIC;
  signal \w_done1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \w_done1_carry__0_n_1\ : STD_LOGIC;
  signal \w_done1_carry__0_n_2\ : STD_LOGIC;
  signal \w_done1_carry__0_n_3\ : STD_LOGIC;
  signal \w_done1_carry__0_n_4\ : STD_LOGIC;
  signal \w_done1_carry__0_n_5\ : STD_LOGIC;
  signal \w_done1_carry__0_n_6\ : STD_LOGIC;
  signal \w_done1_carry__0_n_7\ : STD_LOGIC;
  signal w_done1_carry_i_10_n_0 : STD_LOGIC;
  signal w_done1_carry_i_11_n_0 : STD_LOGIC;
  signal w_done1_carry_i_12_n_0 : STD_LOGIC;
  signal w_done1_carry_i_13_n_0 : STD_LOGIC;
  signal w_done1_carry_i_14_n_0 : STD_LOGIC;
  signal w_done1_carry_i_15_n_0 : STD_LOGIC;
  signal w_done1_carry_i_16_n_0 : STD_LOGIC;
  signal w_done1_carry_i_17_n_0 : STD_LOGIC;
  signal w_done1_carry_i_18_n_0 : STD_LOGIC;
  signal w_done1_carry_i_19_n_0 : STD_LOGIC;
  signal w_done1_carry_i_1_n_0 : STD_LOGIC;
  signal w_done1_carry_i_20_n_0 : STD_LOGIC;
  signal w_done1_carry_i_21_n_0 : STD_LOGIC;
  signal w_done1_carry_i_22_n_0 : STD_LOGIC;
  signal w_done1_carry_i_23_n_0 : STD_LOGIC;
  signal w_done1_carry_i_24_n_0 : STD_LOGIC;
  signal w_done1_carry_i_25_n_0 : STD_LOGIC;
  signal w_done1_carry_i_26_n_0 : STD_LOGIC;
  signal w_done1_carry_i_27_n_0 : STD_LOGIC;
  signal w_done1_carry_i_28_n_0 : STD_LOGIC;
  signal w_done1_carry_i_29_n_0 : STD_LOGIC;
  signal w_done1_carry_i_2_n_0 : STD_LOGIC;
  signal w_done1_carry_i_30_n_0 : STD_LOGIC;
  signal w_done1_carry_i_3_n_0 : STD_LOGIC;
  signal w_done1_carry_i_4_n_0 : STD_LOGIC;
  signal w_done1_carry_i_5_n_0 : STD_LOGIC;
  signal w_done1_carry_i_6_n_0 : STD_LOGIC;
  signal w_done1_carry_i_7_n_0 : STD_LOGIC;
  signal w_done1_carry_i_8_n_0 : STD_LOGIC;
  signal w_done1_carry_i_9_n_0 : STD_LOGIC;
  signal w_done1_carry_n_0 : STD_LOGIC;
  signal w_done1_carry_n_1 : STD_LOGIC;
  signal w_done1_carry_n_2 : STD_LOGIC;
  signal w_done1_carry_n_3 : STD_LOGIC;
  signal w_done1_carry_n_4 : STD_LOGIC;
  signal w_done1_carry_n_5 : STD_LOGIC;
  signal w_done1_carry_n_6 : STD_LOGIC;
  signal w_done1_carry_n_7 : STD_LOGIC;
  signal w_num_bytes : STD_LOGIC_VECTOR ( 0 to 0 );
  signal w_num_bytes_to_pb : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \w_req_o[aw_req][len]0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry__0_n_7\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_10_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_11_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_12_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_13_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_14_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_15_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_16_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_1_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_2_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_3_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_4_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_5_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_6_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_7_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_8_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_i_9_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_n_0\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_n_1\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_n_2\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_n_3\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_n_4\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_n_5\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_n_6\ : STD_LOGIC;
  signal \w_req_o[aw_req][len]0_carry_n_7\ : STD_LOGIC;
  signal \w_tf_q[addr][15]_i_3_n_0\ : STD_LOGIC;
  signal \w_tf_q[addr][15]_i_4_n_0\ : STD_LOGIC;
  signal \w_tf_q[addr][15]_i_5_n_0\ : STD_LOGIC;
  signal \w_tf_q[addr][7]_i_10_n_0\ : STD_LOGIC;
  signal \w_tf_q[addr][7]_i_3_n_0\ : STD_LOGIC;
  signal \w_tf_q[addr][7]_i_4_n_0\ : STD_LOGIC;
  signal \w_tf_q[addr][7]_i_5_n_0\ : STD_LOGIC;
  signal \w_tf_q[addr][7]_i_6_n_0\ : STD_LOGIC;
  signal \w_tf_q[addr][7]_i_7_n_0\ : STD_LOGIC;
  signal \w_tf_q[addr][7]_i_8_n_0\ : STD_LOGIC;
  signal \w_tf_q[addr][7]_i_9_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][15]_i_10_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][15]_i_3_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][15]_i_4_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][15]_i_5_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][15]_i_6_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][15]_i_7_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][15]_i_8_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][15]_i_9_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][23]_i_10_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][23]_i_3_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][23]_i_4_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][23]_i_5_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][23]_i_6_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][23]_i_7_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][23]_i_8_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][23]_i_9_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][31]_i_10_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][31]_i_11_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][31]_i_12_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][31]_i_1_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][31]_i_5_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][31]_i_6_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][31]_i_7_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][31]_i_8_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][31]_i_9_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][7]_i_10_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][7]_i_3_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][7]_i_4_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][7]_i_5_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][7]_i_6_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][7]_i_7_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][7]_i_8_n_0\ : STD_LOGIC;
  signal \w_tf_q[length][7]_i_9_n_0\ : STD_LOGIC;
  signal \w_tf_q[valid]_i_1_n_0\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][15]_i_2_n_0\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][15]_i_2_n_1\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][15]_i_2_n_2\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][15]_i_2_n_3\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][15]_i_2_n_4\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][15]_i_2_n_5\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][15]_i_2_n_6\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][15]_i_2_n_7\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][23]_i_2_n_0\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][23]_i_2_n_1\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][23]_i_2_n_2\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][23]_i_2_n_3\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][23]_i_2_n_4\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][23]_i_2_n_5\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][23]_i_2_n_6\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][23]_i_2_n_7\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][31]_i_2_n_1\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][31]_i_2_n_2\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][31]_i_2_n_3\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][31]_i_2_n_4\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][31]_i_2_n_5\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][31]_i_2_n_6\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][31]_i_2_n_7\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][7]_i_2_n_0\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][7]_i_2_n_1\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][7]_i_2_n_2\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][7]_i_2_n_3\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][7]_i_2_n_4\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][7]_i_2_n_5\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][7]_i_2_n_6\ : STD_LOGIC;
  signal \w_tf_q_reg[addr][7]_i_2_n_7\ : STD_LOGIC;
  signal \w_tf_q_reg[length][15]_i_2_n_0\ : STD_LOGIC;
  signal \w_tf_q_reg[length][15]_i_2_n_1\ : STD_LOGIC;
  signal \w_tf_q_reg[length][15]_i_2_n_2\ : STD_LOGIC;
  signal \w_tf_q_reg[length][15]_i_2_n_3\ : STD_LOGIC;
  signal \w_tf_q_reg[length][15]_i_2_n_4\ : STD_LOGIC;
  signal \w_tf_q_reg[length][15]_i_2_n_5\ : STD_LOGIC;
  signal \w_tf_q_reg[length][15]_i_2_n_6\ : STD_LOGIC;
  signal \w_tf_q_reg[length][15]_i_2_n_7\ : STD_LOGIC;
  signal \w_tf_q_reg[length][23]_i_2_n_0\ : STD_LOGIC;
  signal \w_tf_q_reg[length][23]_i_2_n_1\ : STD_LOGIC;
  signal \w_tf_q_reg[length][23]_i_2_n_2\ : STD_LOGIC;
  signal \w_tf_q_reg[length][23]_i_2_n_3\ : STD_LOGIC;
  signal \w_tf_q_reg[length][23]_i_2_n_4\ : STD_LOGIC;
  signal \w_tf_q_reg[length][23]_i_2_n_5\ : STD_LOGIC;
  signal \w_tf_q_reg[length][23]_i_2_n_6\ : STD_LOGIC;
  signal \w_tf_q_reg[length][23]_i_2_n_7\ : STD_LOGIC;
  signal \w_tf_q_reg[length][31]_i_4_n_1\ : STD_LOGIC;
  signal \w_tf_q_reg[length][31]_i_4_n_2\ : STD_LOGIC;
  signal \w_tf_q_reg[length][31]_i_4_n_3\ : STD_LOGIC;
  signal \w_tf_q_reg[length][31]_i_4_n_4\ : STD_LOGIC;
  signal \w_tf_q_reg[length][31]_i_4_n_5\ : STD_LOGIC;
  signal \w_tf_q_reg[length][31]_i_4_n_6\ : STD_LOGIC;
  signal \w_tf_q_reg[length][31]_i_4_n_7\ : STD_LOGIC;
  signal \w_tf_q_reg[length][7]_i_2_n_0\ : STD_LOGIC;
  signal \w_tf_q_reg[length][7]_i_2_n_1\ : STD_LOGIC;
  signal \w_tf_q_reg[length][7]_i_2_n_2\ : STD_LOGIC;
  signal \w_tf_q_reg[length][7]_i_2_n_3\ : STD_LOGIC;
  signal \w_tf_q_reg[length][7]_i_2_n_4\ : STD_LOGIC;
  signal \w_tf_q_reg[length][7]_i_2_n_5\ : STD_LOGIC;
  signal \w_tf_q_reg[length][7]_i_2_n_6\ : STD_LOGIC;
  signal \w_tf_q_reg[length][7]_i_2_n_7\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][0]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][10]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][11]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][12]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][13]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][14]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][15]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][16]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][17]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][18]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][19]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][1]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][20]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][21]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][22]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][23]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][24]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][25]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][26]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][27]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][28]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][29]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][2]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][30]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][31]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][3]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][4]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][5]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][6]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][7]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][8]\ : STD_LOGIC;
  signal \w_tf_q_reg[length_n_0_][9]\ : STD_LOGIC;
  signal \^w_tf_q_reg[valid]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^write_pointer_q0\ : STD_LOGIC;
  signal NLW_c_num_bytes_to_pb1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_c_num_bytes_to_pb1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_c_num_bytes_to_pb1_carry_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_c_num_bytes_to_pb1_carry_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_c_num_bytes_to_pb1_carry_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_c_num_bytes_to_pb1_carry_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_r_done1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_r_done1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_r_req_o[ar_req][len]0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_r_req_o[ar_req][len]0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_r_req_o[ar_req][len]0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_r_tf_q_reg[addr][31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_r_tf_q_reg[length][31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_w_done1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_w_done1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_w_req_o[aw_req][len]0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_w_req_o[aw_req][len]0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_w_req_o[aw_req][len]0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_w_tf_q_reg[addr][31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_w_tf_q_reg[length][31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_mst_req_ar_addr[31]_INST_0_i_1\ : label is "soft_lutpair238";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of c_num_bytes_to_pb1_carry : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of c_num_bytes_to_pb1_carry_i_13 : label is 35;
  attribute ADDER_THRESHOLD of c_num_bytes_to_pb1_carry_i_14 : label is 35;
  attribute ADDER_THRESHOLD of c_num_bytes_to_pb1_carry_i_15 : label is 35;
  attribute ADDER_THRESHOLD of c_num_bytes_to_pb1_carry_i_16 : label is 35;
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \mem_q[0][tailer][1]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mem_q[0][tailer][1]_i_2__0\ : label is "soft_lutpair249";
  attribute COMPARATOR_THRESHOLD of r_done1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \r_done1_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of r_done1_carry_i_17 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of r_done1_carry_i_18 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of r_done1_carry_i_19 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of r_done1_carry_i_20 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of r_done1_carry_i_21 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of r_done1_carry_i_22 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of r_done1_carry_i_23 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of r_done1_carry_i_24 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of r_done1_carry_i_25 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of r_done1_carry_i_26 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of r_done1_carry_i_27 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of r_done1_carry_i_28 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of r_done1_carry_i_29 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of r_done1_carry_i_30 : label is "soft_lutpair249";
  attribute ADDER_THRESHOLD of \r_req_o[ar_req][len]0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \r_req_o[ar_req][len]0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \r_tf_q[valid]_i_1\ : label is "soft_lutpair238";
  attribute ADDER_THRESHOLD of \r_tf_q_reg[addr][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_tf_q_reg[addr][23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_tf_q_reg[addr][31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \r_tf_q_reg[addr][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_tf_q_reg[length][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_tf_q_reg[length][23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_tf_q_reg[length][31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_tf_q_reg[length][7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_3__0\ : label is "soft_lutpair255";
  attribute COMPARATOR_THRESHOLD of w_done1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \w_done1_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of w_done1_carry_i_17 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of w_done1_carry_i_18 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of w_done1_carry_i_19 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of w_done1_carry_i_20 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of w_done1_carry_i_21 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of w_done1_carry_i_22 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of w_done1_carry_i_23 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of w_done1_carry_i_24 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of w_done1_carry_i_25 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of w_done1_carry_i_26 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of w_done1_carry_i_27 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of w_done1_carry_i_28 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of w_done1_carry_i_29 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of w_done1_carry_i_30 : label is "soft_lutpair248";
  attribute ADDER_THRESHOLD of \w_req_o[aw_req][len]0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \w_req_o[aw_req][len]0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \w_tf_q[valid]_i_1\ : label is "soft_lutpair239";
  attribute ADDER_THRESHOLD of \w_tf_q_reg[addr][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \w_tf_q_reg[addr][23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \w_tf_q_reg[addr][31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \w_tf_q_reg[addr][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \w_tf_q_reg[length][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \w_tf_q_reg[length][23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \w_tf_q_reg[length][31]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \w_tf_q_reg[length][7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1__2\ : label is "soft_lutpair239";
begin
  CO(0) <= \^co\(0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  \dma_regs_rsp[ready]\ <= \^dma_regs_rsp[ready]\;
  \opt_tf_q_reg[decouple_rw]_0\ <= \^opt_tf_q_reg[decouple_rw]_0\;
  \opt_tf_q_reg[decouple_rw]_1\(7 downto 0) <= \^opt_tf_q_reg[decouple_rw]_1\(7 downto 0);
  \p_0_in__0\(0) <= \^p_0_in__0\(0);
  \q_reg[0]\ <= \^q_reg[0]\;
  \r_tf_q_reg[addr][31]_0\(31 downto 0) <= \^r_tf_q_reg[addr][31]_0\(31 downto 0);
  rst_n_0 <= \^rst_n_0\;
  \status_cnt_q_reg[1]\ <= \^status_cnt_q_reg[1]\;
  \status_cnt_q_reg[2]\ <= \^status_cnt_q_reg[2]\;
  \w_tf_q_reg[valid]_0\(0) <= \^w_tf_q_reg[valid]_0\(0);
  write_pointer_q0 <= \^write_pointer_q0\;
\axi_mst_req_ar_addr[31]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in__0\(0),
      I1 => \write_pointer_q_reg[0]\,
      O => write_pointer_n06_out
    );
axi_mst_req_b_ready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[0]\,
      O => axi_mst_req_b_ready
    );
axi_mst_req_b_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \w_tf_q_reg[addr][0]_0\,
      I1 => axi_mst_req_b_ready_0,
      I2 => axi_mst_req_b_ready_1,
      I3 => \^co\(0),
      I4 => \r_done1_carry__0_n_0\,
      I5 => \^status_cnt_q_reg[2]\,
      O => \^q_reg[0]\
    );
axi_mst_req_b_ready_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => axi_mst_req_b_ready_0,
      I1 => axi_mst_req_b_ready_1,
      I2 => \^co\(0),
      I3 => \r_done1_carry__0_n_0\,
      I4 => \^status_cnt_q_reg[2]\,
      I5 => \next_q_reg[0]\,
      O => \^status_cnt_q_reg[2]\
    );
c_num_bytes_to_pb1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_c_num_bytes_to_pb1_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => c_num_bytes_to_pb1,
      CO(4) => c_num_bytes_to_pb1_carry_n_3,
      CO(3) => c_num_bytes_to_pb1_carry_n_4,
      CO(2) => c_num_bytes_to_pb1_carry_n_5,
      CO(1) => c_num_bytes_to_pb1_carry_n_6,
      CO(0) => c_num_bytes_to_pb1_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => c_num_bytes_to_pb1_carry_i_1_n_0,
      DI(4) => c_num_bytes_to_pb1_carry_i_2_n_0,
      DI(3) => c_num_bytes_to_pb1_carry_i_3_n_0,
      DI(2) => c_num_bytes_to_pb1_carry_i_4_n_0,
      DI(1) => c_num_bytes_to_pb1_carry_i_5_n_0,
      DI(0) => c_num_bytes_to_pb1_carry_i_6_n_0,
      O(7 downto 0) => NLW_c_num_bytes_to_pb1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => c_num_bytes_to_pb1_carry_i_7_n_0,
      S(4) => c_num_bytes_to_pb1_carry_i_8_n_0,
      S(3) => c_num_bytes_to_pb1_carry_i_9_n_0,
      S(2) => c_num_bytes_to_pb1_carry_i_10_n_0,
      S(1) => c_num_bytes_to_pb1_carry_i_11_n_0,
      S(0) => c_num_bytes_to_pb1_carry_i_12_n_0
    );
c_num_bytes_to_pb1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_num_bytes_to_pb(10),
      I1 => w_num_bytes_to_pb(10),
      O => c_num_bytes_to_pb1_carry_i_1_n_0
    );
c_num_bytes_to_pb1_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => w_num_bytes_to_pb(5),
      I1 => r_num_bytes_to_pb(5),
      I2 => w_num_bytes_to_pb(4),
      I3 => r_num_bytes_to_pb(4),
      O => c_num_bytes_to_pb1_carry_i_10_n_0
    );
c_num_bytes_to_pb1_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => w_num_bytes_to_pb(3),
      I1 => r_num_bytes_to_pb(3),
      I2 => w_num_bytes_to_pb(2),
      I3 => r_num_bytes_to_pb(2),
      O => c_num_bytes_to_pb1_carry_i_11_n_0
    );
c_num_bytes_to_pb1_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => w_num_bytes_to_pb(1),
      I1 => r_num_bytes_to_pb(1),
      I2 => \^q\(0),
      I3 => \^r_tf_q_reg[addr][31]_0\(0),
      O => c_num_bytes_to_pb1_carry_i_12_n_0
    );
c_num_bytes_to_pb1_carry_i_13: unisim.vcomponents.CARRY8
     port map (
      CI => c_num_bytes_to_pb1_carry_i_15_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_c_num_bytes_to_pb1_carry_i_13_CO_UNCONNECTED(7 downto 1),
      CO(0) => c_num_bytes_to_pb1_carry_i_13_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => NLW_c_num_bytes_to_pb1_carry_i_13_O_UNCONNECTED(7 downto 2),
      O(1 downto 0) => r_num_bytes_to_pb(10 downto 9),
      S(7 downto 2) => B"000000",
      S(1) => \opt_tf_q_reg[src_reduce_len]__0\,
      S(0) => c_num_bytes_to_pb1_carry_i_17_n_0
    );
c_num_bytes_to_pb1_carry_i_14: unisim.vcomponents.CARRY8
     port map (
      CI => c_num_bytes_to_pb1_carry_i_16_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_c_num_bytes_to_pb1_carry_i_14_CO_UNCONNECTED(7 downto 1),
      CO(0) => c_num_bytes_to_pb1_carry_i_14_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => NLW_c_num_bytes_to_pb1_carry_i_14_O_UNCONNECTED(7 downto 2),
      O(1 downto 0) => w_num_bytes_to_pb(10 downto 9),
      S(7 downto 2) => B"000000",
      S(1) => \opt_tf_q_reg[src_reduce_len]__0\,
      S(0) => c_num_bytes_to_pb1_carry_i_18_n_0
    );
c_num_bytes_to_pb1_carry_i_15: unisim.vcomponents.CARRY8
     port map (
      CI => c_num_bytes_to_pb1_carry_i_19_n_0,
      CI_TOP => '0',
      CO(7) => c_num_bytes_to_pb1_carry_i_15_n_0,
      CO(6) => c_num_bytes_to_pb1_carry_i_15_n_1,
      CO(5) => c_num_bytes_to_pb1_carry_i_15_n_2,
      CO(4) => c_num_bytes_to_pb1_carry_i_15_n_3,
      CO(3) => c_num_bytes_to_pb1_carry_i_15_n_4,
      CO(2) => c_num_bytes_to_pb1_carry_i_15_n_5,
      CO(1) => c_num_bytes_to_pb1_carry_i_15_n_6,
      CO(0) => c_num_bytes_to_pb1_carry_i_15_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => \opt_tf_q_reg[src_reduce_len]__0\,
      DI(0) => '0',
      O(7 downto 0) => r_num_bytes_to_pb(8 downto 1),
      S(7) => c_num_bytes_to_pb1_carry_i_20_n_0,
      S(6) => c_num_bytes_to_pb1_carry_i_21_n_0,
      S(5) => c_num_bytes_to_pb1_carry_i_22_n_0,
      S(4) => c_num_bytes_to_pb1_carry_i_23_n_0,
      S(3) => c_num_bytes_to_pb1_carry_i_24_n_0,
      S(2) => c_num_bytes_to_pb1_carry_i_25_n_0,
      S(1) => c_num_bytes_to_pb1_carry_i_26_n_0,
      S(0) => c_num_bytes_to_pb1_carry_i_27_n_0
    );
c_num_bytes_to_pb1_carry_i_16: unisim.vcomponents.CARRY8
     port map (
      CI => c_num_bytes_to_pb1_carry_i_28_n_0,
      CI_TOP => '0',
      CO(7) => c_num_bytes_to_pb1_carry_i_16_n_0,
      CO(6) => c_num_bytes_to_pb1_carry_i_16_n_1,
      CO(5) => c_num_bytes_to_pb1_carry_i_16_n_2,
      CO(4) => c_num_bytes_to_pb1_carry_i_16_n_3,
      CO(3) => c_num_bytes_to_pb1_carry_i_16_n_4,
      CO(2) => c_num_bytes_to_pb1_carry_i_16_n_5,
      CO(1) => c_num_bytes_to_pb1_carry_i_16_n_6,
      CO(0) => c_num_bytes_to_pb1_carry_i_16_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => \opt_tf_q_reg[src_reduce_len]__0\,
      DI(0) => '0',
      O(7 downto 0) => w_num_bytes_to_pb(8 downto 1),
      S(7) => c_num_bytes_to_pb1_carry_i_29_n_0,
      S(6) => c_num_bytes_to_pb1_carry_i_30_n_0,
      S(5) => c_num_bytes_to_pb1_carry_i_31_n_0,
      S(4) => c_num_bytes_to_pb1_carry_i_32_n_0,
      S(3) => c_num_bytes_to_pb1_carry_i_33_n_0,
      S(2) => c_num_bytes_to_pb1_carry_i_34_n_0,
      S(1) => c_num_bytes_to_pb1_carry_i_35_n_0,
      S(0) => c_num_bytes_to_pb1_carry_i_36_n_0
    );
c_num_bytes_to_pb1_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^r_tf_q_reg[addr][31]_0\(9),
      O => c_num_bytes_to_pb1_carry_i_17_n_0
    );
c_num_bytes_to_pb1_carry_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^q\(9),
      O => c_num_bytes_to_pb1_carry_i_18_n_0
    );
c_num_bytes_to_pb1_carry_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(0),
      O => c_num_bytes_to_pb1_carry_i_19_n_0
    );
c_num_bytes_to_pb1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r_num_bytes_to_pb(9),
      I1 => w_num_bytes_to_pb(9),
      I2 => r_num_bytes_to_pb(8),
      I3 => w_num_bytes_to_pb(8),
      O => c_num_bytes_to_pb1_carry_i_2_n_0
    );
c_num_bytes_to_pb1_carry_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^r_tf_q_reg[addr][31]_0\(8),
      O => c_num_bytes_to_pb1_carry_i_20_n_0
    );
c_num_bytes_to_pb1_carry_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^r_tf_q_reg[addr][31]_0\(7),
      O => c_num_bytes_to_pb1_carry_i_21_n_0
    );
c_num_bytes_to_pb1_carry_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^r_tf_q_reg[addr][31]_0\(6),
      O => c_num_bytes_to_pb1_carry_i_22_n_0
    );
c_num_bytes_to_pb1_carry_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^r_tf_q_reg[addr][31]_0\(5),
      O => c_num_bytes_to_pb1_carry_i_23_n_0
    );
c_num_bytes_to_pb1_carry_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^r_tf_q_reg[addr][31]_0\(4),
      O => c_num_bytes_to_pb1_carry_i_24_n_0
    );
c_num_bytes_to_pb1_carry_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^r_tf_q_reg[addr][31]_0\(3),
      O => c_num_bytes_to_pb1_carry_i_25_n_0
    );
c_num_bytes_to_pb1_carry_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(2),
      I1 => \opt_tf_q_reg[src_reduce_len]__0\,
      O => c_num_bytes_to_pb1_carry_i_26_n_0
    );
c_num_bytes_to_pb1_carry_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(1),
      O => c_num_bytes_to_pb1_carry_i_27_n_0
    );
c_num_bytes_to_pb1_carry_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => c_num_bytes_to_pb1_carry_i_28_n_0
    );
c_num_bytes_to_pb1_carry_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^q\(8),
      O => c_num_bytes_to_pb1_carry_i_29_n_0
    );
c_num_bytes_to_pb1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r_num_bytes_to_pb(7),
      I1 => w_num_bytes_to_pb(7),
      I2 => r_num_bytes_to_pb(6),
      I3 => w_num_bytes_to_pb(6),
      O => c_num_bytes_to_pb1_carry_i_3_n_0
    );
c_num_bytes_to_pb1_carry_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^q\(7),
      O => c_num_bytes_to_pb1_carry_i_30_n_0
    );
c_num_bytes_to_pb1_carry_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^q\(6),
      O => c_num_bytes_to_pb1_carry_i_31_n_0
    );
c_num_bytes_to_pb1_carry_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^q\(5),
      O => c_num_bytes_to_pb1_carry_i_32_n_0
    );
c_num_bytes_to_pb1_carry_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^q\(4),
      O => c_num_bytes_to_pb1_carry_i_33_n_0
    );
c_num_bytes_to_pb1_carry_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \opt_tf_q_reg[src_reduce_len]__0\,
      I1 => \^q\(3),
      O => c_num_bytes_to_pb1_carry_i_34_n_0
    );
c_num_bytes_to_pb1_carry_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \opt_tf_q_reg[src_reduce_len]__0\,
      O => c_num_bytes_to_pb1_carry_i_35_n_0
    );
c_num_bytes_to_pb1_carry_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => c_num_bytes_to_pb1_carry_i_36_n_0
    );
c_num_bytes_to_pb1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r_num_bytes_to_pb(5),
      I1 => w_num_bytes_to_pb(5),
      I2 => r_num_bytes_to_pb(4),
      I3 => w_num_bytes_to_pb(4),
      O => c_num_bytes_to_pb1_carry_i_4_n_0
    );
c_num_bytes_to_pb1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r_num_bytes_to_pb(3),
      I1 => w_num_bytes_to_pb(3),
      I2 => r_num_bytes_to_pb(2),
      I3 => w_num_bytes_to_pb(2),
      O => c_num_bytes_to_pb1_carry_i_5_n_0
    );
c_num_bytes_to_pb1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r_num_bytes_to_pb(1),
      I1 => w_num_bytes_to_pb(1),
      I2 => \^r_tf_q_reg[addr][31]_0\(0),
      I3 => \^q\(0),
      O => c_num_bytes_to_pb1_carry_i_6_n_0
    );
c_num_bytes_to_pb1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_num_bytes_to_pb(10),
      I1 => r_num_bytes_to_pb(10),
      O => c_num_bytes_to_pb1_carry_i_7_n_0
    );
c_num_bytes_to_pb1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => w_num_bytes_to_pb(9),
      I1 => r_num_bytes_to_pb(9),
      I2 => w_num_bytes_to_pb(8),
      I3 => r_num_bytes_to_pb(8),
      O => c_num_bytes_to_pb1_carry_i_8_n_0
    );
c_num_bytes_to_pb1_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => w_num_bytes_to_pb(7),
      I1 => r_num_bytes_to_pb(7),
      I2 => w_num_bytes_to_pb(6),
      I3 => r_num_bytes_to_pb(6),
      O => c_num_bytes_to_pb1_carry_i_9_n_0
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_regs_rsp[ready]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q\
    );
\mem_q[0][is_single]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^opt_tf_q_reg[decouple_rw]_1\(3),
      I1 => \^opt_tf_q_reg[decouple_rw]_1\(1),
      I2 => \^opt_tf_q_reg[decouple_rw]_1\(4),
      I3 => \^opt_tf_q_reg[decouple_rw]_1\(7),
      I4 => \mem_q[0][is_single]_i_2_n_0\,
      O => \w_req[w_dp_req][is_single]\
    );
\mem_q[0][is_single]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^opt_tf_q_reg[decouple_rw]_1\(0),
      I1 => \^opt_tf_q_reg[decouple_rw]_1\(2),
      I2 => \^opt_tf_q_reg[decouple_rw]_1\(6),
      I3 => \^opt_tf_q_reg[decouple_rw]_1\(5),
      O => \mem_q[0][is_single]_i_2_n_0\
    );
\mem_q[0][tailer][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111D112222E222"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][0]\,
      I1 => \r_done1_carry__0_n_0\,
      I2 => \^q\(0),
      I3 => c_num_bytes_to_pb1,
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \^r_tf_q_reg[addr][31]_0\(0),
      O => \r_tf_q_reg[length][1]_0\(0)
    );
\mem_q[0][tailer][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111D22222E22"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][0]\,
      I1 => \^co\(0),
      I2 => c_num_bytes_to_pb1,
      I3 => \^r_tf_q_reg[addr][31]_0\(0),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \^q\(0),
      O => \w_tf_q_reg[length][1]_0\(0)
    );
\mem_q[0][tailer][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"748B8B748B748B74"
    )
        port map (
      I0 => \mem_q[0][tailer][1]_i_2_n_0\,
      I1 => \^co\(0),
      I2 => \w_tf_q_reg[length_n_0_][1]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => w_num_bytes(0),
      O => \w_tf_q_reg[length][1]_0\(1)
    );
\mem_q[0][tailer][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"748B8B748B748B74"
    )
        port map (
      I0 => \mem_q[0][tailer][1]_i_2__0_n_0\,
      I1 => \r_done1_carry__0_n_0\,
      I2 => \r_tf_q_reg[length_n_0_][1]\,
      I3 => \^r_tf_q_reg[addr][31]_0\(1),
      I4 => \^r_tf_q_reg[addr][31]_0\(0),
      I5 => r_num_bytes(0),
      O => \r_tf_q_reg[length][1]_0\(1)
    );
\mem_q[0][tailer][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(1),
      I2 => w_num_bytes_to_pb(1),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => \mem_q[0][tailer][1]_i_2_n_0\
    );
\mem_q[0][tailer][1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(1),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(1),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => \mem_q[0][tailer][1]_i_2__0_n_0\
    );
\mem_q[0][tailer][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCD8FFFFCCD80000"
    )
        port map (
      I0 => \^opt_tf_q_reg[decouple_rw]_0\,
      I1 => \^q\(0),
      I2 => \^r_tf_q_reg[addr][31]_0\(0),
      I3 => c_num_bytes_to_pb1,
      I4 => \^co\(0),
      I5 => \w_tf_q_reg[length_n_0_][0]\,
      O => w_num_bytes(0)
    );
\mem_q[0][tailer][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC8CFFFFDC8C0000"
    )
        port map (
      I0 => \^opt_tf_q_reg[decouple_rw]_0\,
      I1 => \^r_tf_q_reg[addr][31]_0\(0),
      I2 => c_num_bytes_to_pb1,
      I3 => \^q\(0),
      I4 => \r_done1_carry__0_n_0\,
      I5 => \r_tf_q_reg[length_n_0_][0]\,
      O => r_num_bytes(0)
    );
\next_q[63]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \^rst_n_0\
    );
\opt_tf_q[decouple_rw]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \^status_cnt_q_reg[2]\,
      I1 => \r_done1_carry__0_n_0\,
      I2 => \^co\(0),
      I3 => axi_mst_req_b_ready_1,
      I4 => axi_mst_req_b_ready_0,
      O => \^status_cnt_q_reg[1]\
    );
\opt_tf_q_reg[decouple_rw]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^rst_n_0\,
      D => \burst_req_d[opt][beo][decouple_rw]\,
      Q => \^opt_tf_q_reg[decouple_rw]_0\
    );
\opt_tf_q_reg[shift][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^rst_n_0\,
      D => \opt_tf_q_reg[shift][1]_1\(0),
      Q => \opt_tf_q_reg[shift][1]_0\(0)
    );
\opt_tf_q_reg[shift][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^rst_n_0\,
      D => \opt_tf_q_reg[shift][1]_1\(1),
      Q => \opt_tf_q_reg[shift][1]_0\(1)
    );
\opt_tf_q_reg[src_axi_opt][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^rst_n_0\,
      D => '1',
      Q => \r_req[ar_req][burst]\(0)
    );
\opt_tf_q_reg[src_reduce_len]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^rst_n_0\,
      D => \burst_req_d[opt][beo][src_reduce_len]\,
      Q => \opt_tf_q_reg[src_reduce_len]__0\
    );
r_done1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => r_done1_carry_n_0,
      CO(6) => r_done1_carry_n_1,
      CO(5) => r_done1_carry_n_2,
      CO(4) => r_done1_carry_n_3,
      CO(3) => r_done1_carry_n_4,
      CO(2) => r_done1_carry_n_5,
      CO(1) => r_done1_carry_n_6,
      CO(0) => r_done1_carry_n_7,
      DI(7) => r_done1_carry_i_1_n_0,
      DI(6) => r_done1_carry_i_2_n_0,
      DI(5) => r_done1_carry_i_3_n_0,
      DI(4) => r_done1_carry_i_4_n_0,
      DI(3) => r_done1_carry_i_5_n_0,
      DI(2) => r_done1_carry_i_6_n_0,
      DI(1) => r_done1_carry_i_7_n_0,
      DI(0) => r_done1_carry_i_8_n_0,
      O(7 downto 0) => NLW_r_done1_carry_O_UNCONNECTED(7 downto 0),
      S(7) => r_done1_carry_i_9_n_0,
      S(6) => r_done1_carry_i_10_n_0,
      S(5) => r_done1_carry_i_11_n_0,
      S(4) => r_done1_carry_i_12_n_0,
      S(3) => r_done1_carry_i_13_n_0,
      S(2) => r_done1_carry_i_14_n_0,
      S(1) => r_done1_carry_i_15_n_0,
      S(0) => r_done1_carry_i_16_n_0
    );
\r_done1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => r_done1_carry_n_0,
      CI_TOP => '0',
      CO(7) => \r_done1_carry__0_n_0\,
      CO(6) => \r_done1_carry__0_n_1\,
      CO(5) => \r_done1_carry__0_n_2\,
      CO(4) => \r_done1_carry__0_n_3\,
      CO(3) => \r_done1_carry__0_n_4\,
      CO(2) => \r_done1_carry__0_n_5\,
      CO(1) => \r_done1_carry__0_n_6\,
      CO(0) => \r_done1_carry__0_n_7\,
      DI(7) => \r_done1_carry__0_i_1_n_0\,
      DI(6) => \r_done1_carry__0_i_2_n_0\,
      DI(5) => \r_done1_carry__0_i_3_n_0\,
      DI(4) => \r_done1_carry__0_i_4_n_0\,
      DI(3) => \r_done1_carry__0_i_5_n_0\,
      DI(2) => \r_done1_carry__0_i_6_n_0\,
      DI(1) => \r_done1_carry__0_i_7_n_0\,
      DI(0) => \r_done1_carry__0_i_8_n_0\,
      O(7 downto 0) => \NLW_r_done1_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \r_done1_carry__0_i_9_n_0\,
      S(6) => \r_done1_carry__0_i_10_n_0\,
      S(5) => \r_done1_carry__0_i_11_n_0\,
      S(4) => \r_done1_carry__0_i_12_n_0\,
      S(3) => \r_done1_carry__0_i_13_n_0\,
      S(2) => \r_done1_carry__0_i_14_n_0\,
      S(1) => \r_done1_carry__0_i_15_n_0\,
      S(0) => \r_done1_carry__0_i_16_n_0\
    );
\r_done1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][31]\,
      I1 => \r_tf_q_reg[length_n_0_][30]\,
      O => \r_done1_carry__0_i_1_n_0\
    );
\r_done1_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][28]\,
      I1 => \r_tf_q_reg[length_n_0_][29]\,
      O => \r_done1_carry__0_i_10_n_0\
    );
\r_done1_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][26]\,
      I1 => \r_tf_q_reg[length_n_0_][27]\,
      O => \r_done1_carry__0_i_11_n_0\
    );
\r_done1_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][24]\,
      I1 => \r_tf_q_reg[length_n_0_][25]\,
      O => \r_done1_carry__0_i_12_n_0\
    );
\r_done1_carry__0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][22]\,
      I1 => \r_tf_q_reg[length_n_0_][23]\,
      O => \r_done1_carry__0_i_13_n_0\
    );
\r_done1_carry__0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][20]\,
      I1 => \r_tf_q_reg[length_n_0_][21]\,
      O => \r_done1_carry__0_i_14_n_0\
    );
\r_done1_carry__0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][18]\,
      I1 => \r_tf_q_reg[length_n_0_][19]\,
      O => \r_done1_carry__0_i_15_n_0\
    );
\r_done1_carry__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][16]\,
      I1 => \r_tf_q_reg[length_n_0_][17]\,
      O => \r_done1_carry__0_i_16_n_0\
    );
\r_done1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][29]\,
      I1 => \r_tf_q_reg[length_n_0_][28]\,
      O => \r_done1_carry__0_i_2_n_0\
    );
\r_done1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][27]\,
      I1 => \r_tf_q_reg[length_n_0_][26]\,
      O => \r_done1_carry__0_i_3_n_0\
    );
\r_done1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][25]\,
      I1 => \r_tf_q_reg[length_n_0_][24]\,
      O => \r_done1_carry__0_i_4_n_0\
    );
\r_done1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][23]\,
      I1 => \r_tf_q_reg[length_n_0_][22]\,
      O => \r_done1_carry__0_i_5_n_0\
    );
\r_done1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][21]\,
      I1 => \r_tf_q_reg[length_n_0_][20]\,
      O => \r_done1_carry__0_i_6_n_0\
    );
\r_done1_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][19]\,
      I1 => \r_tf_q_reg[length_n_0_][18]\,
      O => \r_done1_carry__0_i_7_n_0\
    );
\r_done1_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][17]\,
      I1 => \r_tf_q_reg[length_n_0_][16]\,
      O => \r_done1_carry__0_i_8_n_0\
    );
\r_done1_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][30]\,
      I1 => \r_tf_q_reg[length_n_0_][31]\,
      O => \r_done1_carry__0_i_9_n_0\
    );
r_done1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][15]\,
      I1 => \r_tf_q_reg[length_n_0_][14]\,
      O => r_done1_carry_i_1_n_0
    );
r_done1_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][12]\,
      I1 => \r_tf_q_reg[length_n_0_][13]\,
      O => r_done1_carry_i_10_n_0
    );
r_done1_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0B80F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(10),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(10),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_tf_q_reg[length_n_0_][10]\,
      I5 => \r_tf_q_reg[length_n_0_][11]\,
      O => r_done1_carry_i_11_n_0
    );
r_done1_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA008A8000AA202A"
    )
        port map (
      I0 => r_done1_carry_i_26_n_0,
      I1 => w_num_bytes_to_pb(8),
      I2 => c_num_bytes_to_pb1,
      I3 => r_num_bytes_to_pb(8),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \r_tf_q_reg[length_n_0_][8]\,
      O => r_done1_carry_i_12_n_0
    );
r_done1_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA008A8000AA202A"
    )
        port map (
      I0 => r_done1_carry_i_27_n_0,
      I1 => w_num_bytes_to_pb(6),
      I2 => c_num_bytes_to_pb1,
      I3 => r_num_bytes_to_pb(6),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \r_tf_q_reg[length_n_0_][6]\,
      O => r_done1_carry_i_13_n_0
    );
r_done1_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA008A8000AA202A"
    )
        port map (
      I0 => r_done1_carry_i_28_n_0,
      I1 => w_num_bytes_to_pb(4),
      I2 => c_num_bytes_to_pb1,
      I3 => r_num_bytes_to_pb(4),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \r_tf_q_reg[length_n_0_][4]\,
      O => r_done1_carry_i_14_n_0
    );
r_done1_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA008A8000AA202A"
    )
        port map (
      I0 => r_done1_carry_i_29_n_0,
      I1 => w_num_bytes_to_pb(2),
      I2 => c_num_bytes_to_pb1,
      I3 => r_num_bytes_to_pb(2),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \r_tf_q_reg[length_n_0_][2]\,
      O => r_done1_carry_i_15_n_0
    );
r_done1_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA008A8000AA202A"
    )
        port map (
      I0 => r_done1_carry_i_30_n_0,
      I1 => \^q\(0),
      I2 => c_num_bytes_to_pb1,
      I3 => \^r_tf_q_reg[addr][31]_0\(0),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \r_tf_q_reg[length_n_0_][0]\,
      O => r_done1_carry_i_16_n_0
    );
r_done1_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(9),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(9),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => r_done1_carry_i_17_n_0
    );
r_done1_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(8),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(8),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => r_done1_carry_i_18_n_0
    );
r_done1_carry_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(7),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(7),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => r_done1_carry_i_19_n_0
    );
r_done1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][13]\,
      I1 => \r_tf_q_reg[length_n_0_][12]\,
      O => r_done1_carry_i_2_n_0
    );
r_done1_carry_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(6),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(6),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => r_done1_carry_i_20_n_0
    );
r_done1_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(5),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(5),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => r_done1_carry_i_21_n_0
    );
r_done1_carry_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(4),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(4),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => r_done1_carry_i_22_n_0
    );
r_done1_carry_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(3),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(3),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => r_done1_carry_i_23_n_0
    );
r_done1_carry_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(2),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(2),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => r_done1_carry_i_24_n_0
    );
r_done1_carry_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F47"
    )
        port map (
      I0 => \^q\(0),
      I1 => c_num_bytes_to_pb1,
      I2 => \^r_tf_q_reg[addr][31]_0\(0),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => r_done1_carry_i_25_n_0
    );
r_done1_carry_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][9]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(9),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(9),
      O => r_done1_carry_i_26_n_0
    );
r_done1_carry_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][7]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(7),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(7),
      O => r_done1_carry_i_27_n_0
    );
r_done1_carry_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][5]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(5),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(5),
      O => r_done1_carry_i_28_n_0
    );
r_done1_carry_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][3]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(3),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(3),
      O => r_done1_carry_i_29_n_0
    );
r_done1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFBABFAAAAAAAA"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][11]\,
      I1 => w_num_bytes_to_pb(10),
      I2 => c_num_bytes_to_pb1,
      I3 => r_num_bytes_to_pb(10),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \r_tf_q_reg[length_n_0_][10]\,
      O => r_done1_carry_i_3_n_0
    );
r_done1_carry_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][1]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(1),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(1),
      O => r_done1_carry_i_30_n_0
    );
r_done1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][9]\,
      I1 => r_done1_carry_i_17_n_0,
      I2 => r_done1_carry_i_18_n_0,
      I3 => \r_tf_q_reg[length_n_0_][8]\,
      O => r_done1_carry_i_4_n_0
    );
r_done1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][7]\,
      I1 => r_done1_carry_i_19_n_0,
      I2 => r_done1_carry_i_20_n_0,
      I3 => \r_tf_q_reg[length_n_0_][6]\,
      O => r_done1_carry_i_5_n_0
    );
r_done1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][5]\,
      I1 => r_done1_carry_i_21_n_0,
      I2 => r_done1_carry_i_22_n_0,
      I3 => \r_tf_q_reg[length_n_0_][4]\,
      O => r_done1_carry_i_6_n_0
    );
r_done1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][3]\,
      I1 => r_done1_carry_i_23_n_0,
      I2 => r_done1_carry_i_24_n_0,
      I3 => \r_tf_q_reg[length_n_0_][2]\,
      O => r_done1_carry_i_7_n_0
    );
r_done1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][1]\,
      I1 => \mem_q[0][tailer][1]_i_2__0_n_0\,
      I2 => \r_tf_q_reg[length_n_0_][0]\,
      I3 => r_done1_carry_i_25_n_0,
      O => r_done1_carry_i_8_n_0
    );
r_done1_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][14]\,
      I1 => \r_tf_q_reg[length_n_0_][15]\,
      O => r_done1_carry_i_9_n_0
    );
\r_req_o[ar_req][len]0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \r_req_o[ar_req][len]0_carry_n_0\,
      CO(6) => \r_req_o[ar_req][len]0_carry_n_1\,
      CO(5) => \r_req_o[ar_req][len]0_carry_n_2\,
      CO(4) => \r_req_o[ar_req][len]0_carry_n_3\,
      CO(3) => \r_req_o[ar_req][len]0_carry_n_4\,
      CO(2) => \r_req_o[ar_req][len]0_carry_n_5\,
      CO(1) => \r_req_o[ar_req][len]0_carry_n_6\,
      CO(0) => \r_req_o[ar_req][len]0_carry_n_7\,
      DI(7) => \r_req_o[ar_req][len]0_carry_i_1_n_0\,
      DI(6) => \r_req_o[ar_req][len]0_carry_i_2_n_0\,
      DI(5) => \r_req_o[ar_req][len]0_carry_i_3_n_0\,
      DI(4) => \r_req_o[ar_req][len]0_carry_i_4_n_0\,
      DI(3) => \r_req_o[ar_req][len]0_carry_i_5_n_0\,
      DI(2) => \r_req_o[ar_req][len]0_carry_i_6_n_0\,
      DI(1) => \r_req_o[ar_req][len]0_carry_i_7_n_0\,
      DI(0) => \r_req_o[ar_req][len]0_carry_i_8_n_0\,
      O(7 downto 2) => D(5 downto 0),
      O(1 downto 0) => \NLW_r_req_o[ar_req][len]0_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \r_req_o[ar_req][len]0_carry_i_9_n_0\,
      S(6) => \r_req_o[ar_req][len]0_carry_i_10_n_0\,
      S(5) => \r_req_o[ar_req][len]0_carry_i_11_n_0\,
      S(4) => \r_req_o[ar_req][len]0_carry_i_12_n_0\,
      S(3) => \r_req_o[ar_req][len]0_carry_i_13_n_0\,
      S(2) => \r_req_o[ar_req][len]0_carry_i_14_n_0\,
      S(1) => \r_req_o[ar_req][len]0_carry_i_15_n_0\,
      S(0) => \r_req_o[ar_req][len]0_carry_i_16_n_0\
    );
\r_req_o[ar_req][len]0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_req_o[ar_req][len]0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_r_req_o[ar_req][len]0_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \r_req_o[ar_req][len]0_carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \r_req_o[ar_req][len]0_carry__0_i_1_n_0\,
      O(7 downto 2) => \NLW_r_req_o[ar_req][len]0_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(7 downto 6),
      S(7 downto 2) => B"000000",
      S(1) => \r_req_o[ar_req][len]0_carry__0_i_2_n_0\,
      S(0) => \r_req_o[ar_req][len]0_carry__0_i_3_n_0\
    );
\r_req_o[ar_req][len]0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4700000F47FFFF"
    )
        port map (
      I0 => w_num_bytes_to_pb(8),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(8),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_done1_carry__0_n_0\,
      I5 => \r_tf_q_reg[length_n_0_][8]\,
      O => \r_req_o[ar_req][len]0_carry__0_i_1_n_0\
    );
\r_req_o[ar_req][len]0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][8]\,
      I1 => r_done1_carry_i_18_n_0,
      I2 => \r_tf_q_reg[length_n_0_][9]\,
      I3 => \r_done1_carry__0_n_0\,
      I4 => r_done1_carry_i_17_n_0,
      O => \r_req_o[ar_req][len]0_carry__0_i_2_n_0\
    );
\r_req_o[ar_req][len]0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][7]\,
      I1 => r_done1_carry_i_19_n_0,
      I2 => \r_tf_q_reg[length_n_0_][8]\,
      I3 => \r_done1_carry__0_n_0\,
      I4 => r_done1_carry_i_18_n_0,
      O => \r_req_o[ar_req][len]0_carry__0_i_3_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4700000F47FFFF"
    )
        port map (
      I0 => w_num_bytes_to_pb(7),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(7),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_done1_carry__0_n_0\,
      I5 => \r_tf_q_reg[length_n_0_][7]\,
      O => \r_req_o[ar_req][len]0_carry_i_1_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][5]\,
      I1 => r_done1_carry_i_21_n_0,
      I2 => \r_tf_q_reg[length_n_0_][6]\,
      I3 => \r_done1_carry__0_n_0\,
      I4 => r_done1_carry_i_20_n_0,
      O => \r_req_o[ar_req][len]0_carry_i_10_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][4]\,
      I1 => r_done1_carry_i_22_n_0,
      I2 => \r_tf_q_reg[length_n_0_][5]\,
      I3 => \r_done1_carry__0_n_0\,
      I4 => r_done1_carry_i_21_n_0,
      O => \r_req_o[ar_req][len]0_carry_i_11_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][3]\,
      I1 => r_done1_carry_i_23_n_0,
      I2 => \r_tf_q_reg[length_n_0_][4]\,
      I3 => \r_done1_carry__0_n_0\,
      I4 => r_done1_carry_i_22_n_0,
      O => \r_req_o[ar_req][len]0_carry_i_12_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][2]\,
      I1 => r_done1_carry_i_24_n_0,
      I2 => \r_tf_q_reg[length_n_0_][3]\,
      I3 => \r_done1_carry__0_n_0\,
      I4 => r_done1_carry_i_23_n_0,
      O => \r_req_o[ar_req][len]0_carry_i_13_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDA05F2222A05F"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(1),
      I1 => \mem_q[0][tailer][1]_i_2__0_n_0\,
      I2 => \r_tf_q_reg[length_n_0_][1]\,
      I3 => \r_tf_q_reg[length_n_0_][2]\,
      I4 => \r_done1_carry__0_n_0\,
      I5 => r_done1_carry_i_24_n_0,
      O => \r_req_o[ar_req][len]0_carry_i_14_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EEE1E11E111E1EE"
    )
        port map (
      I0 => r_num_bytes(0),
      I1 => \^r_tf_q_reg[addr][31]_0\(0),
      I2 => \mem_q[0][tailer][1]_i_2__0_n_0\,
      I3 => \r_done1_carry__0_n_0\,
      I4 => \r_tf_q_reg[length_n_0_][1]\,
      I5 => \^r_tf_q_reg[addr][31]_0\(1),
      O => \r_req_o[ar_req][len]0_carry_i_15_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111D112222E222"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][0]\,
      I1 => \r_done1_carry__0_n_0\,
      I2 => \^q\(0),
      I3 => c_num_bytes_to_pb1,
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \^r_tf_q_reg[addr][31]_0\(0),
      O => \r_req_o[ar_req][len]0_carry_i_16_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4700000F47FFFF"
    )
        port map (
      I0 => w_num_bytes_to_pb(6),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(6),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_done1_carry__0_n_0\,
      I5 => \r_tf_q_reg[length_n_0_][6]\,
      O => \r_req_o[ar_req][len]0_carry_i_2_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4700000F47FFFF"
    )
        port map (
      I0 => w_num_bytes_to_pb(5),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(5),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_done1_carry__0_n_0\,
      I5 => \r_tf_q_reg[length_n_0_][5]\,
      O => \r_req_o[ar_req][len]0_carry_i_3_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4700000F47FFFF"
    )
        port map (
      I0 => w_num_bytes_to_pb(4),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(4),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_done1_carry__0_n_0\,
      I5 => \r_tf_q_reg[length_n_0_][4]\,
      O => \r_req_o[ar_req][len]0_carry_i_4_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4700000F47FFFF"
    )
        port map (
      I0 => w_num_bytes_to_pb(3),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(3),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_done1_carry__0_n_0\,
      I5 => \r_tf_q_reg[length_n_0_][3]\,
      O => \r_req_o[ar_req][len]0_carry_i_5_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4700000F47FFFF"
    )
        port map (
      I0 => w_num_bytes_to_pb(2),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(2),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_done1_carry__0_n_0\,
      I5 => \r_tf_q_reg[length_n_0_][2]\,
      O => \r_req_o[ar_req][len]0_carry_i_6_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A656"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(1),
      I1 => \r_tf_q_reg[length_n_0_][1]\,
      I2 => \r_done1_carry__0_n_0\,
      I3 => \mem_q[0][tailer][1]_i_2__0_n_0\,
      O => \r_req_o[ar_req][len]0_carry_i_7_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFDFAAAAEFDF5555"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(0),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => c_num_bytes_to_pb1,
      I3 => \^q\(0),
      I4 => \r_done1_carry__0_n_0\,
      I5 => \r_tf_q_reg[length_n_0_][0]\,
      O => \r_req_o[ar_req][len]0_carry_i_8_n_0\
    );
\r_req_o[ar_req][len]0_carry_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][6]\,
      I1 => r_done1_carry_i_20_n_0,
      I2 => \r_tf_q_reg[length_n_0_][7]\,
      I3 => \r_done1_carry__0_n_0\,
      I4 => r_done1_carry_i_19_n_0,
      O => \r_req_o[ar_req][len]0_carry_i_9_n_0\
    );
\r_tf_q[addr][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"595A6A5A"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(10),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(10),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(10),
      O => \r_tf_q[addr][15]_i_3_n_0\
    );
\r_tf_q[addr][15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"595A6A5A"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(9),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(9),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(9),
      O => \r_tf_q[addr][15]_i_4_n_0\
    );
\r_tf_q[addr][15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"595A6A5A"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(8),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(8),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(8),
      O => \r_tf_q[addr][15]_i_5_n_0\
    );
\r_tf_q[addr][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => \w_tf_q_reg[addr][0]_0\,
      I1 => \^status_cnt_q_reg[1]\,
      I2 => \r_done1_carry__0_n_0\,
      I3 => \write_pointer_q_reg[0]\,
      O => \r_tf_q[addr][31]_i_1_n_0\
    );
\r_tf_q[addr][7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1040"
    )
        port map (
      I0 => \^opt_tf_q_reg[decouple_rw]_0\,
      I1 => \^r_tf_q_reg[addr][31]_0\(0),
      I2 => c_num_bytes_to_pb1,
      I3 => \^q\(0),
      O => \r_tf_q[addr][7]_i_10_n_0\
    );
\r_tf_q[addr][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"595A6A5A"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(7),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(7),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(7),
      O => \r_tf_q[addr][7]_i_3_n_0\
    );
\r_tf_q[addr][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"595A6A5A"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(6),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(6),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(6),
      O => \r_tf_q[addr][7]_i_4_n_0\
    );
\r_tf_q[addr][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"595A6A5A"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(5),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(5),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(5),
      O => \r_tf_q[addr][7]_i_5_n_0\
    );
\r_tf_q[addr][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"595A6A5A"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(4),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(4),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(4),
      O => \r_tf_q[addr][7]_i_6_n_0\
    );
\r_tf_q[addr][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"595A6A5A"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(3),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(3),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(3),
      O => \r_tf_q[addr][7]_i_7_n_0\
    );
\r_tf_q[addr][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"595A6A5A"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(2),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(2),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(2),
      O => \r_tf_q[addr][7]_i_8_n_0\
    );
\r_tf_q[addr][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"595A6A5A"
    )
        port map (
      I0 => \^r_tf_q_reg[addr][31]_0\(1),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(1),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(1),
      O => \r_tf_q[addr][7]_i_9_n_0\
    );
\r_tf_q[length][15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0B80F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(8),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(8),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_tf_q_reg[length_n_0_][8]\,
      O => \r_tf_q[length][15]_i_10_n_0\
    );
\r_tf_q[length][15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][15]\,
      O => \r_tf_q[length][15]_i_3_n_0\
    );
\r_tf_q[length][15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][14]\,
      O => \r_tf_q[length][15]_i_4_n_0\
    );
\r_tf_q[length][15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][13]\,
      O => \r_tf_q[length][15]_i_5_n_0\
    );
\r_tf_q[length][15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][12]\,
      O => \r_tf_q[length][15]_i_6_n_0\
    );
\r_tf_q[length][15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][11]\,
      O => \r_tf_q[length][15]_i_7_n_0\
    );
\r_tf_q[length][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][10]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(10),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(10),
      O => \r_tf_q[length][15]_i_8_n_0\
    );
\r_tf_q[length][15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][9]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(9),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(9),
      O => \r_tf_q[length][15]_i_9_n_0\
    );
\r_tf_q[length][23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][16]\,
      O => \r_tf_q[length][23]_i_10_n_0\
    );
\r_tf_q[length][23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][23]\,
      O => \r_tf_q[length][23]_i_3_n_0\
    );
\r_tf_q[length][23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][22]\,
      O => \r_tf_q[length][23]_i_4_n_0\
    );
\r_tf_q[length][23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][21]\,
      O => \r_tf_q[length][23]_i_5_n_0\
    );
\r_tf_q[length][23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][20]\,
      O => \r_tf_q[length][23]_i_6_n_0\
    );
\r_tf_q[length][23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][19]\,
      O => \r_tf_q[length][23]_i_7_n_0\
    );
\r_tf_q[length][23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][18]\,
      O => \r_tf_q[length][23]_i_8_n_0\
    );
\r_tf_q[length][23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][17]\,
      O => \r_tf_q[length][23]_i_9_n_0\
    );
\r_tf_q[length][31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][24]\,
      O => \r_tf_q[length][31]_i_10_n_0\
    );
\r_tf_q[length][31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][31]\,
      O => \r_tf_q[length][31]_i_3_n_0\
    );
\r_tf_q[length][31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][30]\,
      O => \r_tf_q[length][31]_i_4_n_0\
    );
\r_tf_q[length][31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][29]\,
      O => \r_tf_q[length][31]_i_5_n_0\
    );
\r_tf_q[length][31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][28]\,
      O => \r_tf_q[length][31]_i_6_n_0\
    );
\r_tf_q[length][31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][27]\,
      O => \r_tf_q[length][31]_i_7_n_0\
    );
\r_tf_q[length][31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][26]\,
      O => \r_tf_q[length][31]_i_8_n_0\
    );
\r_tf_q[length][31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][25]\,
      O => \r_tf_q[length][31]_i_9_n_0\
    );
\r_tf_q[length][7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][0]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => \^r_tf_q_reg[addr][31]_0\(0),
      I3 => c_num_bytes_to_pb1,
      I4 => \^q\(0),
      O => \r_tf_q[length][7]_i_10_n_0\
    );
\r_tf_q[length][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][7]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(7),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(7),
      O => \r_tf_q[length][7]_i_3_n_0\
    );
\r_tf_q[length][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0B80F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(6),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(6),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_tf_q_reg[length_n_0_][6]\,
      O => \r_tf_q[length][7]_i_4_n_0\
    );
\r_tf_q[length][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][5]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(5),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(5),
      O => \r_tf_q[length][7]_i_5_n_0\
    );
\r_tf_q[length][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0B80F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(4),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(4),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_tf_q_reg[length_n_0_][4]\,
      O => \r_tf_q[length][7]_i_6_n_0\
    );
\r_tf_q[length][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][3]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(3),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(3),
      O => \r_tf_q[length][7]_i_7_n_0\
    );
\r_tf_q[length][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0B80F47"
    )
        port map (
      I0 => w_num_bytes_to_pb(2),
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(2),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \r_tf_q_reg[length_n_0_][2]\,
      O => \r_tf_q[length][7]_i_8_n_0\
    );
\r_tf_q[length][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A595A5"
    )
        port map (
      I0 => \r_tf_q_reg[length_n_0_][1]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => r_num_bytes_to_pb(1),
      I3 => c_num_bytes_to_pb1,
      I4 => w_num_bytes_to_pb(1),
      O => \r_tf_q[length][7]_i_9_n_0\
    );
\r_tf_q[valid]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10001"
    )
        port map (
      I0 => \w_tf_q_reg[addr][0]_0\,
      I1 => \^status_cnt_q_reg[1]\,
      I2 => \r_done1_carry__0_n_0\,
      I3 => \write_pointer_q_reg[0]\,
      I4 => \^p_0_in__0\(0),
      O => \r_tf_q[valid]_i_1_n_0\
    );
\r_tf_q_reg[addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(0),
      Q => \^r_tf_q_reg[addr][31]_0\(0)
    );
\r_tf_q_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(10),
      Q => \^r_tf_q_reg[addr][31]_0\(10)
    );
\r_tf_q_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(11),
      Q => \^r_tf_q_reg[addr][31]_0\(11)
    );
\r_tf_q_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(12),
      Q => \^r_tf_q_reg[addr][31]_0\(12)
    );
\r_tf_q_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(13),
      Q => \^r_tf_q_reg[addr][31]_0\(13)
    );
\r_tf_q_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(14),
      Q => \^r_tf_q_reg[addr][31]_0\(14)
    );
\r_tf_q_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(15),
      Q => \^r_tf_q_reg[addr][31]_0\(15)
    );
\r_tf_q_reg[addr][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_tf_q_reg[addr][7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \r_tf_q_reg[addr][15]_i_2_n_0\,
      CO(6) => \r_tf_q_reg[addr][15]_i_2_n_1\,
      CO(5) => \r_tf_q_reg[addr][15]_i_2_n_2\,
      CO(4) => \r_tf_q_reg[addr][15]_i_2_n_3\,
      CO(3) => \r_tf_q_reg[addr][15]_i_2_n_4\,
      CO(2) => \r_tf_q_reg[addr][15]_i_2_n_5\,
      CO(1) => \r_tf_q_reg[addr][15]_i_2_n_6\,
      CO(0) => \r_tf_q_reg[addr][15]_i_2_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \^r_tf_q_reg[addr][31]_0\(10 downto 8),
      O(7 downto 0) => \r_tf_q_reg[addr][10]_0\(7 downto 0),
      S(7 downto 3) => \^r_tf_q_reg[addr][31]_0\(15 downto 11),
      S(2) => \r_tf_q[addr][15]_i_3_n_0\,
      S(1) => \r_tf_q[addr][15]_i_4_n_0\,
      S(0) => \r_tf_q[addr][15]_i_5_n_0\
    );
\r_tf_q_reg[addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(16),
      Q => \^r_tf_q_reg[addr][31]_0\(16)
    );
\r_tf_q_reg[addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(17),
      Q => \^r_tf_q_reg[addr][31]_0\(17)
    );
\r_tf_q_reg[addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(18),
      Q => \^r_tf_q_reg[addr][31]_0\(18)
    );
\r_tf_q_reg[addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(19),
      Q => \^r_tf_q_reg[addr][31]_0\(19)
    );
\r_tf_q_reg[addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(1),
      Q => \^r_tf_q_reg[addr][31]_0\(1)
    );
\r_tf_q_reg[addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(20),
      Q => \^r_tf_q_reg[addr][31]_0\(20)
    );
\r_tf_q_reg[addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(21),
      Q => \^r_tf_q_reg[addr][31]_0\(21)
    );
\r_tf_q_reg[addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(22),
      Q => \^r_tf_q_reg[addr][31]_0\(22)
    );
\r_tf_q_reg[addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(23),
      Q => \^r_tf_q_reg[addr][31]_0\(23)
    );
\r_tf_q_reg[addr][23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_tf_q_reg[addr][15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \r_tf_q_reg[addr][23]_i_2_n_0\,
      CO(6) => \r_tf_q_reg[addr][23]_i_2_n_1\,
      CO(5) => \r_tf_q_reg[addr][23]_i_2_n_2\,
      CO(4) => \r_tf_q_reg[addr][23]_i_2_n_3\,
      CO(3) => \r_tf_q_reg[addr][23]_i_2_n_4\,
      CO(2) => \r_tf_q_reg[addr][23]_i_2_n_5\,
      CO(1) => \r_tf_q_reg[addr][23]_i_2_n_6\,
      CO(0) => \r_tf_q_reg[addr][23]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \r_tf_q_reg[addr][23]_0\(7 downto 0),
      S(7 downto 0) => \^r_tf_q_reg[addr][31]_0\(23 downto 16)
    );
\r_tf_q_reg[addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(24),
      Q => \^r_tf_q_reg[addr][31]_0\(24)
    );
\r_tf_q_reg[addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(25),
      Q => \^r_tf_q_reg[addr][31]_0\(25)
    );
\r_tf_q_reg[addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(26),
      Q => \^r_tf_q_reg[addr][31]_0\(26)
    );
\r_tf_q_reg[addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(27),
      Q => \^r_tf_q_reg[addr][31]_0\(27)
    );
\r_tf_q_reg[addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(28),
      Q => \^r_tf_q_reg[addr][31]_0\(28)
    );
\r_tf_q_reg[addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(29),
      Q => \^r_tf_q_reg[addr][31]_0\(29)
    );
\r_tf_q_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(2),
      Q => \^r_tf_q_reg[addr][31]_0\(2)
    );
\r_tf_q_reg[addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(30),
      Q => \^r_tf_q_reg[addr][31]_0\(30)
    );
\r_tf_q_reg[addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(31),
      Q => \^r_tf_q_reg[addr][31]_0\(31)
    );
\r_tf_q_reg[addr][31]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_tf_q_reg[addr][23]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_r_tf_q_reg[addr][31]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \r_tf_q_reg[addr][31]_i_3_n_1\,
      CO(5) => \r_tf_q_reg[addr][31]_i_3_n_2\,
      CO(4) => \r_tf_q_reg[addr][31]_i_3_n_3\,
      CO(3) => \r_tf_q_reg[addr][31]_i_3_n_4\,
      CO(2) => \r_tf_q_reg[addr][31]_i_3_n_5\,
      CO(1) => \r_tf_q_reg[addr][31]_i_3_n_6\,
      CO(0) => \r_tf_q_reg[addr][31]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \r_tf_q_reg[addr][31]_1\(7 downto 0),
      S(7 downto 0) => \^r_tf_q_reg[addr][31]_0\(31 downto 24)
    );
\r_tf_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(3),
      Q => \^r_tf_q_reg[addr][31]_0\(3)
    );
\r_tf_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(4),
      Q => \^r_tf_q_reg[addr][31]_0\(4)
    );
\r_tf_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(5),
      Q => \^r_tf_q_reg[addr][31]_0\(5)
    );
\r_tf_q_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(6),
      Q => \^r_tf_q_reg[addr][31]_0\(6)
    );
\r_tf_q_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(7),
      Q => \^r_tf_q_reg[addr][31]_0\(7)
    );
\r_tf_q_reg[addr][7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \r_tf_q_reg[addr][7]_i_2_n_0\,
      CO(6) => \r_tf_q_reg[addr][7]_i_2_n_1\,
      CO(5) => \r_tf_q_reg[addr][7]_i_2_n_2\,
      CO(4) => \r_tf_q_reg[addr][7]_i_2_n_3\,
      CO(3) => \r_tf_q_reg[addr][7]_i_2_n_4\,
      CO(2) => \r_tf_q_reg[addr][7]_i_2_n_5\,
      CO(1) => \r_tf_q_reg[addr][7]_i_2_n_6\,
      CO(0) => \r_tf_q_reg[addr][7]_i_2_n_7\,
      DI(7 downto 0) => \^r_tf_q_reg[addr][31]_0\(7 downto 0),
      O(7 downto 0) => \r_tf_q_reg[addr][7]_0\(7 downto 0),
      S(7) => \r_tf_q[addr][7]_i_3_n_0\,
      S(6) => \r_tf_q[addr][7]_i_4_n_0\,
      S(5) => \r_tf_q[addr][7]_i_5_n_0\,
      S(4) => \r_tf_q[addr][7]_i_6_n_0\,
      S(3) => \r_tf_q[addr][7]_i_7_n_0\,
      S(2) => \r_tf_q[addr][7]_i_8_n_0\,
      S(1) => \r_tf_q[addr][7]_i_9_n_0\,
      S(0) => \r_tf_q[addr][7]_i_10_n_0\
    );
\r_tf_q_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(8),
      Q => \^r_tf_q_reg[addr][31]_0\(8)
    );
\r_tf_q_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[addr][31]_2\(9),
      Q => \^r_tf_q_reg[addr][31]_0\(9)
    );
\r_tf_q_reg[length][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(0),
      Q => \r_tf_q_reg[length_n_0_][0]\
    );
\r_tf_q_reg[length][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(10),
      Q => \r_tf_q_reg[length_n_0_][10]\
    );
\r_tf_q_reg[length][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(11),
      Q => \r_tf_q_reg[length_n_0_][11]\
    );
\r_tf_q_reg[length][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(12),
      Q => \r_tf_q_reg[length_n_0_][12]\
    );
\r_tf_q_reg[length][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(13),
      Q => \r_tf_q_reg[length_n_0_][13]\
    );
\r_tf_q_reg[length][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(14),
      Q => \r_tf_q_reg[length_n_0_][14]\
    );
\r_tf_q_reg[length][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(15),
      Q => \r_tf_q_reg[length_n_0_][15]\
    );
\r_tf_q_reg[length][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_tf_q_reg[length][7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \r_tf_q_reg[length][15]_i_2_n_0\,
      CO(6) => \r_tf_q_reg[length][15]_i_2_n_1\,
      CO(5) => \r_tf_q_reg[length][15]_i_2_n_2\,
      CO(4) => \r_tf_q_reg[length][15]_i_2_n_3\,
      CO(3) => \r_tf_q_reg[length][15]_i_2_n_4\,
      CO(2) => \r_tf_q_reg[length][15]_i_2_n_5\,
      CO(1) => \r_tf_q_reg[length][15]_i_2_n_6\,
      CO(0) => \r_tf_q_reg[length][15]_i_2_n_7\,
      DI(7) => \r_tf_q_reg[length_n_0_][15]\,
      DI(6) => \r_tf_q_reg[length_n_0_][14]\,
      DI(5) => \r_tf_q_reg[length_n_0_][13]\,
      DI(4) => \r_tf_q_reg[length_n_0_][12]\,
      DI(3) => \r_tf_q_reg[length_n_0_][11]\,
      DI(2) => \r_tf_q_reg[length_n_0_][10]\,
      DI(1) => \r_tf_q_reg[length_n_0_][9]\,
      DI(0) => \r_tf_q_reg[length_n_0_][8]\,
      O(7 downto 0) => \r_tf_q_reg[length][15]_0\(7 downto 0),
      S(7) => \r_tf_q[length][15]_i_3_n_0\,
      S(6) => \r_tf_q[length][15]_i_4_n_0\,
      S(5) => \r_tf_q[length][15]_i_5_n_0\,
      S(4) => \r_tf_q[length][15]_i_6_n_0\,
      S(3) => \r_tf_q[length][15]_i_7_n_0\,
      S(2) => \r_tf_q[length][15]_i_8_n_0\,
      S(1) => \r_tf_q[length][15]_i_9_n_0\,
      S(0) => \r_tf_q[length][15]_i_10_n_0\
    );
\r_tf_q_reg[length][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(16),
      Q => \r_tf_q_reg[length_n_0_][16]\
    );
\r_tf_q_reg[length][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(17),
      Q => \r_tf_q_reg[length_n_0_][17]\
    );
\r_tf_q_reg[length][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(18),
      Q => \r_tf_q_reg[length_n_0_][18]\
    );
\r_tf_q_reg[length][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(19),
      Q => \r_tf_q_reg[length_n_0_][19]\
    );
\r_tf_q_reg[length][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(1),
      Q => \r_tf_q_reg[length_n_0_][1]\
    );
\r_tf_q_reg[length][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(20),
      Q => \r_tf_q_reg[length_n_0_][20]\
    );
\r_tf_q_reg[length][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(21),
      Q => \r_tf_q_reg[length_n_0_][21]\
    );
\r_tf_q_reg[length][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(22),
      Q => \r_tf_q_reg[length_n_0_][22]\
    );
\r_tf_q_reg[length][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(23),
      Q => \r_tf_q_reg[length_n_0_][23]\
    );
\r_tf_q_reg[length][23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_tf_q_reg[length][15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \r_tf_q_reg[length][23]_i_2_n_0\,
      CO(6) => \r_tf_q_reg[length][23]_i_2_n_1\,
      CO(5) => \r_tf_q_reg[length][23]_i_2_n_2\,
      CO(4) => \r_tf_q_reg[length][23]_i_2_n_3\,
      CO(3) => \r_tf_q_reg[length][23]_i_2_n_4\,
      CO(2) => \r_tf_q_reg[length][23]_i_2_n_5\,
      CO(1) => \r_tf_q_reg[length][23]_i_2_n_6\,
      CO(0) => \r_tf_q_reg[length][23]_i_2_n_7\,
      DI(7) => \r_tf_q_reg[length_n_0_][23]\,
      DI(6) => \r_tf_q_reg[length_n_0_][22]\,
      DI(5) => \r_tf_q_reg[length_n_0_][21]\,
      DI(4) => \r_tf_q_reg[length_n_0_][20]\,
      DI(3) => \r_tf_q_reg[length_n_0_][19]\,
      DI(2) => \r_tf_q_reg[length_n_0_][18]\,
      DI(1) => \r_tf_q_reg[length_n_0_][17]\,
      DI(0) => \r_tf_q_reg[length_n_0_][16]\,
      O(7 downto 0) => \r_tf_q_reg[length][23]_0\(7 downto 0),
      S(7) => \r_tf_q[length][23]_i_3_n_0\,
      S(6) => \r_tf_q[length][23]_i_4_n_0\,
      S(5) => \r_tf_q[length][23]_i_5_n_0\,
      S(4) => \r_tf_q[length][23]_i_6_n_0\,
      S(3) => \r_tf_q[length][23]_i_7_n_0\,
      S(2) => \r_tf_q[length][23]_i_8_n_0\,
      S(1) => \r_tf_q[length][23]_i_9_n_0\,
      S(0) => \r_tf_q[length][23]_i_10_n_0\
    );
\r_tf_q_reg[length][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(24),
      Q => \r_tf_q_reg[length_n_0_][24]\
    );
\r_tf_q_reg[length][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(25),
      Q => \r_tf_q_reg[length_n_0_][25]\
    );
\r_tf_q_reg[length][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(26),
      Q => \r_tf_q_reg[length_n_0_][26]\
    );
\r_tf_q_reg[length][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(27),
      Q => \r_tf_q_reg[length_n_0_][27]\
    );
\r_tf_q_reg[length][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(28),
      Q => \r_tf_q_reg[length_n_0_][28]\
    );
\r_tf_q_reg[length][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(29),
      Q => \r_tf_q_reg[length_n_0_][29]\
    );
\r_tf_q_reg[length][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(2),
      Q => \r_tf_q_reg[length_n_0_][2]\
    );
\r_tf_q_reg[length][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(30),
      Q => \r_tf_q_reg[length_n_0_][30]\
    );
\r_tf_q_reg[length][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(31),
      Q => \r_tf_q_reg[length_n_0_][31]\
    );
\r_tf_q_reg[length][31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_tf_q_reg[length][23]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_r_tf_q_reg[length][31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \r_tf_q_reg[length][31]_i_2_n_1\,
      CO(5) => \r_tf_q_reg[length][31]_i_2_n_2\,
      CO(4) => \r_tf_q_reg[length][31]_i_2_n_3\,
      CO(3) => \r_tf_q_reg[length][31]_i_2_n_4\,
      CO(2) => \r_tf_q_reg[length][31]_i_2_n_5\,
      CO(1) => \r_tf_q_reg[length][31]_i_2_n_6\,
      CO(0) => \r_tf_q_reg[length][31]_i_2_n_7\,
      DI(7) => '0',
      DI(6) => \r_tf_q_reg[length_n_0_][30]\,
      DI(5) => \r_tf_q_reg[length_n_0_][29]\,
      DI(4) => \r_tf_q_reg[length_n_0_][28]\,
      DI(3) => \r_tf_q_reg[length_n_0_][27]\,
      DI(2) => \r_tf_q_reg[length_n_0_][26]\,
      DI(1) => \r_tf_q_reg[length_n_0_][25]\,
      DI(0) => \r_tf_q_reg[length_n_0_][24]\,
      O(7 downto 0) => \r_tf_q_reg[length][30]_0\(7 downto 0),
      S(7) => \r_tf_q[length][31]_i_3_n_0\,
      S(6) => \r_tf_q[length][31]_i_4_n_0\,
      S(5) => \r_tf_q[length][31]_i_5_n_0\,
      S(4) => \r_tf_q[length][31]_i_6_n_0\,
      S(3) => \r_tf_q[length][31]_i_7_n_0\,
      S(2) => \r_tf_q[length][31]_i_8_n_0\,
      S(1) => \r_tf_q[length][31]_i_9_n_0\,
      S(0) => \r_tf_q[length][31]_i_10_n_0\
    );
\r_tf_q_reg[length][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(3),
      Q => \r_tf_q_reg[length_n_0_][3]\
    );
\r_tf_q_reg[length][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(4),
      Q => \r_tf_q_reg[length_n_0_][4]\
    );
\r_tf_q_reg[length][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(5),
      Q => \r_tf_q_reg[length_n_0_][5]\
    );
\r_tf_q_reg[length][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(6),
      Q => \r_tf_q_reg[length_n_0_][6]\
    );
\r_tf_q_reg[length][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(7),
      Q => \r_tf_q_reg[length_n_0_][7]\
    );
\r_tf_q_reg[length][7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \r_tf_q_reg[length][7]_i_2_n_0\,
      CO(6) => \r_tf_q_reg[length][7]_i_2_n_1\,
      CO(5) => \r_tf_q_reg[length][7]_i_2_n_2\,
      CO(4) => \r_tf_q_reg[length][7]_i_2_n_3\,
      CO(3) => \r_tf_q_reg[length][7]_i_2_n_4\,
      CO(2) => \r_tf_q_reg[length][7]_i_2_n_5\,
      CO(1) => \r_tf_q_reg[length][7]_i_2_n_6\,
      CO(0) => \r_tf_q_reg[length][7]_i_2_n_7\,
      DI(7) => \r_tf_q_reg[length_n_0_][7]\,
      DI(6) => \r_tf_q_reg[length_n_0_][6]\,
      DI(5) => \r_tf_q_reg[length_n_0_][5]\,
      DI(4) => \r_tf_q_reg[length_n_0_][4]\,
      DI(3) => \r_tf_q_reg[length_n_0_][3]\,
      DI(2) => \r_tf_q_reg[length_n_0_][2]\,
      DI(1) => \r_tf_q_reg[length_n_0_][1]\,
      DI(0) => \r_tf_q_reg[length_n_0_][0]\,
      O(7 downto 0) => O(7 downto 0),
      S(7) => \r_tf_q[length][7]_i_3_n_0\,
      S(6) => \r_tf_q[length][7]_i_4_n_0\,
      S(5) => \r_tf_q[length][7]_i_5_n_0\,
      S(4) => \r_tf_q[length][7]_i_6_n_0\,
      S(3) => \r_tf_q[length][7]_i_7_n_0\,
      S(2) => \r_tf_q[length][7]_i_8_n_0\,
      S(1) => \r_tf_q[length][7]_i_9_n_0\,
      S(0) => \r_tf_q[length][7]_i_10_n_0\
    );
\r_tf_q_reg[length][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(8),
      Q => \r_tf_q_reg[length_n_0_][8]\
    );
\r_tf_q_reg[length][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_tf_q[addr][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \r_tf_q_reg[length][31]_0\(9),
      Q => \r_tf_q_reg[length_n_0_][9]\
    );
\r_tf_q_reg[valid]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^rst_n_0\,
      D => \r_tf_q[valid]_i_1_n_0\,
      Q => \^p_0_in__0\(0)
    );
\status_cnt_q[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^dma_regs_rsp[ready]\,
      I1 => \dma_regs_req[write]\,
      O => \gen_arbiter.gen_int_rr.rr_q_reg[0]\
    );
\status_cnt_q[1]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => axi_mst_req_b_ready_0,
      I1 => axi_mst_req_b_ready_1,
      I2 => \^co\(0),
      I3 => \r_done1_carry__0_n_0\,
      I4 => \^status_cnt_q_reg[2]\,
      I5 => \next_q_reg[0]\,
      O => \^dma_regs_rsp[ready]\
    );
\status_cnt_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^write_pointer_q0\,
      I1 => read_pointer_q0,
      O => status_cnt_n
    );
w_done1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => w_done1_carry_n_0,
      CO(6) => w_done1_carry_n_1,
      CO(5) => w_done1_carry_n_2,
      CO(4) => w_done1_carry_n_3,
      CO(3) => w_done1_carry_n_4,
      CO(2) => w_done1_carry_n_5,
      CO(1) => w_done1_carry_n_6,
      CO(0) => w_done1_carry_n_7,
      DI(7) => w_done1_carry_i_1_n_0,
      DI(6) => w_done1_carry_i_2_n_0,
      DI(5) => w_done1_carry_i_3_n_0,
      DI(4) => w_done1_carry_i_4_n_0,
      DI(3) => w_done1_carry_i_5_n_0,
      DI(2) => w_done1_carry_i_6_n_0,
      DI(1) => w_done1_carry_i_7_n_0,
      DI(0) => w_done1_carry_i_8_n_0,
      O(7 downto 0) => NLW_w_done1_carry_O_UNCONNECTED(7 downto 0),
      S(7) => w_done1_carry_i_9_n_0,
      S(6) => w_done1_carry_i_10_n_0,
      S(5) => w_done1_carry_i_11_n_0,
      S(4) => w_done1_carry_i_12_n_0,
      S(3) => w_done1_carry_i_13_n_0,
      S(2) => w_done1_carry_i_14_n_0,
      S(1) => w_done1_carry_i_15_n_0,
      S(0) => w_done1_carry_i_16_n_0
    );
\w_done1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => w_done1_carry_n_0,
      CI_TOP => '0',
      CO(7) => \^co\(0),
      CO(6) => \w_done1_carry__0_n_1\,
      CO(5) => \w_done1_carry__0_n_2\,
      CO(4) => \w_done1_carry__0_n_3\,
      CO(3) => \w_done1_carry__0_n_4\,
      CO(2) => \w_done1_carry__0_n_5\,
      CO(1) => \w_done1_carry__0_n_6\,
      CO(0) => \w_done1_carry__0_n_7\,
      DI(7) => \w_done1_carry__0_i_1_n_0\,
      DI(6) => \w_done1_carry__0_i_2_n_0\,
      DI(5) => \w_done1_carry__0_i_3_n_0\,
      DI(4) => \w_done1_carry__0_i_4_n_0\,
      DI(3) => \w_done1_carry__0_i_5_n_0\,
      DI(2) => \w_done1_carry__0_i_6_n_0\,
      DI(1) => \w_done1_carry__0_i_7_n_0\,
      DI(0) => \w_done1_carry__0_i_8_n_0\,
      O(7 downto 0) => \NLW_w_done1_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \w_done1_carry__0_i_9_n_0\,
      S(6) => \w_done1_carry__0_i_10_n_0\,
      S(5) => \w_done1_carry__0_i_11_n_0\,
      S(4) => \w_done1_carry__0_i_12_n_0\,
      S(3) => \w_done1_carry__0_i_13_n_0\,
      S(2) => \w_done1_carry__0_i_14_n_0\,
      S(1) => \w_done1_carry__0_i_15_n_0\,
      S(0) => \w_done1_carry__0_i_16_n_0\
    );
\w_done1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][31]\,
      I1 => \w_tf_q_reg[length_n_0_][30]\,
      O => \w_done1_carry__0_i_1_n_0\
    );
\w_done1_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][28]\,
      I1 => \w_tf_q_reg[length_n_0_][29]\,
      O => \w_done1_carry__0_i_10_n_0\
    );
\w_done1_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][26]\,
      I1 => \w_tf_q_reg[length_n_0_][27]\,
      O => \w_done1_carry__0_i_11_n_0\
    );
\w_done1_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][24]\,
      I1 => \w_tf_q_reg[length_n_0_][25]\,
      O => \w_done1_carry__0_i_12_n_0\
    );
\w_done1_carry__0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][22]\,
      I1 => \w_tf_q_reg[length_n_0_][23]\,
      O => \w_done1_carry__0_i_13_n_0\
    );
\w_done1_carry__0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][20]\,
      I1 => \w_tf_q_reg[length_n_0_][21]\,
      O => \w_done1_carry__0_i_14_n_0\
    );
\w_done1_carry__0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][18]\,
      I1 => \w_tf_q_reg[length_n_0_][19]\,
      O => \w_done1_carry__0_i_15_n_0\
    );
\w_done1_carry__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][16]\,
      I1 => \w_tf_q_reg[length_n_0_][17]\,
      O => \w_done1_carry__0_i_16_n_0\
    );
\w_done1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][29]\,
      I1 => \w_tf_q_reg[length_n_0_][28]\,
      O => \w_done1_carry__0_i_2_n_0\
    );
\w_done1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][27]\,
      I1 => \w_tf_q_reg[length_n_0_][26]\,
      O => \w_done1_carry__0_i_3_n_0\
    );
\w_done1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][25]\,
      I1 => \w_tf_q_reg[length_n_0_][24]\,
      O => \w_done1_carry__0_i_4_n_0\
    );
\w_done1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][23]\,
      I1 => \w_tf_q_reg[length_n_0_][22]\,
      O => \w_done1_carry__0_i_5_n_0\
    );
\w_done1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][21]\,
      I1 => \w_tf_q_reg[length_n_0_][20]\,
      O => \w_done1_carry__0_i_6_n_0\
    );
\w_done1_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][19]\,
      I1 => \w_tf_q_reg[length_n_0_][18]\,
      O => \w_done1_carry__0_i_7_n_0\
    );
\w_done1_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][17]\,
      I1 => \w_tf_q_reg[length_n_0_][16]\,
      O => \w_done1_carry__0_i_8_n_0\
    );
\w_done1_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][30]\,
      I1 => \w_tf_q_reg[length_n_0_][31]\,
      O => \w_done1_carry__0_i_9_n_0\
    );
w_done1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][15]\,
      I1 => \w_tf_q_reg[length_n_0_][14]\,
      O => w_done1_carry_i_1_n_0
    );
w_done1_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][12]\,
      I1 => \w_tf_q_reg[length_n_0_][13]\,
      O => w_done1_carry_i_10_n_0
    );
w_done1_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0E40F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(10),
      I2 => w_num_bytes_to_pb(10),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \w_tf_q_reg[length_n_0_][10]\,
      I5 => \w_tf_q_reg[length_n_0_][11]\,
      O => w_done1_carry_i_11_n_0
    );
w_done1_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00A82000AA028A"
    )
        port map (
      I0 => w_done1_carry_i_26_n_0,
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(8),
      I3 => w_num_bytes_to_pb(8),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \w_tf_q_reg[length_n_0_][8]\,
      O => w_done1_carry_i_12_n_0
    );
w_done1_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00A82000AA028A"
    )
        port map (
      I0 => w_done1_carry_i_27_n_0,
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(6),
      I3 => w_num_bytes_to_pb(6),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \w_tf_q_reg[length_n_0_][6]\,
      O => w_done1_carry_i_13_n_0
    );
w_done1_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00A82000AA028A"
    )
        port map (
      I0 => w_done1_carry_i_28_n_0,
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(4),
      I3 => w_num_bytes_to_pb(4),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \w_tf_q_reg[length_n_0_][4]\,
      O => w_done1_carry_i_14_n_0
    );
w_done1_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00A82000AA028A"
    )
        port map (
      I0 => w_done1_carry_i_29_n_0,
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(2),
      I3 => w_num_bytes_to_pb(2),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \w_tf_q_reg[length_n_0_][2]\,
      O => w_done1_carry_i_15_n_0
    );
w_done1_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00A82000AA028A"
    )
        port map (
      I0 => w_done1_carry_i_30_n_0,
      I1 => c_num_bytes_to_pb1,
      I2 => \^r_tf_q_reg[addr][31]_0\(0),
      I3 => \^q\(0),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \w_tf_q_reg[length_n_0_][0]\,
      O => w_done1_carry_i_16_n_0
    );
w_done1_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(9),
      I2 => w_num_bytes_to_pb(9),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => w_done1_carry_i_17_n_0
    );
w_done1_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(8),
      I2 => w_num_bytes_to_pb(8),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => w_done1_carry_i_18_n_0
    );
w_done1_carry_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(7),
      I2 => w_num_bytes_to_pb(7),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => w_done1_carry_i_19_n_0
    );
w_done1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][13]\,
      I1 => \w_tf_q_reg[length_n_0_][12]\,
      O => w_done1_carry_i_2_n_0
    );
w_done1_carry_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(6),
      I2 => w_num_bytes_to_pb(6),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => w_done1_carry_i_20_n_0
    );
w_done1_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(5),
      I2 => w_num_bytes_to_pb(5),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => w_done1_carry_i_21_n_0
    );
w_done1_carry_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(4),
      I2 => w_num_bytes_to_pb(4),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => w_done1_carry_i_22_n_0
    );
w_done1_carry_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(3),
      I2 => w_num_bytes_to_pb(3),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => w_done1_carry_i_23_n_0
    );
w_done1_carry_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(2),
      I2 => w_num_bytes_to_pb(2),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => w_done1_carry_i_24_n_0
    );
w_done1_carry_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => \^r_tf_q_reg[addr][31]_0\(0),
      I2 => \^q\(0),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      O => w_done1_carry_i_25_n_0
    );
w_done1_carry_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][9]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(9),
      I3 => r_num_bytes_to_pb(9),
      I4 => c_num_bytes_to_pb1,
      O => w_done1_carry_i_26_n_0
    );
w_done1_carry_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][7]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(7),
      I3 => r_num_bytes_to_pb(7),
      I4 => c_num_bytes_to_pb1,
      O => w_done1_carry_i_27_n_0
    );
w_done1_carry_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][5]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(5),
      I3 => r_num_bytes_to_pb(5),
      I4 => c_num_bytes_to_pb1,
      O => w_done1_carry_i_28_n_0
    );
w_done1_carry_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][3]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(3),
      I3 => r_num_bytes_to_pb(3),
      I4 => c_num_bytes_to_pb1,
      O => w_done1_carry_i_29_n_0
    );
w_done1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFABEFAAAAAAAA"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][11]\,
      I1 => c_num_bytes_to_pb1,
      I2 => r_num_bytes_to_pb(10),
      I3 => w_num_bytes_to_pb(10),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \w_tf_q_reg[length_n_0_][10]\,
      O => w_done1_carry_i_3_n_0
    );
w_done1_carry_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][1]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(1),
      I3 => r_num_bytes_to_pb(1),
      I4 => c_num_bytes_to_pb1,
      O => w_done1_carry_i_30_n_0
    );
w_done1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][9]\,
      I1 => w_done1_carry_i_17_n_0,
      I2 => w_done1_carry_i_18_n_0,
      I3 => \w_tf_q_reg[length_n_0_][8]\,
      O => w_done1_carry_i_4_n_0
    );
w_done1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][7]\,
      I1 => w_done1_carry_i_19_n_0,
      I2 => w_done1_carry_i_20_n_0,
      I3 => \w_tf_q_reg[length_n_0_][6]\,
      O => w_done1_carry_i_5_n_0
    );
w_done1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][5]\,
      I1 => w_done1_carry_i_21_n_0,
      I2 => w_done1_carry_i_22_n_0,
      I3 => \w_tf_q_reg[length_n_0_][4]\,
      O => w_done1_carry_i_6_n_0
    );
w_done1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][3]\,
      I1 => w_done1_carry_i_23_n_0,
      I2 => w_done1_carry_i_24_n_0,
      I3 => \w_tf_q_reg[length_n_0_][2]\,
      O => w_done1_carry_i_7_n_0
    );
w_done1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][1]\,
      I1 => \mem_q[0][tailer][1]_i_2_n_0\,
      I2 => \w_tf_q_reg[length_n_0_][0]\,
      I3 => w_done1_carry_i_25_n_0,
      O => w_done1_carry_i_8_n_0
    );
w_done1_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][14]\,
      I1 => \w_tf_q_reg[length_n_0_][15]\,
      O => w_done1_carry_i_9_n_0
    );
\w_req_o[aw_req][len]0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \w_req_o[aw_req][len]0_carry_n_0\,
      CO(6) => \w_req_o[aw_req][len]0_carry_n_1\,
      CO(5) => \w_req_o[aw_req][len]0_carry_n_2\,
      CO(4) => \w_req_o[aw_req][len]0_carry_n_3\,
      CO(3) => \w_req_o[aw_req][len]0_carry_n_4\,
      CO(2) => \w_req_o[aw_req][len]0_carry_n_5\,
      CO(1) => \w_req_o[aw_req][len]0_carry_n_6\,
      CO(0) => \w_req_o[aw_req][len]0_carry_n_7\,
      DI(7) => \w_req_o[aw_req][len]0_carry_i_1_n_0\,
      DI(6) => \w_req_o[aw_req][len]0_carry_i_2_n_0\,
      DI(5) => \w_req_o[aw_req][len]0_carry_i_3_n_0\,
      DI(4) => \w_req_o[aw_req][len]0_carry_i_4_n_0\,
      DI(3) => \w_req_o[aw_req][len]0_carry_i_5_n_0\,
      DI(2) => \w_req_o[aw_req][len]0_carry_i_6_n_0\,
      DI(1) => \w_req_o[aw_req][len]0_carry_i_7_n_0\,
      DI(0) => \w_req_o[aw_req][len]0_carry_i_8_n_0\,
      O(7 downto 2) => \^opt_tf_q_reg[decouple_rw]_1\(5 downto 0),
      O(1 downto 0) => \NLW_w_req_o[aw_req][len]0_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \w_req_o[aw_req][len]0_carry_i_9_n_0\,
      S(6) => \w_req_o[aw_req][len]0_carry_i_10_n_0\,
      S(5) => \w_req_o[aw_req][len]0_carry_i_11_n_0\,
      S(4) => \w_req_o[aw_req][len]0_carry_i_12_n_0\,
      S(3) => \w_req_o[aw_req][len]0_carry_i_13_n_0\,
      S(2) => \w_req_o[aw_req][len]0_carry_i_14_n_0\,
      S(1) => \w_req_o[aw_req][len]0_carry_i_15_n_0\,
      S(0) => \w_req_o[aw_req][len]0_carry_i_16_n_0\
    );
\w_req_o[aw_req][len]0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \w_req_o[aw_req][len]0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_w_req_o[aw_req][len]0_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \w_req_o[aw_req][len]0_carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \w_req_o[aw_req][len]0_carry__0_i_1_n_0\,
      O(7 downto 2) => \NLW_w_req_o[aw_req][len]0_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => \^opt_tf_q_reg[decouple_rw]_1\(7 downto 6),
      S(7 downto 2) => B"000000",
      S(1) => \w_req_o[aw_req][len]0_carry__0_i_2_n_0\,
      S(0) => \w_req_o[aw_req][len]0_carry__0_i_3_n_0\
    );
\w_req_o[aw_req][len]0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1B00000F1BFFFF"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(8),
      I2 => w_num_bytes_to_pb(8),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \^co\(0),
      I5 => \w_tf_q_reg[length_n_0_][8]\,
      O => \w_req_o[aw_req][len]0_carry__0_i_1_n_0\
    );
\w_req_o[aw_req][len]0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][8]\,
      I1 => w_done1_carry_i_18_n_0,
      I2 => \w_tf_q_reg[length_n_0_][9]\,
      I3 => \^co\(0),
      I4 => w_done1_carry_i_17_n_0,
      O => \w_req_o[aw_req][len]0_carry__0_i_2_n_0\
    );
\w_req_o[aw_req][len]0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][7]\,
      I1 => w_done1_carry_i_19_n_0,
      I2 => \w_tf_q_reg[length_n_0_][8]\,
      I3 => \^co\(0),
      I4 => w_done1_carry_i_18_n_0,
      O => \w_req_o[aw_req][len]0_carry__0_i_3_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1B00000F1BFFFF"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(7),
      I2 => w_num_bytes_to_pb(7),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \^co\(0),
      I5 => \w_tf_q_reg[length_n_0_][7]\,
      O => \w_req_o[aw_req][len]0_carry_i_1_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][5]\,
      I1 => w_done1_carry_i_21_n_0,
      I2 => \w_tf_q_reg[length_n_0_][6]\,
      I3 => \^co\(0),
      I4 => w_done1_carry_i_20_n_0,
      O => \w_req_o[aw_req][len]0_carry_i_10_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][4]\,
      I1 => w_done1_carry_i_22_n_0,
      I2 => \w_tf_q_reg[length_n_0_][5]\,
      I3 => \^co\(0),
      I4 => w_done1_carry_i_21_n_0,
      O => \w_req_o[aw_req][len]0_carry_i_11_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][3]\,
      I1 => w_done1_carry_i_23_n_0,
      I2 => \w_tf_q_reg[length_n_0_][4]\,
      I3 => \^co\(0),
      I4 => w_done1_carry_i_22_n_0,
      O => \w_req_o[aw_req][len]0_carry_i_12_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][2]\,
      I1 => w_done1_carry_i_24_n_0,
      I2 => \w_tf_q_reg[length_n_0_][3]\,
      I3 => \^co\(0),
      I4 => w_done1_carry_i_23_n_0,
      O => \w_req_o[aw_req][len]0_carry_i_13_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDA05F2222A05F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \mem_q[0][tailer][1]_i_2_n_0\,
      I2 => \w_tf_q_reg[length_n_0_][1]\,
      I3 => \w_tf_q_reg[length_n_0_][2]\,
      I4 => \^co\(0),
      I5 => w_done1_carry_i_24_n_0,
      O => \w_req_o[aw_req][len]0_carry_i_14_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EEE1E11E111E1EE"
    )
        port map (
      I0 => w_num_bytes(0),
      I1 => \^q\(0),
      I2 => \mem_q[0][tailer][1]_i_2_n_0\,
      I3 => \^co\(0),
      I4 => \w_tf_q_reg[length_n_0_][1]\,
      I5 => \^q\(1),
      O => \w_req_o[aw_req][len]0_carry_i_15_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111D22222E22"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][0]\,
      I1 => \^co\(0),
      I2 => c_num_bytes_to_pb1,
      I3 => \^r_tf_q_reg[addr][31]_0\(0),
      I4 => \^opt_tf_q_reg[decouple_rw]_0\,
      I5 => \^q\(0),
      O => \w_req_o[aw_req][len]0_carry_i_16_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1B00000F1BFFFF"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(6),
      I2 => w_num_bytes_to_pb(6),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \^co\(0),
      I5 => \w_tf_q_reg[length_n_0_][6]\,
      O => \w_req_o[aw_req][len]0_carry_i_2_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1B00000F1BFFFF"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(5),
      I2 => w_num_bytes_to_pb(5),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \^co\(0),
      I5 => \w_tf_q_reg[length_n_0_][5]\,
      O => \w_req_o[aw_req][len]0_carry_i_3_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1B00000F1BFFFF"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(4),
      I2 => w_num_bytes_to_pb(4),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \^co\(0),
      I5 => \w_tf_q_reg[length_n_0_][4]\,
      O => \w_req_o[aw_req][len]0_carry_i_4_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1B00000F1BFFFF"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(3),
      I2 => w_num_bytes_to_pb(3),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \^co\(0),
      I5 => \w_tf_q_reg[length_n_0_][3]\,
      O => \w_req_o[aw_req][len]0_carry_i_5_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1B00000F1BFFFF"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(2),
      I2 => w_num_bytes_to_pb(2),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \^co\(0),
      I5 => \w_tf_q_reg[length_n_0_][2]\,
      O => \w_req_o[aw_req][len]0_carry_i_6_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A656"
    )
        port map (
      I0 => \^q\(1),
      I1 => \w_tf_q_reg[length_n_0_][1]\,
      I2 => \^co\(0),
      I3 => \mem_q[0][tailer][1]_i_2_n_0\,
      O => \w_req_o[aw_req][len]0_carry_i_7_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEDAAAAFFED5555"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => \^r_tf_q_reg[addr][31]_0\(0),
      I3 => c_num_bytes_to_pb1,
      I4 => \^co\(0),
      I5 => \w_tf_q_reg[length_n_0_][0]\,
      O => \w_req_o[aw_req][len]0_carry_i_8_n_0\
    );
\w_req_o[aw_req][len]0_carry_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][6]\,
      I1 => w_done1_carry_i_20_n_0,
      I2 => \w_tf_q_reg[length_n_0_][7]\,
      I3 => \^co\(0),
      I4 => w_done1_carry_i_19_n_0,
      O => \w_req_o[aw_req][len]0_carry_i_9_n_0\
    );
\w_tf_q[addr][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A596A"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(10),
      I3 => r_num_bytes_to_pb(10),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][15]_i_3_n_0\
    );
\w_tf_q[addr][15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A596A"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(9),
      I3 => r_num_bytes_to_pb(9),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][15]_i_4_n_0\
    );
\w_tf_q[addr][15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A596A"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(8),
      I3 => r_num_bytes_to_pb(8),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][15]_i_5_n_0\
    );
\w_tf_q[addr][7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^opt_tf_q_reg[decouple_rw]_0\,
      I1 => \^q\(0),
      I2 => \^r_tf_q_reg[addr][31]_0\(0),
      I3 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][7]_i_10_n_0\
    );
\w_tf_q[addr][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A596A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(7),
      I3 => r_num_bytes_to_pb(7),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][7]_i_3_n_0\
    );
\w_tf_q[addr][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A596A"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(6),
      I3 => r_num_bytes_to_pb(6),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][7]_i_4_n_0\
    );
\w_tf_q[addr][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A596A"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(5),
      I3 => r_num_bytes_to_pb(5),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][7]_i_5_n_0\
    );
\w_tf_q[addr][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A596A"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(4),
      I3 => r_num_bytes_to_pb(4),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][7]_i_6_n_0\
    );
\w_tf_q[addr][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A596A"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(3),
      I3 => r_num_bytes_to_pb(3),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][7]_i_7_n_0\
    );
\w_tf_q[addr][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A596A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(2),
      I3 => r_num_bytes_to_pb(2),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][7]_i_8_n_0\
    );
\w_tf_q[addr][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A596A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(1),
      I3 => r_num_bytes_to_pb(1),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[addr][7]_i_9_n_0\
    );
\w_tf_q[length][15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E40F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(8),
      I2 => w_num_bytes_to_pb(8),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \w_tf_q_reg[length_n_0_][8]\,
      O => \w_tf_q[length][15]_i_10_n_0\
    );
\w_tf_q[length][15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][15]\,
      O => \w_tf_q[length][15]_i_3_n_0\
    );
\w_tf_q[length][15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][14]\,
      O => \w_tf_q[length][15]_i_4_n_0\
    );
\w_tf_q[length][15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][13]\,
      O => \w_tf_q[length][15]_i_5_n_0\
    );
\w_tf_q[length][15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][12]\,
      O => \w_tf_q[length][15]_i_6_n_0\
    );
\w_tf_q[length][15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][11]\,
      O => \w_tf_q[length][15]_i_7_n_0\
    );
\w_tf_q[length][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][10]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(10),
      I3 => r_num_bytes_to_pb(10),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[length][15]_i_8_n_0\
    );
\w_tf_q[length][15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][9]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(9),
      I3 => r_num_bytes_to_pb(9),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[length][15]_i_9_n_0\
    );
\w_tf_q[length][23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][16]\,
      O => \w_tf_q[length][23]_i_10_n_0\
    );
\w_tf_q[length][23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][23]\,
      O => \w_tf_q[length][23]_i_3_n_0\
    );
\w_tf_q[length][23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][22]\,
      O => \w_tf_q[length][23]_i_4_n_0\
    );
\w_tf_q[length][23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][21]\,
      O => \w_tf_q[length][23]_i_5_n_0\
    );
\w_tf_q[length][23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][20]\,
      O => \w_tf_q[length][23]_i_6_n_0\
    );
\w_tf_q[length][23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][19]\,
      O => \w_tf_q[length][23]_i_7_n_0\
    );
\w_tf_q[length][23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][18]\,
      O => \w_tf_q[length][23]_i_8_n_0\
    );
\w_tf_q[length][23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][17]\,
      O => \w_tf_q[length][23]_i_9_n_0\
    );
\w_tf_q[length][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => \w_tf_q_reg[addr][0]_0\,
      I1 => \^status_cnt_q_reg[1]\,
      I2 => \^co\(0),
      I3 => \write_pointer_q_reg[0]_0\,
      O => \w_tf_q[length][31]_i_1_n_0\
    );
\w_tf_q[length][31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][26]\,
      O => \w_tf_q[length][31]_i_10_n_0\
    );
\w_tf_q[length][31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][25]\,
      O => \w_tf_q[length][31]_i_11_n_0\
    );
\w_tf_q[length][31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][24]\,
      O => \w_tf_q[length][31]_i_12_n_0\
    );
\w_tf_q[length][31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][31]\,
      O => \w_tf_q[length][31]_i_5_n_0\
    );
\w_tf_q[length][31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][30]\,
      O => \w_tf_q[length][31]_i_6_n_0\
    );
\w_tf_q[length][31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][29]\,
      O => \w_tf_q[length][31]_i_7_n_0\
    );
\w_tf_q[length][31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][28]\,
      O => \w_tf_q[length][31]_i_8_n_0\
    );
\w_tf_q[length][31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][27]\,
      O => \w_tf_q[length][31]_i_9_n_0\
    );
\w_tf_q[length][7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][0]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => \^q\(0),
      I3 => \^r_tf_q_reg[addr][31]_0\(0),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[length][7]_i_10_n_0\
    );
\w_tf_q[length][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][7]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(7),
      I3 => r_num_bytes_to_pb(7),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[length][7]_i_3_n_0\
    );
\w_tf_q[length][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E40F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(6),
      I2 => w_num_bytes_to_pb(6),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \w_tf_q_reg[length_n_0_][6]\,
      O => \w_tf_q[length][7]_i_4_n_0\
    );
\w_tf_q[length][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][5]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(5),
      I3 => r_num_bytes_to_pb(5),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[length][7]_i_5_n_0\
    );
\w_tf_q[length][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E40F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(4),
      I2 => w_num_bytes_to_pb(4),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \w_tf_q_reg[length_n_0_][4]\,
      O => \w_tf_q[length][7]_i_6_n_0\
    );
\w_tf_q[length][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][3]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(3),
      I3 => r_num_bytes_to_pb(3),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[length][7]_i_7_n_0\
    );
\w_tf_q[length][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E40F1B"
    )
        port map (
      I0 => c_num_bytes_to_pb1,
      I1 => r_num_bytes_to_pb(2),
      I2 => w_num_bytes_to_pb(2),
      I3 => \^opt_tf_q_reg[decouple_rw]_0\,
      I4 => \w_tf_q_reg[length_n_0_][2]\,
      O => \w_tf_q[length][7]_i_8_n_0\
    );
\w_tf_q[length][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A695"
    )
        port map (
      I0 => \w_tf_q_reg[length_n_0_][1]\,
      I1 => \^opt_tf_q_reg[decouple_rw]_0\,
      I2 => w_num_bytes_to_pb(1),
      I3 => r_num_bytes_to_pb(1),
      I4 => c_num_bytes_to_pb1,
      O => \w_tf_q[length][7]_i_9_n_0\
    );
\w_tf_q[valid]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10001"
    )
        port map (
      I0 => \w_tf_q_reg[addr][0]_0\,
      I1 => \^status_cnt_q_reg[1]\,
      I2 => \^co\(0),
      I3 => \write_pointer_q_reg[0]_0\,
      I4 => \^w_tf_q_reg[valid]_0\(0),
      O => \w_tf_q[valid]_i_1_n_0\
    );
\w_tf_q_reg[addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(0),
      Q => \^q\(0)
    );
\w_tf_q_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(10),
      Q => \^q\(10)
    );
\w_tf_q_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(11),
      Q => \^q\(11)
    );
\w_tf_q_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(12),
      Q => \^q\(12)
    );
\w_tf_q_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(13),
      Q => \^q\(13)
    );
\w_tf_q_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(14),
      Q => \^q\(14)
    );
\w_tf_q_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(15),
      Q => \^q\(15)
    );
\w_tf_q_reg[addr][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \w_tf_q_reg[addr][7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \w_tf_q_reg[addr][15]_i_2_n_0\,
      CO(6) => \w_tf_q_reg[addr][15]_i_2_n_1\,
      CO(5) => \w_tf_q_reg[addr][15]_i_2_n_2\,
      CO(4) => \w_tf_q_reg[addr][15]_i_2_n_3\,
      CO(3) => \w_tf_q_reg[addr][15]_i_2_n_4\,
      CO(2) => \w_tf_q_reg[addr][15]_i_2_n_5\,
      CO(1) => \w_tf_q_reg[addr][15]_i_2_n_6\,
      CO(0) => \w_tf_q_reg[addr][15]_i_2_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \^q\(10 downto 8),
      O(7 downto 0) => \w_tf_q_reg[addr][10]_0\(7 downto 0),
      S(7 downto 3) => \^q\(15 downto 11),
      S(2) => \w_tf_q[addr][15]_i_3_n_0\,
      S(1) => \w_tf_q[addr][15]_i_4_n_0\,
      S(0) => \w_tf_q[addr][15]_i_5_n_0\
    );
\w_tf_q_reg[addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(16),
      Q => \^q\(16)
    );
\w_tf_q_reg[addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(17),
      Q => \^q\(17)
    );
\w_tf_q_reg[addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(18),
      Q => \^q\(18)
    );
\w_tf_q_reg[addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(19),
      Q => \^q\(19)
    );
\w_tf_q_reg[addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(1),
      Q => \^q\(1)
    );
\w_tf_q_reg[addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(20),
      Q => \^q\(20)
    );
\w_tf_q_reg[addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(21),
      Q => \^q\(21)
    );
\w_tf_q_reg[addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(22),
      Q => \^q\(22)
    );
\w_tf_q_reg[addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(23),
      Q => \^q\(23)
    );
\w_tf_q_reg[addr][23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \w_tf_q_reg[addr][15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \w_tf_q_reg[addr][23]_i_2_n_0\,
      CO(6) => \w_tf_q_reg[addr][23]_i_2_n_1\,
      CO(5) => \w_tf_q_reg[addr][23]_i_2_n_2\,
      CO(4) => \w_tf_q_reg[addr][23]_i_2_n_3\,
      CO(3) => \w_tf_q_reg[addr][23]_i_2_n_4\,
      CO(2) => \w_tf_q_reg[addr][23]_i_2_n_5\,
      CO(1) => \w_tf_q_reg[addr][23]_i_2_n_6\,
      CO(0) => \w_tf_q_reg[addr][23]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \w_tf_q_reg[addr][23]_0\(7 downto 0),
      S(7 downto 0) => \^q\(23 downto 16)
    );
\w_tf_q_reg[addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(24),
      Q => \^q\(24)
    );
\w_tf_q_reg[addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(25),
      Q => \^q\(25)
    );
\w_tf_q_reg[addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(26),
      Q => \^q\(26)
    );
\w_tf_q_reg[addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(27),
      Q => \^q\(27)
    );
\w_tf_q_reg[addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(28),
      Q => \^q\(28)
    );
\w_tf_q_reg[addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(29),
      Q => \^q\(29)
    );
\w_tf_q_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(2),
      Q => \^q\(2)
    );
\w_tf_q_reg[addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(30),
      Q => \^q\(30)
    );
\w_tf_q_reg[addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(31),
      Q => \^q\(31)
    );
\w_tf_q_reg[addr][31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \w_tf_q_reg[addr][23]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_w_tf_q_reg[addr][31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \w_tf_q_reg[addr][31]_i_2_n_1\,
      CO(5) => \w_tf_q_reg[addr][31]_i_2_n_2\,
      CO(4) => \w_tf_q_reg[addr][31]_i_2_n_3\,
      CO(3) => \w_tf_q_reg[addr][31]_i_2_n_4\,
      CO(2) => \w_tf_q_reg[addr][31]_i_2_n_5\,
      CO(1) => \w_tf_q_reg[addr][31]_i_2_n_6\,
      CO(0) => \w_tf_q_reg[addr][31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \w_tf_q_reg[addr][31]_0\(7 downto 0),
      S(7 downto 0) => \^q\(31 downto 24)
    );
\w_tf_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(3),
      Q => \^q\(3)
    );
\w_tf_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(4),
      Q => \^q\(4)
    );
\w_tf_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(5),
      Q => \^q\(5)
    );
\w_tf_q_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(6),
      Q => \^q\(6)
    );
\w_tf_q_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(7),
      Q => \^q\(7)
    );
\w_tf_q_reg[addr][7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \w_tf_q_reg[addr][7]_i_2_n_0\,
      CO(6) => \w_tf_q_reg[addr][7]_i_2_n_1\,
      CO(5) => \w_tf_q_reg[addr][7]_i_2_n_2\,
      CO(4) => \w_tf_q_reg[addr][7]_i_2_n_3\,
      CO(3) => \w_tf_q_reg[addr][7]_i_2_n_4\,
      CO(2) => \w_tf_q_reg[addr][7]_i_2_n_5\,
      CO(1) => \w_tf_q_reg[addr][7]_i_2_n_6\,
      CO(0) => \w_tf_q_reg[addr][7]_i_2_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => \w_tf_q_reg[addr][7]_0\(7 downto 0),
      S(7) => \w_tf_q[addr][7]_i_3_n_0\,
      S(6) => \w_tf_q[addr][7]_i_4_n_0\,
      S(5) => \w_tf_q[addr][7]_i_5_n_0\,
      S(4) => \w_tf_q[addr][7]_i_6_n_0\,
      S(3) => \w_tf_q[addr][7]_i_7_n_0\,
      S(2) => \w_tf_q[addr][7]_i_8_n_0\,
      S(1) => \w_tf_q[addr][7]_i_9_n_0\,
      S(0) => \w_tf_q[addr][7]_i_10_n_0\
    );
\w_tf_q_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(8),
      Q => \^q\(8)
    );
\w_tf_q_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[addr][31]_1\(9),
      Q => \^q\(9)
    );
\w_tf_q_reg[length][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(0),
      Q => \w_tf_q_reg[length_n_0_][0]\
    );
\w_tf_q_reg[length][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(10),
      Q => \w_tf_q_reg[length_n_0_][10]\
    );
\w_tf_q_reg[length][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(11),
      Q => \w_tf_q_reg[length_n_0_][11]\
    );
\w_tf_q_reg[length][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(12),
      Q => \w_tf_q_reg[length_n_0_][12]\
    );
\w_tf_q_reg[length][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(13),
      Q => \w_tf_q_reg[length_n_0_][13]\
    );
\w_tf_q_reg[length][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(14),
      Q => \w_tf_q_reg[length_n_0_][14]\
    );
\w_tf_q_reg[length][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(15),
      Q => \w_tf_q_reg[length_n_0_][15]\
    );
\w_tf_q_reg[length][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \w_tf_q_reg[length][7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \w_tf_q_reg[length][15]_i_2_n_0\,
      CO(6) => \w_tf_q_reg[length][15]_i_2_n_1\,
      CO(5) => \w_tf_q_reg[length][15]_i_2_n_2\,
      CO(4) => \w_tf_q_reg[length][15]_i_2_n_3\,
      CO(3) => \w_tf_q_reg[length][15]_i_2_n_4\,
      CO(2) => \w_tf_q_reg[length][15]_i_2_n_5\,
      CO(1) => \w_tf_q_reg[length][15]_i_2_n_6\,
      CO(0) => \w_tf_q_reg[length][15]_i_2_n_7\,
      DI(7) => \w_tf_q_reg[length_n_0_][15]\,
      DI(6) => \w_tf_q_reg[length_n_0_][14]\,
      DI(5) => \w_tf_q_reg[length_n_0_][13]\,
      DI(4) => \w_tf_q_reg[length_n_0_][12]\,
      DI(3) => \w_tf_q_reg[length_n_0_][11]\,
      DI(2) => \w_tf_q_reg[length_n_0_][10]\,
      DI(1) => \w_tf_q_reg[length_n_0_][9]\,
      DI(0) => \w_tf_q_reg[length_n_0_][8]\,
      O(7 downto 0) => p_0_in(15 downto 8),
      S(7) => \w_tf_q[length][15]_i_3_n_0\,
      S(6) => \w_tf_q[length][15]_i_4_n_0\,
      S(5) => \w_tf_q[length][15]_i_5_n_0\,
      S(4) => \w_tf_q[length][15]_i_6_n_0\,
      S(3) => \w_tf_q[length][15]_i_7_n_0\,
      S(2) => \w_tf_q[length][15]_i_8_n_0\,
      S(1) => \w_tf_q[length][15]_i_9_n_0\,
      S(0) => \w_tf_q[length][15]_i_10_n_0\
    );
\w_tf_q_reg[length][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(16),
      Q => \w_tf_q_reg[length_n_0_][16]\
    );
\w_tf_q_reg[length][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(17),
      Q => \w_tf_q_reg[length_n_0_][17]\
    );
\w_tf_q_reg[length][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(18),
      Q => \w_tf_q_reg[length_n_0_][18]\
    );
\w_tf_q_reg[length][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(19),
      Q => \w_tf_q_reg[length_n_0_][19]\
    );
\w_tf_q_reg[length][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(1),
      Q => \w_tf_q_reg[length_n_0_][1]\
    );
\w_tf_q_reg[length][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(20),
      Q => \w_tf_q_reg[length_n_0_][20]\
    );
\w_tf_q_reg[length][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(21),
      Q => \w_tf_q_reg[length_n_0_][21]\
    );
\w_tf_q_reg[length][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(22),
      Q => \w_tf_q_reg[length_n_0_][22]\
    );
\w_tf_q_reg[length][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(23),
      Q => \w_tf_q_reg[length_n_0_][23]\
    );
\w_tf_q_reg[length][23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \w_tf_q_reg[length][15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \w_tf_q_reg[length][23]_i_2_n_0\,
      CO(6) => \w_tf_q_reg[length][23]_i_2_n_1\,
      CO(5) => \w_tf_q_reg[length][23]_i_2_n_2\,
      CO(4) => \w_tf_q_reg[length][23]_i_2_n_3\,
      CO(3) => \w_tf_q_reg[length][23]_i_2_n_4\,
      CO(2) => \w_tf_q_reg[length][23]_i_2_n_5\,
      CO(1) => \w_tf_q_reg[length][23]_i_2_n_6\,
      CO(0) => \w_tf_q_reg[length][23]_i_2_n_7\,
      DI(7) => \w_tf_q_reg[length_n_0_][23]\,
      DI(6) => \w_tf_q_reg[length_n_0_][22]\,
      DI(5) => \w_tf_q_reg[length_n_0_][21]\,
      DI(4) => \w_tf_q_reg[length_n_0_][20]\,
      DI(3) => \w_tf_q_reg[length_n_0_][19]\,
      DI(2) => \w_tf_q_reg[length_n_0_][18]\,
      DI(1) => \w_tf_q_reg[length_n_0_][17]\,
      DI(0) => \w_tf_q_reg[length_n_0_][16]\,
      O(7 downto 0) => p_0_in(23 downto 16),
      S(7) => \w_tf_q[length][23]_i_3_n_0\,
      S(6) => \w_tf_q[length][23]_i_4_n_0\,
      S(5) => \w_tf_q[length][23]_i_5_n_0\,
      S(4) => \w_tf_q[length][23]_i_6_n_0\,
      S(3) => \w_tf_q[length][23]_i_7_n_0\,
      S(2) => \w_tf_q[length][23]_i_8_n_0\,
      S(1) => \w_tf_q[length][23]_i_9_n_0\,
      S(0) => \w_tf_q[length][23]_i_10_n_0\
    );
\w_tf_q_reg[length][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(24),
      Q => \w_tf_q_reg[length_n_0_][24]\
    );
\w_tf_q_reg[length][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(25),
      Q => \w_tf_q_reg[length_n_0_][25]\
    );
\w_tf_q_reg[length][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(26),
      Q => \w_tf_q_reg[length_n_0_][26]\
    );
\w_tf_q_reg[length][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(27),
      Q => \w_tf_q_reg[length_n_0_][27]\
    );
\w_tf_q_reg[length][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(28),
      Q => \w_tf_q_reg[length_n_0_][28]\
    );
\w_tf_q_reg[length][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(29),
      Q => \w_tf_q_reg[length_n_0_][29]\
    );
\w_tf_q_reg[length][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(2),
      Q => \w_tf_q_reg[length_n_0_][2]\
    );
\w_tf_q_reg[length][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(30),
      Q => \w_tf_q_reg[length_n_0_][30]\
    );
\w_tf_q_reg[length][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(31),
      Q => \w_tf_q_reg[length_n_0_][31]\
    );
\w_tf_q_reg[length][31]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \w_tf_q_reg[length][23]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_w_tf_q_reg[length][31]_i_4_CO_UNCONNECTED\(7),
      CO(6) => \w_tf_q_reg[length][31]_i_4_n_1\,
      CO(5) => \w_tf_q_reg[length][31]_i_4_n_2\,
      CO(4) => \w_tf_q_reg[length][31]_i_4_n_3\,
      CO(3) => \w_tf_q_reg[length][31]_i_4_n_4\,
      CO(2) => \w_tf_q_reg[length][31]_i_4_n_5\,
      CO(1) => \w_tf_q_reg[length][31]_i_4_n_6\,
      CO(0) => \w_tf_q_reg[length][31]_i_4_n_7\,
      DI(7) => '0',
      DI(6) => \w_tf_q_reg[length_n_0_][30]\,
      DI(5) => \w_tf_q_reg[length_n_0_][29]\,
      DI(4) => \w_tf_q_reg[length_n_0_][28]\,
      DI(3) => \w_tf_q_reg[length_n_0_][27]\,
      DI(2) => \w_tf_q_reg[length_n_0_][26]\,
      DI(1) => \w_tf_q_reg[length_n_0_][25]\,
      DI(0) => \w_tf_q_reg[length_n_0_][24]\,
      O(7 downto 0) => p_0_in(31 downto 24),
      S(7) => \w_tf_q[length][31]_i_5_n_0\,
      S(6) => \w_tf_q[length][31]_i_6_n_0\,
      S(5) => \w_tf_q[length][31]_i_7_n_0\,
      S(4) => \w_tf_q[length][31]_i_8_n_0\,
      S(3) => \w_tf_q[length][31]_i_9_n_0\,
      S(2) => \w_tf_q[length][31]_i_10_n_0\,
      S(1) => \w_tf_q[length][31]_i_11_n_0\,
      S(0) => \w_tf_q[length][31]_i_12_n_0\
    );
\w_tf_q_reg[length][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(3),
      Q => \w_tf_q_reg[length_n_0_][3]\
    );
\w_tf_q_reg[length][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(4),
      Q => \w_tf_q_reg[length_n_0_][4]\
    );
\w_tf_q_reg[length][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(5),
      Q => \w_tf_q_reg[length_n_0_][5]\
    );
\w_tf_q_reg[length][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(6),
      Q => \w_tf_q_reg[length_n_0_][6]\
    );
\w_tf_q_reg[length][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(7),
      Q => \w_tf_q_reg[length_n_0_][7]\
    );
\w_tf_q_reg[length][7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \w_tf_q_reg[length][7]_i_2_n_0\,
      CO(6) => \w_tf_q_reg[length][7]_i_2_n_1\,
      CO(5) => \w_tf_q_reg[length][7]_i_2_n_2\,
      CO(4) => \w_tf_q_reg[length][7]_i_2_n_3\,
      CO(3) => \w_tf_q_reg[length][7]_i_2_n_4\,
      CO(2) => \w_tf_q_reg[length][7]_i_2_n_5\,
      CO(1) => \w_tf_q_reg[length][7]_i_2_n_6\,
      CO(0) => \w_tf_q_reg[length][7]_i_2_n_7\,
      DI(7) => \w_tf_q_reg[length_n_0_][7]\,
      DI(6) => \w_tf_q_reg[length_n_0_][6]\,
      DI(5) => \w_tf_q_reg[length_n_0_][5]\,
      DI(4) => \w_tf_q_reg[length_n_0_][4]\,
      DI(3) => \w_tf_q_reg[length_n_0_][3]\,
      DI(2) => \w_tf_q_reg[length_n_0_][2]\,
      DI(1) => \w_tf_q_reg[length_n_0_][1]\,
      DI(0) => \w_tf_q_reg[length_n_0_][0]\,
      O(7 downto 0) => p_0_in(7 downto 0),
      S(7) => \w_tf_q[length][7]_i_3_n_0\,
      S(6) => \w_tf_q[length][7]_i_4_n_0\,
      S(5) => \w_tf_q[length][7]_i_5_n_0\,
      S(4) => \w_tf_q[length][7]_i_6_n_0\,
      S(3) => \w_tf_q[length][7]_i_7_n_0\,
      S(2) => \w_tf_q[length][7]_i_8_n_0\,
      S(1) => \w_tf_q[length][7]_i_9_n_0\,
      S(0) => \w_tf_q[length][7]_i_10_n_0\
    );
\w_tf_q_reg[length][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(8),
      Q => \w_tf_q_reg[length_n_0_][8]\
    );
\w_tf_q_reg[length][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_tf_q[length][31]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \w_tf_q_reg[length][31]_0\(9),
      Q => \w_tf_q_reg[length_n_0_][9]\
    );
\w_tf_q_reg[valid]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^rst_n_0\,
      D => \w_tf_q[valid]_i_1_n_0\,
      Q => \^w_tf_q_reg[valid]_0\(0)
    );
\write_pointer_q[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_tf_q_reg[valid]_0\(0),
      I1 => \write_pointer_q_reg[0]_0\,
      O => \^write_pointer_q0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_transfer_id_gen is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \completed_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    be_valid : in STD_LOGIC;
    \completed_q_reg[0]_0\ : in STD_LOGIC;
    \completed_q_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \completed_q_reg[63]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_transfer_id_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_transfer_id_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal completed_d : STD_LOGIC;
  signal \completed_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[10]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[11]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[12]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[13]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[14]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[16]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[17]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[18]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[19]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[20]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[21]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[22]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[23]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[24]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[25]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[26]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[27]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[28]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[29]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[30]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[31]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[32]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[33]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[34]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[35]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[36]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[37]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[38]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[39]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[40]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[41]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[42]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[43]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[44]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[45]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[46]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[47]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[48]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[49]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[50]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[51]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[52]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[53]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[54]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[55]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[56]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[57]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[58]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[59]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[60]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[61]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[62]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_10_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_11_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_12_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_13_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_14_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_15_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_16_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_17_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_18_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_19_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_20_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_21_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_2_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_4_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_5_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_6_n_0\ : STD_LOGIC;
  signal \completed_q[63]_i_9_n_0\ : STD_LOGIC;
  signal \completed_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q[9]_i_1_n_0\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_13\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_14\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \completed_q_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_10\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_11\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_12\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_13\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_14\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_15\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \completed_q_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \^completed_q_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \completed_q_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_10\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_11\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_12\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_13\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_14\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_15\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_7\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_8\ : STD_LOGIC;
  signal \completed_q_reg[32]_i_2_n_9\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_1\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_10\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_11\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_12\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_13\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_14\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_15\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_2\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_7\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_8\ : STD_LOGIC;
  signal \completed_q_reg[40]_i_2_n_9\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_1\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_10\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_11\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_12\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_13\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_14\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_15\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_2\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_7\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_8\ : STD_LOGIC;
  signal \completed_q_reg[48]_i_2_n_9\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_1\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_10\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_11\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_12\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_13\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_14\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_15\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_2\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_7\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_8\ : STD_LOGIC;
  signal \completed_q_reg[56]_i_2_n_9\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_10\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_11\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_12\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_13\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_14\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_15\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_2\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_3\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_4\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_5\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_6\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_7\ : STD_LOGIC;
  signal \completed_q_reg[63]_i_7_n_9\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \completed_q_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[32]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[33]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[34]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[35]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[36]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[37]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[38]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[39]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[40]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[41]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[42]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[43]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[44]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[45]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[46]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[47]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[48]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[49]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[50]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[51]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[52]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[53]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[54]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[55]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[56]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[57]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[58]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[59]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[60]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[61]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[62]\ : STD_LOGIC;
  signal \completed_q_reg_n_0_[63]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal next_d : STD_LOGIC;
  signal \next_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[10]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[11]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[12]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[13]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[14]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[16]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[17]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[18]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[19]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[20]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[21]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[22]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[23]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[24]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[25]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[26]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[27]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[28]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[29]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[30]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[31]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[32]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[33]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[34]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[35]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[36]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[37]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[38]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[39]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[40]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[41]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[42]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[43]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[44]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[45]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[46]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[47]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[48]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[49]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[50]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[51]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[52]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[53]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[54]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[55]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[56]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[57]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[58]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[59]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[60]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[61]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[62]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_10_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_11_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_12_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_13_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_14_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_15_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_16_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_17_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_18_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_19_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_20_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_2_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_4_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_5_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_6_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_8_n_0\ : STD_LOGIC;
  signal \next_q[63]_i_9_n_0\ : STD_LOGIC;
  signal \next_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \next_q[9]_i_1_n_0\ : STD_LOGIC;
  signal \next_q_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \next_q_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \next_q_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \next_q_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \next_q_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \next_q_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \next_q_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \next_q_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \next_q_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \next_q_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \next_q_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \next_q_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \next_q_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \next_q_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \next_q_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \next_q_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \next_q_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \next_q_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \next_q_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \next_q_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \next_q_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \next_q_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \next_q_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \next_q_reg[32]_i_2_n_7\ : STD_LOGIC;
  signal \next_q_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \next_q_reg[40]_i_2_n_1\ : STD_LOGIC;
  signal \next_q_reg[40]_i_2_n_2\ : STD_LOGIC;
  signal \next_q_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \next_q_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \next_q_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \next_q_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \next_q_reg[40]_i_2_n_7\ : STD_LOGIC;
  signal \next_q_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \next_q_reg[48]_i_2_n_1\ : STD_LOGIC;
  signal \next_q_reg[48]_i_2_n_2\ : STD_LOGIC;
  signal \next_q_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \next_q_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \next_q_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \next_q_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \next_q_reg[48]_i_2_n_7\ : STD_LOGIC;
  signal \next_q_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \next_q_reg[56]_i_2_n_1\ : STD_LOGIC;
  signal \next_q_reg[56]_i_2_n_2\ : STD_LOGIC;
  signal \next_q_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \next_q_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \next_q_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \next_q_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \next_q_reg[56]_i_2_n_7\ : STD_LOGIC;
  signal \next_q_reg[63]_i_7_n_2\ : STD_LOGIC;
  signal \next_q_reg[63]_i_7_n_3\ : STD_LOGIC;
  signal \next_q_reg[63]_i_7_n_4\ : STD_LOGIC;
  signal \next_q_reg[63]_i_7_n_5\ : STD_LOGIC;
  signal \next_q_reg[63]_i_7_n_6\ : STD_LOGIC;
  signal \next_q_reg[63]_i_7_n_7\ : STD_LOGIC;
  signal \next_q_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \next_q_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \next_q_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \next_q_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \next_q_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \next_q_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \next_q_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \next_q_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \next_q_reg_n_0_[32]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[33]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[34]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[35]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[36]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[37]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[38]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[39]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[40]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[41]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[42]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[43]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[44]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[45]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[46]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[47]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[48]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[49]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[50]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[51]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[52]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[53]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[54]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[55]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[56]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[57]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[58]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[59]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[60]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[61]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[62]\ : STD_LOGIC;
  signal \next_q_reg_n_0_[63]\ : STD_LOGIC;
  signal \NLW_completed_q_reg[63]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_completed_q_reg[63]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_next_q_reg[63]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_next_q_reg[63]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \completed_q[10]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \completed_q[11]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \completed_q[12]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \completed_q[13]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \completed_q[14]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \completed_q[15]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \completed_q[16]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \completed_q[17]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \completed_q[18]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \completed_q[19]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \completed_q[20]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \completed_q[21]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \completed_q[22]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \completed_q[23]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \completed_q[24]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \completed_q[25]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \completed_q[26]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \completed_q[27]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \completed_q[28]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \completed_q[29]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \completed_q[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \completed_q[30]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \completed_q[31]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \completed_q[32]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \completed_q[33]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \completed_q[34]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \completed_q[35]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \completed_q[36]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \completed_q[37]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \completed_q[38]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \completed_q[39]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \completed_q[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \completed_q[40]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \completed_q[41]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \completed_q[42]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \completed_q[43]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \completed_q[44]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \completed_q[45]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \completed_q[46]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \completed_q[47]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \completed_q[48]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \completed_q[49]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \completed_q[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \completed_q[50]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \completed_q[51]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \completed_q[52]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \completed_q[53]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \completed_q[54]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \completed_q[55]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \completed_q[56]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \completed_q[57]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \completed_q[58]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \completed_q[59]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \completed_q[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \completed_q[60]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \completed_q[61]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \completed_q[62]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \completed_q[63]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \completed_q[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \completed_q[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \completed_q[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \completed_q[9]_i_1\ : label is "soft_lutpair91";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \completed_q_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \completed_q_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \completed_q_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \completed_q_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \completed_q_reg[48]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \completed_q_reg[56]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \completed_q_reg[63]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \completed_q_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \next_q[10]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \next_q[11]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \next_q[12]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \next_q[13]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \next_q[14]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \next_q[15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \next_q[16]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \next_q[17]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \next_q[18]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \next_q[19]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \next_q[20]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \next_q[21]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \next_q[22]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \next_q[23]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \next_q[24]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \next_q[25]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \next_q[26]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \next_q[27]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \next_q[28]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \next_q[29]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \next_q[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \next_q[30]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \next_q[31]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \next_q[32]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \next_q[33]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \next_q[34]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \next_q[35]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \next_q[36]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \next_q[37]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \next_q[38]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \next_q[39]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \next_q[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \next_q[40]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \next_q[41]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \next_q[42]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \next_q[43]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \next_q[44]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \next_q[45]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \next_q[46]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \next_q[47]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \next_q[48]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \next_q[49]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \next_q[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \next_q[50]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \next_q[51]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \next_q[52]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \next_q[53]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \next_q[54]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \next_q[55]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \next_q[56]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \next_q[57]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \next_q[58]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \next_q[59]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \next_q[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \next_q[60]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \next_q[61]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \next_q[62]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \next_q[63]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \next_q[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \next_q[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \next_q[8]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \next_q[9]_i_1\ : label is "soft_lutpair60";
  attribute ADDER_THRESHOLD of \next_q_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \next_q_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \next_q_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \next_q_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \next_q_reg[48]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \next_q_reg[56]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \next_q_reg[63]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \next_q_reg[8]_i_2\ : label is 35;
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \completed_q_reg[31]_0\(31 downto 0) <= \^completed_q_reg[31]_0\(31 downto 0);
\completed_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFFF1FF"
    )
        port map (
      I0 => \completed_q_reg[0]_0\,
      I1 => \completed_q_reg[0]_1\,
      I2 => \completed_q[63]_i_4_n_0\,
      I3 => \completed_q[63]_i_5_n_0\,
      I4 => \completed_q[63]_i_6_n_0\,
      I5 => \^completed_q_reg[31]_0\(0),
      O => \completed_q[0]_i_1_n_0\
    );
\completed_q[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[16]_i_2_n_14\,
      O => \completed_q[10]_i_1_n_0\
    );
\completed_q[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[16]_i_2_n_13\,
      O => \completed_q[11]_i_1_n_0\
    );
\completed_q[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[16]_i_2_n_12\,
      O => \completed_q[12]_i_1_n_0\
    );
\completed_q[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[16]_i_2_n_11\,
      O => \completed_q[13]_i_1_n_0\
    );
\completed_q[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[16]_i_2_n_10\,
      O => \completed_q[14]_i_1_n_0\
    );
\completed_q[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[16]_i_2_n_9\,
      O => \completed_q[15]_i_1_n_0\
    );
\completed_q[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[16]_i_2_n_8\,
      O => \completed_q[16]_i_1_n_0\
    );
\completed_q[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[24]_i_2_n_15\,
      O => \completed_q[17]_i_1_n_0\
    );
\completed_q[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[24]_i_2_n_14\,
      O => \completed_q[18]_i_1_n_0\
    );
\completed_q[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[24]_i_2_n_13\,
      O => \completed_q[19]_i_1_n_0\
    );
\completed_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000E00"
    )
        port map (
      I0 => \completed_q_reg[0]_0\,
      I1 => \completed_q_reg[0]_1\,
      I2 => \completed_q[63]_i_4_n_0\,
      I3 => \completed_q[63]_i_5_n_0\,
      I4 => \completed_q[63]_i_6_n_0\,
      I5 => \completed_q_reg[8]_i_2_n_15\,
      O => \completed_q[1]_i_1_n_0\
    );
\completed_q[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[24]_i_2_n_12\,
      O => \completed_q[20]_i_1_n_0\
    );
\completed_q[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[24]_i_2_n_11\,
      O => \completed_q[21]_i_1_n_0\
    );
\completed_q[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[24]_i_2_n_10\,
      O => \completed_q[22]_i_1_n_0\
    );
\completed_q[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[24]_i_2_n_9\,
      O => \completed_q[23]_i_1_n_0\
    );
\completed_q[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[24]_i_2_n_8\,
      O => \completed_q[24]_i_1_n_0\
    );
\completed_q[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[32]_i_2_n_15\,
      O => \completed_q[25]_i_1_n_0\
    );
\completed_q[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[32]_i_2_n_14\,
      O => \completed_q[26]_i_1_n_0\
    );
\completed_q[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[32]_i_2_n_13\,
      O => \completed_q[27]_i_1_n_0\
    );
\completed_q[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[32]_i_2_n_12\,
      O => \completed_q[28]_i_1_n_0\
    );
\completed_q[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[32]_i_2_n_11\,
      O => \completed_q[29]_i_1_n_0\
    );
\completed_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[8]_i_2_n_14\,
      O => \completed_q[2]_i_1_n_0\
    );
\completed_q[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[32]_i_2_n_10\,
      O => \completed_q[30]_i_1_n_0\
    );
\completed_q[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[32]_i_2_n_9\,
      O => \completed_q[31]_i_1_n_0\
    );
\completed_q[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[32]_i_2_n_8\,
      O => \completed_q[32]_i_1_n_0\
    );
\completed_q[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[40]_i_2_n_15\,
      O => \completed_q[33]_i_1_n_0\
    );
\completed_q[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[40]_i_2_n_14\,
      O => \completed_q[34]_i_1_n_0\
    );
\completed_q[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[40]_i_2_n_13\,
      O => \completed_q[35]_i_1_n_0\
    );
\completed_q[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[40]_i_2_n_12\,
      O => \completed_q[36]_i_1_n_0\
    );
\completed_q[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[40]_i_2_n_11\,
      O => \completed_q[37]_i_1_n_0\
    );
\completed_q[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[40]_i_2_n_10\,
      O => \completed_q[38]_i_1_n_0\
    );
\completed_q[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[40]_i_2_n_9\,
      O => \completed_q[39]_i_1_n_0\
    );
\completed_q[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[8]_i_2_n_13\,
      O => \completed_q[3]_i_1_n_0\
    );
\completed_q[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[40]_i_2_n_8\,
      O => \completed_q[40]_i_1_n_0\
    );
\completed_q[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[48]_i_2_n_15\,
      O => \completed_q[41]_i_1_n_0\
    );
\completed_q[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[48]_i_2_n_14\,
      O => \completed_q[42]_i_1_n_0\
    );
\completed_q[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[48]_i_2_n_13\,
      O => \completed_q[43]_i_1_n_0\
    );
\completed_q[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[48]_i_2_n_12\,
      O => \completed_q[44]_i_1_n_0\
    );
\completed_q[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[48]_i_2_n_11\,
      O => \completed_q[45]_i_1_n_0\
    );
\completed_q[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[48]_i_2_n_10\,
      O => \completed_q[46]_i_1_n_0\
    );
\completed_q[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[48]_i_2_n_9\,
      O => \completed_q[47]_i_1_n_0\
    );
\completed_q[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[48]_i_2_n_8\,
      O => \completed_q[48]_i_1_n_0\
    );
\completed_q[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[56]_i_2_n_15\,
      O => \completed_q[49]_i_1_n_0\
    );
\completed_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[8]_i_2_n_12\,
      O => \completed_q[4]_i_1_n_0\
    );
\completed_q[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[56]_i_2_n_14\,
      O => \completed_q[50]_i_1_n_0\
    );
\completed_q[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[56]_i_2_n_13\,
      O => \completed_q[51]_i_1_n_0\
    );
\completed_q[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[56]_i_2_n_12\,
      O => \completed_q[52]_i_1_n_0\
    );
\completed_q[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[56]_i_2_n_11\,
      O => \completed_q[53]_i_1_n_0\
    );
\completed_q[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[56]_i_2_n_10\,
      O => \completed_q[54]_i_1_n_0\
    );
\completed_q[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[56]_i_2_n_9\,
      O => \completed_q[55]_i_1_n_0\
    );
\completed_q[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[56]_i_2_n_8\,
      O => \completed_q[56]_i_1_n_0\
    );
\completed_q[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[63]_i_7_n_15\,
      O => \completed_q[57]_i_1_n_0\
    );
\completed_q[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[63]_i_7_n_14\,
      O => \completed_q[58]_i_1_n_0\
    );
\completed_q[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[63]_i_7_n_13\,
      O => \completed_q[59]_i_1_n_0\
    );
\completed_q[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[8]_i_2_n_11\,
      O => \completed_q[5]_i_1_n_0\
    );
\completed_q[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[63]_i_7_n_12\,
      O => \completed_q[60]_i_1_n_0\
    );
\completed_q[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[63]_i_7_n_11\,
      O => \completed_q[61]_i_1_n_0\
    );
\completed_q[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[63]_i_7_n_10\,
      O => \completed_q[62]_i_1_n_0\
    );
\completed_q[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEFEE"
    )
        port map (
      I0 => \completed_q_reg[0]_0\,
      I1 => \completed_q_reg[0]_1\,
      I2 => \completed_q[63]_i_4_n_0\,
      I3 => \completed_q[63]_i_5_n_0\,
      I4 => \completed_q[63]_i_6_n_0\,
      O => completed_d
    );
\completed_q[63]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^completed_q_reg[31]_0\(27),
      I1 => \^completed_q_reg[31]_0\(26),
      I2 => \^completed_q_reg[31]_0\(25),
      I3 => \^completed_q_reg[31]_0\(24),
      I4 => \completed_q[63]_i_15_n_0\,
      O => \completed_q[63]_i_10_n_0\
    );
\completed_q[63]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^completed_q_reg[31]_0\(7),
      I1 => \^completed_q_reg[31]_0\(6),
      I2 => \^completed_q_reg[31]_0\(5),
      I3 => \^completed_q_reg[31]_0\(4),
      O => \completed_q[63]_i_11_n_0\
    );
\completed_q[63]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^completed_q_reg[31]_0\(12),
      I1 => \^completed_q_reg[31]_0\(13),
      I2 => \^completed_q_reg[31]_0\(14),
      I3 => \^completed_q_reg[31]_0\(15),
      I4 => \completed_q[63]_i_16_n_0\,
      O => \completed_q[63]_i_12_n_0\
    );
\completed_q[63]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \completed_q[63]_i_17_n_0\,
      I1 => \completed_q_reg_n_0_[37]\,
      I2 => \completed_q_reg_n_0_[36]\,
      I3 => \completed_q_reg_n_0_[35]\,
      I4 => \completed_q_reg_n_0_[34]\,
      O => \completed_q[63]_i_13_n_0\
    );
\completed_q[63]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \completed_q_reg_n_0_[46]\,
      I1 => \completed_q_reg_n_0_[47]\,
      I2 => \completed_q[63]_i_18_n_0\,
      I3 => \completed_q[63]_i_19_n_0\,
      I4 => \completed_q[63]_i_20_n_0\,
      I5 => \completed_q[63]_i_21_n_0\,
      O => \completed_q[63]_i_14_n_0\
    );
\completed_q[63]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^completed_q_reg[31]_0\(28),
      I1 => \^completed_q_reg[31]_0\(29),
      I2 => \^completed_q_reg[31]_0\(30),
      I3 => \^completed_q_reg[31]_0\(31),
      O => \completed_q[63]_i_15_n_0\
    );
\completed_q[63]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^completed_q_reg[31]_0\(11),
      I1 => \^completed_q_reg[31]_0\(10),
      I2 => \^completed_q_reg[31]_0\(9),
      I3 => \^completed_q_reg[31]_0\(8),
      O => \completed_q[63]_i_16_n_0\
    );
\completed_q[63]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \completed_q_reg_n_0_[45]\,
      I1 => \completed_q_reg_n_0_[44]\,
      I2 => \completed_q_reg_n_0_[43]\,
      I3 => \completed_q_reg_n_0_[42]\,
      I4 => \completed_q_reg_n_0_[32]\,
      I5 => \completed_q_reg_n_0_[33]\,
      O => \completed_q[63]_i_17_n_0\
    );
\completed_q[63]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \completed_q_reg_n_0_[56]\,
      I1 => \completed_q_reg_n_0_[57]\,
      I2 => \completed_q_reg_n_0_[58]\,
      I3 => \completed_q_reg_n_0_[59]\,
      O => \completed_q[63]_i_18_n_0\
    );
\completed_q[63]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \completed_q_reg_n_0_[60]\,
      I1 => \completed_q_reg_n_0_[61]\,
      I2 => \completed_q_reg_n_0_[63]\,
      I3 => \completed_q_reg_n_0_[62]\,
      O => \completed_q[63]_i_19_n_0\
    );
\completed_q[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[63]_i_7_n_9\,
      O => \completed_q[63]_i_2_n_0\
    );
\completed_q[63]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \completed_q_reg_n_0_[48]\,
      I1 => \completed_q_reg_n_0_[49]\,
      I2 => \completed_q_reg_n_0_[50]\,
      I3 => \completed_q_reg_n_0_[51]\,
      O => \completed_q[63]_i_20_n_0\
    );
\completed_q[63]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \completed_q_reg_n_0_[52]\,
      I1 => \completed_q_reg_n_0_[53]\,
      I2 => \completed_q_reg_n_0_[54]\,
      I3 => \completed_q_reg_n_0_[55]\,
      O => \completed_q[63]_i_21_n_0\
    );
\completed_q[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \completed_q[63]_i_9_n_0\,
      I1 => \^completed_q_reg[31]_0\(16),
      I2 => \^completed_q_reg[31]_0\(17),
      I3 => \^completed_q_reg[31]_0\(18),
      I4 => \^completed_q_reg[31]_0\(19),
      I5 => \completed_q[63]_i_10_n_0\,
      O => \completed_q[63]_i_4_n_0\
    );
\completed_q[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \completed_q[63]_i_11_n_0\,
      I1 => \^completed_q_reg[31]_0\(1),
      I2 => \^completed_q_reg[31]_0\(0),
      I3 => \^completed_q_reg[31]_0\(3),
      I4 => \^completed_q_reg[31]_0\(2),
      I5 => \completed_q[63]_i_12_n_0\,
      O => \completed_q[63]_i_5_n_0\
    );
\completed_q[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \completed_q[63]_i_13_n_0\,
      I1 => \completed_q[63]_i_14_n_0\,
      I2 => \completed_q_reg_n_0_[38]\,
      I3 => \completed_q_reg_n_0_[39]\,
      I4 => \completed_q_reg_n_0_[40]\,
      I5 => \completed_q_reg_n_0_[41]\,
      O => \completed_q[63]_i_6_n_0\
    );
\completed_q[63]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^completed_q_reg[31]_0\(20),
      I1 => \^completed_q_reg[31]_0\(21),
      I2 => \^completed_q_reg[31]_0\(22),
      I3 => \^completed_q_reg[31]_0\(23),
      O => \completed_q[63]_i_9_n_0\
    );
\completed_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[8]_i_2_n_10\,
      O => \completed_q[6]_i_1_n_0\
    );
\completed_q[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[8]_i_2_n_9\,
      O => \completed_q[7]_i_1_n_0\
    );
\completed_q[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[8]_i_2_n_8\,
      O => \completed_q[8]_i_1_n_0\
    );
\completed_q[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \completed_q[63]_i_4_n_0\,
      I1 => \completed_q[63]_i_5_n_0\,
      I2 => \completed_q[63]_i_6_n_0\,
      I3 => \completed_q_reg[16]_i_2_n_15\,
      O => \completed_q[9]_i_1_n_0\
    );
\completed_q_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => completed_d,
      D => \completed_q[0]_i_1_n_0\,
      PRE => \completed_q_reg[63]_0\,
      Q => \^completed_q_reg[31]_0\(0)
    );
\completed_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[10]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(10)
    );
\completed_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[11]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(11)
    );
\completed_q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[12]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(12)
    );
\completed_q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[13]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(13)
    );
\completed_q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[14]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(14)
    );
\completed_q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[15]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(15)
    );
\completed_q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[16]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(16)
    );
\completed_q_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \completed_q_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \completed_q_reg[16]_i_2_n_0\,
      CO(6) => \completed_q_reg[16]_i_2_n_1\,
      CO(5) => \completed_q_reg[16]_i_2_n_2\,
      CO(4) => \completed_q_reg[16]_i_2_n_3\,
      CO(3) => \completed_q_reg[16]_i_2_n_4\,
      CO(2) => \completed_q_reg[16]_i_2_n_5\,
      CO(1) => \completed_q_reg[16]_i_2_n_6\,
      CO(0) => \completed_q_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \completed_q_reg[16]_i_2_n_8\,
      O(6) => \completed_q_reg[16]_i_2_n_9\,
      O(5) => \completed_q_reg[16]_i_2_n_10\,
      O(4) => \completed_q_reg[16]_i_2_n_11\,
      O(3) => \completed_q_reg[16]_i_2_n_12\,
      O(2) => \completed_q_reg[16]_i_2_n_13\,
      O(1) => \completed_q_reg[16]_i_2_n_14\,
      O(0) => \completed_q_reg[16]_i_2_n_15\,
      S(7 downto 0) => \^completed_q_reg[31]_0\(16 downto 9)
    );
\completed_q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[17]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(17)
    );
\completed_q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[18]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(18)
    );
\completed_q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[19]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(19)
    );
\completed_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[1]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(1)
    );
\completed_q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[20]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(20)
    );
\completed_q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[21]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(21)
    );
\completed_q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[22]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(22)
    );
\completed_q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[23]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(23)
    );
\completed_q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[24]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(24)
    );
\completed_q_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \completed_q_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \completed_q_reg[24]_i_2_n_0\,
      CO(6) => \completed_q_reg[24]_i_2_n_1\,
      CO(5) => \completed_q_reg[24]_i_2_n_2\,
      CO(4) => \completed_q_reg[24]_i_2_n_3\,
      CO(3) => \completed_q_reg[24]_i_2_n_4\,
      CO(2) => \completed_q_reg[24]_i_2_n_5\,
      CO(1) => \completed_q_reg[24]_i_2_n_6\,
      CO(0) => \completed_q_reg[24]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \completed_q_reg[24]_i_2_n_8\,
      O(6) => \completed_q_reg[24]_i_2_n_9\,
      O(5) => \completed_q_reg[24]_i_2_n_10\,
      O(4) => \completed_q_reg[24]_i_2_n_11\,
      O(3) => \completed_q_reg[24]_i_2_n_12\,
      O(2) => \completed_q_reg[24]_i_2_n_13\,
      O(1) => \completed_q_reg[24]_i_2_n_14\,
      O(0) => \completed_q_reg[24]_i_2_n_15\,
      S(7 downto 0) => \^completed_q_reg[31]_0\(24 downto 17)
    );
\completed_q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[25]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(25)
    );
\completed_q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[26]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(26)
    );
\completed_q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[27]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(27)
    );
\completed_q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[28]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(28)
    );
\completed_q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[29]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(29)
    );
\completed_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[2]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(2)
    );
\completed_q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[30]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(30)
    );
\completed_q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[31]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(31)
    );
\completed_q_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[32]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[32]\
    );
\completed_q_reg[32]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \completed_q_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \completed_q_reg[32]_i_2_n_0\,
      CO(6) => \completed_q_reg[32]_i_2_n_1\,
      CO(5) => \completed_q_reg[32]_i_2_n_2\,
      CO(4) => \completed_q_reg[32]_i_2_n_3\,
      CO(3) => \completed_q_reg[32]_i_2_n_4\,
      CO(2) => \completed_q_reg[32]_i_2_n_5\,
      CO(1) => \completed_q_reg[32]_i_2_n_6\,
      CO(0) => \completed_q_reg[32]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \completed_q_reg[32]_i_2_n_8\,
      O(6) => \completed_q_reg[32]_i_2_n_9\,
      O(5) => \completed_q_reg[32]_i_2_n_10\,
      O(4) => \completed_q_reg[32]_i_2_n_11\,
      O(3) => \completed_q_reg[32]_i_2_n_12\,
      O(2) => \completed_q_reg[32]_i_2_n_13\,
      O(1) => \completed_q_reg[32]_i_2_n_14\,
      O(0) => \completed_q_reg[32]_i_2_n_15\,
      S(7) => \completed_q_reg_n_0_[32]\,
      S(6 downto 0) => \^completed_q_reg[31]_0\(31 downto 25)
    );
\completed_q_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[33]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[33]\
    );
\completed_q_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[34]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[34]\
    );
\completed_q_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[35]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[35]\
    );
\completed_q_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[36]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[36]\
    );
\completed_q_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[37]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[37]\
    );
\completed_q_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[38]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[38]\
    );
\completed_q_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[39]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[39]\
    );
\completed_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[3]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(3)
    );
\completed_q_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[40]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[40]\
    );
\completed_q_reg[40]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \completed_q_reg[32]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \completed_q_reg[40]_i_2_n_0\,
      CO(6) => \completed_q_reg[40]_i_2_n_1\,
      CO(5) => \completed_q_reg[40]_i_2_n_2\,
      CO(4) => \completed_q_reg[40]_i_2_n_3\,
      CO(3) => \completed_q_reg[40]_i_2_n_4\,
      CO(2) => \completed_q_reg[40]_i_2_n_5\,
      CO(1) => \completed_q_reg[40]_i_2_n_6\,
      CO(0) => \completed_q_reg[40]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \completed_q_reg[40]_i_2_n_8\,
      O(6) => \completed_q_reg[40]_i_2_n_9\,
      O(5) => \completed_q_reg[40]_i_2_n_10\,
      O(4) => \completed_q_reg[40]_i_2_n_11\,
      O(3) => \completed_q_reg[40]_i_2_n_12\,
      O(2) => \completed_q_reg[40]_i_2_n_13\,
      O(1) => \completed_q_reg[40]_i_2_n_14\,
      O(0) => \completed_q_reg[40]_i_2_n_15\,
      S(7) => \completed_q_reg_n_0_[40]\,
      S(6) => \completed_q_reg_n_0_[39]\,
      S(5) => \completed_q_reg_n_0_[38]\,
      S(4) => \completed_q_reg_n_0_[37]\,
      S(3) => \completed_q_reg_n_0_[36]\,
      S(2) => \completed_q_reg_n_0_[35]\,
      S(1) => \completed_q_reg_n_0_[34]\,
      S(0) => \completed_q_reg_n_0_[33]\
    );
\completed_q_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[41]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[41]\
    );
\completed_q_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[42]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[42]\
    );
\completed_q_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[43]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[43]\
    );
\completed_q_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[44]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[44]\
    );
\completed_q_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[45]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[45]\
    );
\completed_q_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[46]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[46]\
    );
\completed_q_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[47]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[47]\
    );
\completed_q_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[48]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[48]\
    );
\completed_q_reg[48]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \completed_q_reg[40]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \completed_q_reg[48]_i_2_n_0\,
      CO(6) => \completed_q_reg[48]_i_2_n_1\,
      CO(5) => \completed_q_reg[48]_i_2_n_2\,
      CO(4) => \completed_q_reg[48]_i_2_n_3\,
      CO(3) => \completed_q_reg[48]_i_2_n_4\,
      CO(2) => \completed_q_reg[48]_i_2_n_5\,
      CO(1) => \completed_q_reg[48]_i_2_n_6\,
      CO(0) => \completed_q_reg[48]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \completed_q_reg[48]_i_2_n_8\,
      O(6) => \completed_q_reg[48]_i_2_n_9\,
      O(5) => \completed_q_reg[48]_i_2_n_10\,
      O(4) => \completed_q_reg[48]_i_2_n_11\,
      O(3) => \completed_q_reg[48]_i_2_n_12\,
      O(2) => \completed_q_reg[48]_i_2_n_13\,
      O(1) => \completed_q_reg[48]_i_2_n_14\,
      O(0) => \completed_q_reg[48]_i_2_n_15\,
      S(7) => \completed_q_reg_n_0_[48]\,
      S(6) => \completed_q_reg_n_0_[47]\,
      S(5) => \completed_q_reg_n_0_[46]\,
      S(4) => \completed_q_reg_n_0_[45]\,
      S(3) => \completed_q_reg_n_0_[44]\,
      S(2) => \completed_q_reg_n_0_[43]\,
      S(1) => \completed_q_reg_n_0_[42]\,
      S(0) => \completed_q_reg_n_0_[41]\
    );
\completed_q_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[49]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[49]\
    );
\completed_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[4]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(4)
    );
\completed_q_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[50]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[50]\
    );
\completed_q_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[51]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[51]\
    );
\completed_q_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[52]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[52]\
    );
\completed_q_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[53]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[53]\
    );
\completed_q_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[54]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[54]\
    );
\completed_q_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[55]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[55]\
    );
\completed_q_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[56]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[56]\
    );
\completed_q_reg[56]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \completed_q_reg[48]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \completed_q_reg[56]_i_2_n_0\,
      CO(6) => \completed_q_reg[56]_i_2_n_1\,
      CO(5) => \completed_q_reg[56]_i_2_n_2\,
      CO(4) => \completed_q_reg[56]_i_2_n_3\,
      CO(3) => \completed_q_reg[56]_i_2_n_4\,
      CO(2) => \completed_q_reg[56]_i_2_n_5\,
      CO(1) => \completed_q_reg[56]_i_2_n_6\,
      CO(0) => \completed_q_reg[56]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \completed_q_reg[56]_i_2_n_8\,
      O(6) => \completed_q_reg[56]_i_2_n_9\,
      O(5) => \completed_q_reg[56]_i_2_n_10\,
      O(4) => \completed_q_reg[56]_i_2_n_11\,
      O(3) => \completed_q_reg[56]_i_2_n_12\,
      O(2) => \completed_q_reg[56]_i_2_n_13\,
      O(1) => \completed_q_reg[56]_i_2_n_14\,
      O(0) => \completed_q_reg[56]_i_2_n_15\,
      S(7) => \completed_q_reg_n_0_[56]\,
      S(6) => \completed_q_reg_n_0_[55]\,
      S(5) => \completed_q_reg_n_0_[54]\,
      S(4) => \completed_q_reg_n_0_[53]\,
      S(3) => \completed_q_reg_n_0_[52]\,
      S(2) => \completed_q_reg_n_0_[51]\,
      S(1) => \completed_q_reg_n_0_[50]\,
      S(0) => \completed_q_reg_n_0_[49]\
    );
\completed_q_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[57]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[57]\
    );
\completed_q_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[58]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[58]\
    );
\completed_q_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[59]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[59]\
    );
\completed_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[5]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(5)
    );
\completed_q_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[60]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[60]\
    );
\completed_q_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[61]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[61]\
    );
\completed_q_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[62]_i_1_n_0\,
      Q => \completed_q_reg_n_0_[62]\
    );
\completed_q_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[63]_i_2_n_0\,
      Q => \completed_q_reg_n_0_[63]\
    );
\completed_q_reg[63]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => \completed_q_reg[56]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_completed_q_reg[63]_i_7_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \completed_q_reg[63]_i_7_n_2\,
      CO(4) => \completed_q_reg[63]_i_7_n_3\,
      CO(3) => \completed_q_reg[63]_i_7_n_4\,
      CO(2) => \completed_q_reg[63]_i_7_n_5\,
      CO(1) => \completed_q_reg[63]_i_7_n_6\,
      CO(0) => \completed_q_reg[63]_i_7_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_completed_q_reg[63]_i_7_O_UNCONNECTED\(7),
      O(6) => \completed_q_reg[63]_i_7_n_9\,
      O(5) => \completed_q_reg[63]_i_7_n_10\,
      O(4) => \completed_q_reg[63]_i_7_n_11\,
      O(3) => \completed_q_reg[63]_i_7_n_12\,
      O(2) => \completed_q_reg[63]_i_7_n_13\,
      O(1) => \completed_q_reg[63]_i_7_n_14\,
      O(0) => \completed_q_reg[63]_i_7_n_15\,
      S(7) => '0',
      S(6) => \completed_q_reg_n_0_[63]\,
      S(5) => \completed_q_reg_n_0_[62]\,
      S(4) => \completed_q_reg_n_0_[61]\,
      S(3) => \completed_q_reg_n_0_[60]\,
      S(2) => \completed_q_reg_n_0_[59]\,
      S(1) => \completed_q_reg_n_0_[58]\,
      S(0) => \completed_q_reg_n_0_[57]\
    );
\completed_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[6]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(6)
    );
\completed_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[7]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(7)
    );
\completed_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[8]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(8)
    );
\completed_q_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^completed_q_reg[31]_0\(0),
      CI_TOP => '0',
      CO(7) => \completed_q_reg[8]_i_2_n_0\,
      CO(6) => \completed_q_reg[8]_i_2_n_1\,
      CO(5) => \completed_q_reg[8]_i_2_n_2\,
      CO(4) => \completed_q_reg[8]_i_2_n_3\,
      CO(3) => \completed_q_reg[8]_i_2_n_4\,
      CO(2) => \completed_q_reg[8]_i_2_n_5\,
      CO(1) => \completed_q_reg[8]_i_2_n_6\,
      CO(0) => \completed_q_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \completed_q_reg[8]_i_2_n_8\,
      O(6) => \completed_q_reg[8]_i_2_n_9\,
      O(5) => \completed_q_reg[8]_i_2_n_10\,
      O(4) => \completed_q_reg[8]_i_2_n_11\,
      O(3) => \completed_q_reg[8]_i_2_n_12\,
      O(2) => \completed_q_reg[8]_i_2_n_13\,
      O(1) => \completed_q_reg[8]_i_2_n_14\,
      O(0) => \completed_q_reg[8]_i_2_n_15\,
      S(7 downto 0) => \^completed_q_reg[31]_0\(8 downto 1)
    );
\completed_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => completed_d,
      CLR => \completed_q_reg[63]_0\,
      D => \completed_q[9]_i_1_n_0\,
      Q => \^completed_q_reg[31]_0\(9)
    );
\next_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FBFF"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => be_valid,
      I4 => \^q\(0),
      O => \next_q[0]_i_1_n_0\
    );
\next_q[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(10),
      O => \next_q[10]_i_1_n_0\
    );
\next_q[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(11),
      O => \next_q[11]_i_1_n_0\
    );
\next_q[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(12),
      O => \next_q[12]_i_1_n_0\
    );
\next_q[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(13),
      O => \next_q[13]_i_1_n_0\
    );
\next_q[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(14),
      O => \next_q[14]_i_1_n_0\
    );
\next_q[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(15),
      O => \next_q[15]_i_1_n_0\
    );
\next_q[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(16),
      O => \next_q[16]_i_1_n_0\
    );
\next_q[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(17),
      O => \next_q[17]_i_1_n_0\
    );
\next_q[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(18),
      O => \next_q[18]_i_1_n_0\
    );
\next_q[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(19),
      O => \next_q[19]_i_1_n_0\
    );
\next_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => be_valid,
      I4 => data1(1),
      O => \next_q[1]_i_1_n_0\
    );
\next_q[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(20),
      O => \next_q[20]_i_1_n_0\
    );
\next_q[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(21),
      O => \next_q[21]_i_1_n_0\
    );
\next_q[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(22),
      O => \next_q[22]_i_1_n_0\
    );
\next_q[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(23),
      O => \next_q[23]_i_1_n_0\
    );
\next_q[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(24),
      O => \next_q[24]_i_1_n_0\
    );
\next_q[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(25),
      O => \next_q[25]_i_1_n_0\
    );
\next_q[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(26),
      O => \next_q[26]_i_1_n_0\
    );
\next_q[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(27),
      O => \next_q[27]_i_1_n_0\
    );
\next_q[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(28),
      O => \next_q[28]_i_1_n_0\
    );
\next_q[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(29),
      O => \next_q[29]_i_1_n_0\
    );
\next_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(2),
      O => \next_q[2]_i_1_n_0\
    );
\next_q[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(30),
      O => \next_q[30]_i_1_n_0\
    );
\next_q[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(31),
      O => \next_q[31]_i_1_n_0\
    );
\next_q[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(32),
      O => \next_q[32]_i_1_n_0\
    );
\next_q[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(33),
      O => \next_q[33]_i_1_n_0\
    );
\next_q[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(34),
      O => \next_q[34]_i_1_n_0\
    );
\next_q[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(35),
      O => \next_q[35]_i_1_n_0\
    );
\next_q[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(36),
      O => \next_q[36]_i_1_n_0\
    );
\next_q[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(37),
      O => \next_q[37]_i_1_n_0\
    );
\next_q[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(38),
      O => \next_q[38]_i_1_n_0\
    );
\next_q[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(39),
      O => \next_q[39]_i_1_n_0\
    );
\next_q[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(3),
      O => \next_q[3]_i_1_n_0\
    );
\next_q[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(40),
      O => \next_q[40]_i_1_n_0\
    );
\next_q[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(41),
      O => \next_q[41]_i_1_n_0\
    );
\next_q[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(42),
      O => \next_q[42]_i_1_n_0\
    );
\next_q[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(43),
      O => \next_q[43]_i_1_n_0\
    );
\next_q[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(44),
      O => \next_q[44]_i_1_n_0\
    );
\next_q[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(45),
      O => \next_q[45]_i_1_n_0\
    );
\next_q[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(46),
      O => \next_q[46]_i_1_n_0\
    );
\next_q[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(47),
      O => \next_q[47]_i_1_n_0\
    );
\next_q[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(48),
      O => \next_q[48]_i_1_n_0\
    );
\next_q[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(49),
      O => \next_q[49]_i_1_n_0\
    );
\next_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(4),
      O => \next_q[4]_i_1_n_0\
    );
\next_q[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(50),
      O => \next_q[50]_i_1_n_0\
    );
\next_q[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(51),
      O => \next_q[51]_i_1_n_0\
    );
\next_q[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(52),
      O => \next_q[52]_i_1_n_0\
    );
\next_q[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(53),
      O => \next_q[53]_i_1_n_0\
    );
\next_q[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(54),
      O => \next_q[54]_i_1_n_0\
    );
\next_q[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(55),
      O => \next_q[55]_i_1_n_0\
    );
\next_q[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(56),
      O => \next_q[56]_i_1_n_0\
    );
\next_q[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(57),
      O => \next_q[57]_i_1_n_0\
    );
\next_q[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(58),
      O => \next_q[58]_i_1_n_0\
    );
\next_q[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(59),
      O => \next_q[59]_i_1_n_0\
    );
\next_q[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(5),
      O => \next_q[5]_i_1_n_0\
    );
\next_q[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(60),
      O => \next_q[60]_i_1_n_0\
    );
\next_q[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(61),
      O => \next_q[61]_i_1_n_0\
    );
\next_q[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(62),
      O => \next_q[62]_i_1_n_0\
    );
\next_q[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => be_valid,
      O => next_d
    );
\next_q[63]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \next_q[63]_i_10_n_0\
    );
\next_q[63]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \next_q[63]_i_15_n_0\,
      O => \next_q[63]_i_11_n_0\
    );
\next_q[63]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \next_q[63]_i_16_n_0\,
      I1 => \next_q_reg_n_0_[37]\,
      I2 => \next_q_reg_n_0_[36]\,
      I3 => \next_q_reg_n_0_[35]\,
      I4 => \next_q_reg_n_0_[34]\,
      O => \next_q[63]_i_12_n_0\
    );
\next_q[63]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \next_q_reg_n_0_[46]\,
      I1 => \next_q_reg_n_0_[47]\,
      I2 => \next_q[63]_i_17_n_0\,
      I3 => \next_q[63]_i_18_n_0\,
      I4 => \next_q[63]_i_19_n_0\,
      I5 => \next_q[63]_i_20_n_0\,
      O => \next_q[63]_i_13_n_0\
    );
\next_q[63]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      I2 => \^q\(30),
      I3 => \^q\(31),
      O => \next_q[63]_i_14_n_0\
    );
\next_q[63]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \^q\(8),
      O => \next_q[63]_i_15_n_0\
    );
\next_q[63]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \next_q_reg_n_0_[45]\,
      I1 => \next_q_reg_n_0_[44]\,
      I2 => \next_q_reg_n_0_[43]\,
      I3 => \next_q_reg_n_0_[42]\,
      I4 => \next_q_reg_n_0_[32]\,
      I5 => \next_q_reg_n_0_[33]\,
      O => \next_q[63]_i_16_n_0\
    );
\next_q[63]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \next_q_reg_n_0_[56]\,
      I1 => \next_q_reg_n_0_[57]\,
      I2 => \next_q_reg_n_0_[58]\,
      I3 => \next_q_reg_n_0_[59]\,
      O => \next_q[63]_i_17_n_0\
    );
\next_q[63]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \next_q_reg_n_0_[60]\,
      I1 => \next_q_reg_n_0_[61]\,
      I2 => \next_q_reg_n_0_[63]\,
      I3 => \next_q_reg_n_0_[62]\,
      O => \next_q[63]_i_18_n_0\
    );
\next_q[63]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \next_q_reg_n_0_[48]\,
      I1 => \next_q_reg_n_0_[49]\,
      I2 => \next_q_reg_n_0_[50]\,
      I3 => \next_q_reg_n_0_[51]\,
      O => \next_q[63]_i_19_n_0\
    );
\next_q[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(63),
      O => \next_q[63]_i_2_n_0\
    );
\next_q[63]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \next_q_reg_n_0_[52]\,
      I1 => \next_q_reg_n_0_[53]\,
      I2 => \next_q_reg_n_0_[54]\,
      I3 => \next_q_reg_n_0_[55]\,
      O => \next_q[63]_i_20_n_0\
    );
\next_q[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \next_q[63]_i_8_n_0\,
      I1 => \^q\(16),
      I2 => \^q\(17),
      I3 => \^q\(18),
      I4 => \^q\(19),
      I5 => \next_q[63]_i_9_n_0\,
      O => \next_q[63]_i_4_n_0\
    );
\next_q[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \next_q[63]_i_10_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \next_q[63]_i_11_n_0\,
      O => \next_q[63]_i_5_n_0\
    );
\next_q[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \next_q[63]_i_12_n_0\,
      I1 => \next_q[63]_i_13_n_0\,
      I2 => \next_q_reg_n_0_[38]\,
      I3 => \next_q_reg_n_0_[39]\,
      I4 => \next_q_reg_n_0_[40]\,
      I5 => \next_q_reg_n_0_[41]\,
      O => \next_q[63]_i_6_n_0\
    );
\next_q[63]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(21),
      I2 => \^q\(22),
      I3 => \^q\(23),
      O => \next_q[63]_i_8_n_0\
    );
\next_q[63]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(26),
      I2 => \^q\(25),
      I3 => \^q\(24),
      I4 => \next_q[63]_i_14_n_0\,
      O => \next_q[63]_i_9_n_0\
    );
\next_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(6),
      O => \next_q[6]_i_1_n_0\
    );
\next_q[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(7),
      O => \next_q[7]_i_1_n_0\
    );
\next_q[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(8),
      O => \next_q[8]_i_1_n_0\
    );
\next_q[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \next_q[63]_i_4_n_0\,
      I1 => \next_q[63]_i_5_n_0\,
      I2 => \next_q[63]_i_6_n_0\,
      I3 => data1(9),
      O => \next_q[9]_i_1_n_0\
    );
\next_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\next_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[10]_i_1_n_0\,
      Q => \^q\(10)
    );
\next_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[11]_i_1_n_0\,
      Q => \^q\(11)
    );
\next_q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[12]_i_1_n_0\,
      Q => \^q\(12)
    );
\next_q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[13]_i_1_n_0\,
      Q => \^q\(13)
    );
\next_q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[14]_i_1_n_0\,
      Q => \^q\(14)
    );
\next_q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[15]_i_1_n_0\,
      Q => \^q\(15)
    );
\next_q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[16]_i_1_n_0\,
      Q => \^q\(16)
    );
\next_q_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_q_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \next_q_reg[16]_i_2_n_0\,
      CO(6) => \next_q_reg[16]_i_2_n_1\,
      CO(5) => \next_q_reg[16]_i_2_n_2\,
      CO(4) => \next_q_reg[16]_i_2_n_3\,
      CO(3) => \next_q_reg[16]_i_2_n_4\,
      CO(2) => \next_q_reg[16]_i_2_n_5\,
      CO(1) => \next_q_reg[16]_i_2_n_6\,
      CO(0) => \next_q_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(16 downto 9),
      S(7 downto 0) => \^q\(16 downto 9)
    );
\next_q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[17]_i_1_n_0\,
      Q => \^q\(17)
    );
\next_q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[18]_i_1_n_0\,
      Q => \^q\(18)
    );
\next_q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[19]_i_1_n_0\,
      Q => \^q\(19)
    );
\next_q_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => next_d,
      D => \next_q[1]_i_1_n_0\,
      PRE => \completed_q_reg[63]_0\,
      Q => \^q\(1)
    );
\next_q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[20]_i_1_n_0\,
      Q => \^q\(20)
    );
\next_q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[21]_i_1_n_0\,
      Q => \^q\(21)
    );
\next_q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[22]_i_1_n_0\,
      Q => \^q\(22)
    );
\next_q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[23]_i_1_n_0\,
      Q => \^q\(23)
    );
\next_q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[24]_i_1_n_0\,
      Q => \^q\(24)
    );
\next_q_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_q_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \next_q_reg[24]_i_2_n_0\,
      CO(6) => \next_q_reg[24]_i_2_n_1\,
      CO(5) => \next_q_reg[24]_i_2_n_2\,
      CO(4) => \next_q_reg[24]_i_2_n_3\,
      CO(3) => \next_q_reg[24]_i_2_n_4\,
      CO(2) => \next_q_reg[24]_i_2_n_5\,
      CO(1) => \next_q_reg[24]_i_2_n_6\,
      CO(0) => \next_q_reg[24]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(24 downto 17),
      S(7 downto 0) => \^q\(24 downto 17)
    );
\next_q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[25]_i_1_n_0\,
      Q => \^q\(25)
    );
\next_q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[26]_i_1_n_0\,
      Q => \^q\(26)
    );
\next_q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[27]_i_1_n_0\,
      Q => \^q\(27)
    );
\next_q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[28]_i_1_n_0\,
      Q => \^q\(28)
    );
\next_q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[29]_i_1_n_0\,
      Q => \^q\(29)
    );
\next_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\next_q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[30]_i_1_n_0\,
      Q => \^q\(30)
    );
\next_q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[31]_i_1_n_0\,
      Q => \^q\(31)
    );
\next_q_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[32]_i_1_n_0\,
      Q => \next_q_reg_n_0_[32]\
    );
\next_q_reg[32]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_q_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \next_q_reg[32]_i_2_n_0\,
      CO(6) => \next_q_reg[32]_i_2_n_1\,
      CO(5) => \next_q_reg[32]_i_2_n_2\,
      CO(4) => \next_q_reg[32]_i_2_n_3\,
      CO(3) => \next_q_reg[32]_i_2_n_4\,
      CO(2) => \next_q_reg[32]_i_2_n_5\,
      CO(1) => \next_q_reg[32]_i_2_n_6\,
      CO(0) => \next_q_reg[32]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(32 downto 25),
      S(7) => \next_q_reg_n_0_[32]\,
      S(6 downto 0) => \^q\(31 downto 25)
    );
\next_q_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[33]_i_1_n_0\,
      Q => \next_q_reg_n_0_[33]\
    );
\next_q_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[34]_i_1_n_0\,
      Q => \next_q_reg_n_0_[34]\
    );
\next_q_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[35]_i_1_n_0\,
      Q => \next_q_reg_n_0_[35]\
    );
\next_q_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[36]_i_1_n_0\,
      Q => \next_q_reg_n_0_[36]\
    );
\next_q_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[37]_i_1_n_0\,
      Q => \next_q_reg_n_0_[37]\
    );
\next_q_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[38]_i_1_n_0\,
      Q => \next_q_reg_n_0_[38]\
    );
\next_q_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[39]_i_1_n_0\,
      Q => \next_q_reg_n_0_[39]\
    );
\next_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[3]_i_1_n_0\,
      Q => \^q\(3)
    );
\next_q_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[40]_i_1_n_0\,
      Q => \next_q_reg_n_0_[40]\
    );
\next_q_reg[40]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_q_reg[32]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \next_q_reg[40]_i_2_n_0\,
      CO(6) => \next_q_reg[40]_i_2_n_1\,
      CO(5) => \next_q_reg[40]_i_2_n_2\,
      CO(4) => \next_q_reg[40]_i_2_n_3\,
      CO(3) => \next_q_reg[40]_i_2_n_4\,
      CO(2) => \next_q_reg[40]_i_2_n_5\,
      CO(1) => \next_q_reg[40]_i_2_n_6\,
      CO(0) => \next_q_reg[40]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(40 downto 33),
      S(7) => \next_q_reg_n_0_[40]\,
      S(6) => \next_q_reg_n_0_[39]\,
      S(5) => \next_q_reg_n_0_[38]\,
      S(4) => \next_q_reg_n_0_[37]\,
      S(3) => \next_q_reg_n_0_[36]\,
      S(2) => \next_q_reg_n_0_[35]\,
      S(1) => \next_q_reg_n_0_[34]\,
      S(0) => \next_q_reg_n_0_[33]\
    );
\next_q_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[41]_i_1_n_0\,
      Q => \next_q_reg_n_0_[41]\
    );
\next_q_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[42]_i_1_n_0\,
      Q => \next_q_reg_n_0_[42]\
    );
\next_q_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[43]_i_1_n_0\,
      Q => \next_q_reg_n_0_[43]\
    );
\next_q_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[44]_i_1_n_0\,
      Q => \next_q_reg_n_0_[44]\
    );
\next_q_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[45]_i_1_n_0\,
      Q => \next_q_reg_n_0_[45]\
    );
\next_q_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[46]_i_1_n_0\,
      Q => \next_q_reg_n_0_[46]\
    );
\next_q_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[47]_i_1_n_0\,
      Q => \next_q_reg_n_0_[47]\
    );
\next_q_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[48]_i_1_n_0\,
      Q => \next_q_reg_n_0_[48]\
    );
\next_q_reg[48]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_q_reg[40]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \next_q_reg[48]_i_2_n_0\,
      CO(6) => \next_q_reg[48]_i_2_n_1\,
      CO(5) => \next_q_reg[48]_i_2_n_2\,
      CO(4) => \next_q_reg[48]_i_2_n_3\,
      CO(3) => \next_q_reg[48]_i_2_n_4\,
      CO(2) => \next_q_reg[48]_i_2_n_5\,
      CO(1) => \next_q_reg[48]_i_2_n_6\,
      CO(0) => \next_q_reg[48]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(48 downto 41),
      S(7) => \next_q_reg_n_0_[48]\,
      S(6) => \next_q_reg_n_0_[47]\,
      S(5) => \next_q_reg_n_0_[46]\,
      S(4) => \next_q_reg_n_0_[45]\,
      S(3) => \next_q_reg_n_0_[44]\,
      S(2) => \next_q_reg_n_0_[43]\,
      S(1) => \next_q_reg_n_0_[42]\,
      S(0) => \next_q_reg_n_0_[41]\
    );
\next_q_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[49]_i_1_n_0\,
      Q => \next_q_reg_n_0_[49]\
    );
\next_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[4]_i_1_n_0\,
      Q => \^q\(4)
    );
\next_q_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[50]_i_1_n_0\,
      Q => \next_q_reg_n_0_[50]\
    );
\next_q_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[51]_i_1_n_0\,
      Q => \next_q_reg_n_0_[51]\
    );
\next_q_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[52]_i_1_n_0\,
      Q => \next_q_reg_n_0_[52]\
    );
\next_q_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[53]_i_1_n_0\,
      Q => \next_q_reg_n_0_[53]\
    );
\next_q_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[54]_i_1_n_0\,
      Q => \next_q_reg_n_0_[54]\
    );
\next_q_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[55]_i_1_n_0\,
      Q => \next_q_reg_n_0_[55]\
    );
\next_q_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[56]_i_1_n_0\,
      Q => \next_q_reg_n_0_[56]\
    );
\next_q_reg[56]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_q_reg[48]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \next_q_reg[56]_i_2_n_0\,
      CO(6) => \next_q_reg[56]_i_2_n_1\,
      CO(5) => \next_q_reg[56]_i_2_n_2\,
      CO(4) => \next_q_reg[56]_i_2_n_3\,
      CO(3) => \next_q_reg[56]_i_2_n_4\,
      CO(2) => \next_q_reg[56]_i_2_n_5\,
      CO(1) => \next_q_reg[56]_i_2_n_6\,
      CO(0) => \next_q_reg[56]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(56 downto 49),
      S(7) => \next_q_reg_n_0_[56]\,
      S(6) => \next_q_reg_n_0_[55]\,
      S(5) => \next_q_reg_n_0_[54]\,
      S(4) => \next_q_reg_n_0_[53]\,
      S(3) => \next_q_reg_n_0_[52]\,
      S(2) => \next_q_reg_n_0_[51]\,
      S(1) => \next_q_reg_n_0_[50]\,
      S(0) => \next_q_reg_n_0_[49]\
    );
\next_q_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[57]_i_1_n_0\,
      Q => \next_q_reg_n_0_[57]\
    );
\next_q_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[58]_i_1_n_0\,
      Q => \next_q_reg_n_0_[58]\
    );
\next_q_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[59]_i_1_n_0\,
      Q => \next_q_reg_n_0_[59]\
    );
\next_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[5]_i_1_n_0\,
      Q => \^q\(5)
    );
\next_q_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[60]_i_1_n_0\,
      Q => \next_q_reg_n_0_[60]\
    );
\next_q_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[61]_i_1_n_0\,
      Q => \next_q_reg_n_0_[61]\
    );
\next_q_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[62]_i_1_n_0\,
      Q => \next_q_reg_n_0_[62]\
    );
\next_q_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[63]_i_2_n_0\,
      Q => \next_q_reg_n_0_[63]\
    );
\next_q_reg[63]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_q_reg[56]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_next_q_reg[63]_i_7_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \next_q_reg[63]_i_7_n_2\,
      CO(4) => \next_q_reg[63]_i_7_n_3\,
      CO(3) => \next_q_reg[63]_i_7_n_4\,
      CO(2) => \next_q_reg[63]_i_7_n_5\,
      CO(1) => \next_q_reg[63]_i_7_n_6\,
      CO(0) => \next_q_reg[63]_i_7_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_next_q_reg[63]_i_7_O_UNCONNECTED\(7),
      O(6 downto 0) => data1(63 downto 57),
      S(7) => '0',
      S(6) => \next_q_reg_n_0_[63]\,
      S(5) => \next_q_reg_n_0_[62]\,
      S(4) => \next_q_reg_n_0_[61]\,
      S(3) => \next_q_reg_n_0_[60]\,
      S(2) => \next_q_reg_n_0_[59]\,
      S(1) => \next_q_reg_n_0_[58]\,
      S(0) => \next_q_reg_n_0_[57]\
    );
\next_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[6]_i_1_n_0\,
      Q => \^q\(6)
    );
\next_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[7]_i_1_n_0\,
      Q => \^q\(7)
    );
\next_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[8]_i_1_n_0\,
      Q => \^q\(8)
    );
\next_q_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \next_q_reg[8]_i_2_n_0\,
      CO(6) => \next_q_reg[8]_i_2_n_1\,
      CO(5) => \next_q_reg[8]_i_2_n_2\,
      CO(4) => \next_q_reg[8]_i_2_n_3\,
      CO(3) => \next_q_reg[8]_i_2_n_4\,
      CO(2) => \next_q_reg[8]_i_2_n_5\,
      CO(1) => \next_q_reg[8]_i_2_n_6\,
      CO(0) => \next_q_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(8 downto 1),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\next_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => next_d,
      CLR => \completed_q_reg[63]_0\,
      D => \next_q[9]_i_1_n_0\,
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg is
  port (
    \q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \opt_tf_q_reg[shift][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \q_reg[31]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\opt_tf_q[shift][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \opt_tf_q_reg[shift][0]\(0),
      O => \q_reg[0]_0\(0)
    );
\q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(0),
      Q => \^q\(0)
    );
\q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(10),
      Q => \^q\(10)
    );
\q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(11),
      Q => \^q\(11)
    );
\q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(12),
      Q => \^q\(12)
    );
\q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(13),
      Q => \^q\(13)
    );
\q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(14),
      Q => \^q\(14)
    );
\q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(15),
      Q => \^q\(15)
    );
\q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(16),
      Q => \^q\(16)
    );
\q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(17),
      Q => \^q\(17)
    );
\q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(18),
      Q => \^q\(18)
    );
\q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(19),
      Q => \^q\(19)
    );
\q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(1),
      Q => \^q\(1)
    );
\q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(20),
      Q => \^q\(20)
    );
\q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(21),
      Q => \^q\(21)
    );
\q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(22),
      Q => \^q\(22)
    );
\q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(23),
      Q => \^q\(23)
    );
\q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(24),
      Q => \^q\(24)
    );
\q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(25),
      Q => \^q\(25)
    );
\q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(26),
      Q => \^q\(26)
    );
\q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(27),
      Q => \^q\(27)
    );
\q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(28),
      Q => \^q\(28)
    );
\q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(29),
      Q => \^q\(29)
    );
\q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(2),
      Q => \^q\(2)
    );
\q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(30),
      Q => \^q\(30)
    );
\q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(31),
      Q => \^q\(31)
    );
\q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(3),
      Q => \^q\(3)
    );
\q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(4),
      Q => \^q\(4)
    );
\q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(5),
      Q => \^q\(5)
    );
\q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(6),
      Q => \^q\(6)
    );
\q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(7),
      Q => \^q\(7)
    );
\q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(8),
      Q => \^q\(8)
    );
\q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg_27 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opt_tf_q_reg[src_axi_opt][burst][0]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_tf_q_reg[addr][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \w_tf_q_reg[addr][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg_27 : entity is "prim_subreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_mst_req_b_ready_INST_0_i_13_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_14_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_15_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_16_n_6 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_16_n_7 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_17_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_18_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_18_n_1 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_18_n_2 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_18_n_3 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_18_n_4 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_18_n_5 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_18_n_6 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_18_n_7 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_19_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_20_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_21_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_22_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_23_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_24_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_25_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_26_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_27_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_28_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_29_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_6_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_7_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_8_n_0 : STD_LOGIC;
  signal axi_mst_req_b_ready_INST_0_i_9_n_0 : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal NLW_axi_mst_req_b_ready_INST_0_i_16_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_axi_mst_req_b_ready_INST_0_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_axi_mst_req_b_ready_INST_0_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \opt_tf_q[decouple_rw]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \r_tf_q[addr][0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \r_tf_q[length][0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \r_tf_q[length][10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_tf_q[length][11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \r_tf_q[length][12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \r_tf_q[length][13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \r_tf_q[length][14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \r_tf_q[length][15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \r_tf_q[length][16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \r_tf_q[length][17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_tf_q[length][18]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \r_tf_q[length][19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_tf_q[length][1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \r_tf_q[length][20]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \r_tf_q[length][21]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_tf_q[length][22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \r_tf_q[length][23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \r_tf_q[length][24]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_tf_q[length][25]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_tf_q[length][26]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \r_tf_q[length][27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \r_tf_q[length][28]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \r_tf_q[length][29]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \r_tf_q[length][2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_tf_q[length][30]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \r_tf_q[length][31]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \r_tf_q[length][3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \r_tf_q[length][4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_tf_q[length][5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_tf_q[length][6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_tf_q[length][7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_tf_q[length][8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \r_tf_q[length][9]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \w_tf_q[length][0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \w_tf_q[length][10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \w_tf_q[length][11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \w_tf_q[length][12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \w_tf_q[length][13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \w_tf_q[length][14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \w_tf_q[length][15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \w_tf_q[length][16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \w_tf_q[length][17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \w_tf_q[length][18]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \w_tf_q[length][19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \w_tf_q[length][1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \w_tf_q[length][20]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \w_tf_q[length][21]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \w_tf_q[length][22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \w_tf_q[length][23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \w_tf_q[length][24]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \w_tf_q[length][25]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \w_tf_q[length][26]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \w_tf_q[length][27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \w_tf_q[length][28]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \w_tf_q[length][29]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \w_tf_q[length][2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \w_tf_q[length][30]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \w_tf_q[length][31]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \w_tf_q[length][3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \w_tf_q[length][4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \w_tf_q[length][5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \w_tf_q[length][6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \w_tf_q[length][7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \w_tf_q[length][8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \w_tf_q[length][9]_i_1\ : label is "soft_lutpair9";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
axi_mst_req_b_ready_INST_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \^q\(15),
      I3 => \^q\(14),
      O => axi_mst_req_b_ready_INST_0_i_13_n_0
    );
axi_mst_req_b_ready_INST_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(29),
      I2 => \^q\(31),
      I3 => \^q\(28),
      O => axi_mst_req_b_ready_INST_0_i_14_n_0
    );
axi_mst_req_b_ready_INST_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(23),
      I2 => \^q\(21),
      I3 => \^q\(22),
      I4 => axi_mst_req_b_ready_INST_0_i_17_n_0,
      O => axi_mst_req_b_ready_INST_0_i_15_n_0
    );
axi_mst_req_b_ready_INST_0_i_16: unisim.vcomponents.CARRY8
     port map (
      CI => axi_mst_req_b_ready_INST_0_i_18_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => NLW_axi_mst_req_b_ready_INST_0_i_16_CO_UNCONNECTED(7 downto 3),
      CO(2) => CO(0),
      CO(1) => axi_mst_req_b_ready_INST_0_i_16_n_6,
      CO(0) => axi_mst_req_b_ready_INST_0_i_16_n_7,
      DI(7 downto 0) => B"00000111",
      O(7 downto 0) => NLW_axi_mst_req_b_ready_INST_0_i_16_O_UNCONNECTED(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => axi_mst_req_b_ready_INST_0_i_19_n_0,
      S(1) => axi_mst_req_b_ready_INST_0_i_20_n_0,
      S(0) => axi_mst_req_b_ready_INST_0_i_21_n_0
    );
axi_mst_req_b_ready_INST_0_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(16),
      I2 => \^q\(19),
      I3 => \^q\(18),
      O => axi_mst_req_b_ready_INST_0_i_17_n_0
    );
axi_mst_req_b_ready_INST_0_i_18: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => axi_mst_req_b_ready_INST_0_i_18_n_0,
      CO(6) => axi_mst_req_b_ready_INST_0_i_18_n_1,
      CO(5) => axi_mst_req_b_ready_INST_0_i_18_n_2,
      CO(4) => axi_mst_req_b_ready_INST_0_i_18_n_3,
      CO(3) => axi_mst_req_b_ready_INST_0_i_18_n_4,
      CO(2) => axi_mst_req_b_ready_INST_0_i_18_n_5,
      CO(1) => axi_mst_req_b_ready_INST_0_i_18_n_6,
      CO(0) => axi_mst_req_b_ready_INST_0_i_18_n_7,
      DI(7 downto 0) => B"11111111",
      O(7 downto 0) => NLW_axi_mst_req_b_ready_INST_0_i_18_O_UNCONNECTED(7 downto 0),
      S(7) => axi_mst_req_b_ready_INST_0_i_22_n_0,
      S(6) => axi_mst_req_b_ready_INST_0_i_23_n_0,
      S(5) => axi_mst_req_b_ready_INST_0_i_24_n_0,
      S(4) => axi_mst_req_b_ready_INST_0_i_25_n_0,
      S(3) => axi_mst_req_b_ready_INST_0_i_26_n_0,
      S(2) => axi_mst_req_b_ready_INST_0_i_27_n_0,
      S(1) => axi_mst_req_b_ready_INST_0_i_28_n_0,
      S(0) => axi_mst_req_b_ready_INST_0_i_29_n_0
    );
axi_mst_req_b_ready_INST_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      O => axi_mst_req_b_ready_INST_0_i_19_n_0
    );
axi_mst_req_b_ready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => axi_mst_req_b_ready_INST_0_i_6_n_0,
      I3 => axi_mst_req_b_ready_INST_0_i_7_n_0,
      I4 => axi_mst_req_b_ready_INST_0_i_8_n_0,
      I5 => axi_mst_req_b_ready_INST_0_i_9_n_0,
      O => \^q_reg[0]_0\
    );
axi_mst_req_b_ready_INST_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(28),
      I2 => \^q\(27),
      O => axi_mst_req_b_ready_INST_0_i_20_n_0
    );
axi_mst_req_b_ready_INST_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      I2 => \^q\(24),
      O => axi_mst_req_b_ready_INST_0_i_21_n_0
    );
axi_mst_req_b_ready_INST_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(22),
      I2 => \^q\(21),
      O => axi_mst_req_b_ready_INST_0_i_22_n_0
    );
axi_mst_req_b_ready_INST_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(19),
      I2 => \^q\(18),
      O => axi_mst_req_b_ready_INST_0_i_23_n_0
    );
axi_mst_req_b_ready_INST_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      I2 => \^q\(15),
      O => axi_mst_req_b_ready_INST_0_i_24_n_0
    );
axi_mst_req_b_ready_INST_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      I2 => \^q\(12),
      O => axi_mst_req_b_ready_INST_0_i_25_n_0
    );
axi_mst_req_b_ready_INST_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \^q\(9),
      O => axi_mst_req_b_ready_INST_0_i_26_n_0
    );
axi_mst_req_b_ready_INST_0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      O => axi_mst_req_b_ready_INST_0_i_27_n_0
    );
axi_mst_req_b_ready_INST_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      O => axi_mst_req_b_ready_INST_0_i_28_n_0
    );
axi_mst_req_b_ready_INST_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => axi_mst_req_b_ready_INST_0_i_29_n_0
    );
axi_mst_req_b_ready_INST_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => axi_mst_req_b_ready_INST_0_i_6_n_0
    );
axi_mst_req_b_ready_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => axi_mst_req_b_ready_INST_0_i_7_n_0
    );
axi_mst_req_b_ready_INST_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => axi_mst_req_b_ready_INST_0_i_13_n_0,
      O => axi_mst_req_b_ready_INST_0_i_8_n_0
    );
axi_mst_req_b_ready_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => axi_mst_req_b_ready_INST_0_i_14_n_0,
      I1 => \^q\(26),
      I2 => \^q\(25),
      I3 => \^q\(27),
      I4 => \^q\(24),
      I5 => axi_mst_req_b_ready_INST_0_i_15_n_0,
      O => axi_mst_req_b_ready_INST_0_i_9_n_0
    );
\opt_tf_q[decouple_rw]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      O => E(0)
    );
\q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(0),
      Q => \^q\(0)
    );
\q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(10),
      Q => \^q\(10)
    );
\q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(11),
      Q => \^q\(11)
    );
\q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(12),
      Q => \^q\(12)
    );
\q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(13),
      Q => \^q\(13)
    );
\q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(14),
      Q => \^q\(14)
    );
\q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(15),
      Q => \^q\(15)
    );
\q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(16),
      Q => \^q\(16)
    );
\q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(17),
      Q => \^q\(17)
    );
\q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(18),
      Q => \^q\(18)
    );
\q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(19),
      Q => \^q\(19)
    );
\q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(1),
      Q => \^q\(1)
    );
\q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(20),
      Q => \^q\(20)
    );
\q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(21),
      Q => \^q\(21)
    );
\q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(22),
      Q => \^q\(22)
    );
\q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(23),
      Q => \^q\(23)
    );
\q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(24),
      Q => \^q\(24)
    );
\q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(25),
      Q => \^q\(25)
    );
\q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(26),
      Q => \^q\(26)
    );
\q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(27),
      Q => \^q\(27)
    );
\q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(28),
      Q => \^q\(28)
    );
\q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(29),
      Q => \^q\(29)
    );
\q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(2),
      Q => \^q\(2)
    );
\q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(30),
      Q => \^q\(30)
    );
\q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(31),
      Q => \^q\(31)
    );
\q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(3),
      Q => \^q\(3)
    );
\q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(4),
      Q => \^q\(4)
    );
\q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(5),
      Q => \^q\(5)
    );
\q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(6),
      Q => \^q\(6)
    );
\q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(7),
      Q => \^q\(7)
    );
\q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(8),
      Q => \^q\(8)
    );
\q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[0]_2\,
      D => D(9),
      Q => \^q\(9)
    );
\r_tf_q[addr][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(0),
      I3 => \r_tf_q_reg[addr][7]\(0),
      O => \q_reg[31]_1\(0)
    );
\r_tf_q[addr][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(10),
      I3 => \r_tf_q_reg[addr][15]\(2),
      O => \q_reg[31]_1\(10)
    );
\r_tf_q[addr][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(11),
      I3 => \r_tf_q_reg[addr][15]\(3),
      O => \q_reg[31]_1\(11)
    );
\r_tf_q[addr][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(12),
      I3 => \r_tf_q_reg[addr][15]\(4),
      O => \q_reg[31]_1\(12)
    );
\r_tf_q[addr][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(13),
      I3 => \r_tf_q_reg[addr][15]\(5),
      O => \q_reg[31]_1\(13)
    );
\r_tf_q[addr][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(14),
      I3 => \r_tf_q_reg[addr][15]\(6),
      O => \q_reg[31]_1\(14)
    );
\r_tf_q[addr][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(15),
      I3 => \r_tf_q_reg[addr][15]\(7),
      O => \q_reg[31]_1\(15)
    );
\r_tf_q[addr][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(16),
      I3 => \r_tf_q_reg[addr][23]\(0),
      O => \q_reg[31]_1\(16)
    );
\r_tf_q[addr][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(17),
      I3 => \r_tf_q_reg[addr][23]\(1),
      O => \q_reg[31]_1\(17)
    );
\r_tf_q[addr][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(18),
      I3 => \r_tf_q_reg[addr][23]\(2),
      O => \q_reg[31]_1\(18)
    );
\r_tf_q[addr][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(19),
      I3 => \r_tf_q_reg[addr][23]\(3),
      O => \q_reg[31]_1\(19)
    );
\r_tf_q[addr][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(1),
      I3 => \r_tf_q_reg[addr][7]\(1),
      O => \q_reg[31]_1\(1)
    );
\r_tf_q[addr][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(20),
      I3 => \r_tf_q_reg[addr][23]\(4),
      O => \q_reg[31]_1\(20)
    );
\r_tf_q[addr][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(21),
      I3 => \r_tf_q_reg[addr][23]\(5),
      O => \q_reg[31]_1\(21)
    );
\r_tf_q[addr][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(22),
      I3 => \r_tf_q_reg[addr][23]\(6),
      O => \q_reg[31]_1\(22)
    );
\r_tf_q[addr][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(23),
      I3 => \r_tf_q_reg[addr][23]\(7),
      O => \q_reg[31]_1\(23)
    );
\r_tf_q[addr][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(24),
      I3 => \r_tf_q_reg[addr][31]_0\(0),
      O => \q_reg[31]_1\(24)
    );
\r_tf_q[addr][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(25),
      I3 => \r_tf_q_reg[addr][31]_0\(1),
      O => \q_reg[31]_1\(25)
    );
\r_tf_q[addr][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(26),
      I3 => \r_tf_q_reg[addr][31]_0\(2),
      O => \q_reg[31]_1\(26)
    );
\r_tf_q[addr][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(27),
      I3 => \r_tf_q_reg[addr][31]_0\(3),
      O => \q_reg[31]_1\(27)
    );
\r_tf_q[addr][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(28),
      I3 => \r_tf_q_reg[addr][31]_0\(4),
      O => \q_reg[31]_1\(28)
    );
\r_tf_q[addr][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(29),
      I3 => \r_tf_q_reg[addr][31]_0\(5),
      O => \q_reg[31]_1\(29)
    );
\r_tf_q[addr][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(2),
      I3 => \r_tf_q_reg[addr][7]\(2),
      O => \q_reg[31]_1\(2)
    );
\r_tf_q[addr][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(30),
      I3 => \r_tf_q_reg[addr][31]_0\(6),
      O => \q_reg[31]_1\(30)
    );
\r_tf_q[addr][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(31),
      I3 => \r_tf_q_reg[addr][31]_0\(7),
      O => \q_reg[31]_1\(31)
    );
\r_tf_q[addr][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(3),
      I3 => \r_tf_q_reg[addr][7]\(3),
      O => \q_reg[31]_1\(3)
    );
\r_tf_q[addr][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(4),
      I3 => \r_tf_q_reg[addr][7]\(4),
      O => \q_reg[31]_1\(4)
    );
\r_tf_q[addr][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(5),
      I3 => \r_tf_q_reg[addr][7]\(5),
      O => \q_reg[31]_1\(5)
    );
\r_tf_q[addr][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(6),
      I3 => \r_tf_q_reg[addr][7]\(6),
      O => \q_reg[31]_1\(6)
    );
\r_tf_q[addr][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(7),
      I3 => \r_tf_q_reg[addr][7]\(7),
      O => \q_reg[31]_1\(7)
    );
\r_tf_q[addr][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(8),
      I3 => \r_tf_q_reg[addr][15]\(0),
      O => \q_reg[31]_1\(8)
    );
\r_tf_q[addr][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \r_tf_q_reg[addr][31]\(9),
      I3 => \r_tf_q_reg[addr][15]\(1),
      O => \q_reg[31]_1\(9)
    );
\r_tf_q[length][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(0),
      I3 => O(0),
      O => \q_reg[31]_0\(0)
    );
\r_tf_q[length][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(10),
      I3 => \r_tf_q_reg[length][15]\(2),
      O => \q_reg[31]_0\(10)
    );
\r_tf_q[length][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(11),
      I3 => \r_tf_q_reg[length][15]\(3),
      O => \q_reg[31]_0\(11)
    );
\r_tf_q[length][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(12),
      I3 => \r_tf_q_reg[length][15]\(4),
      O => \q_reg[31]_0\(12)
    );
\r_tf_q[length][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(13),
      I3 => \r_tf_q_reg[length][15]\(5),
      O => \q_reg[31]_0\(13)
    );
\r_tf_q[length][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(14),
      I3 => \r_tf_q_reg[length][15]\(6),
      O => \q_reg[31]_0\(14)
    );
\r_tf_q[length][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(15),
      I3 => \r_tf_q_reg[length][15]\(7),
      O => \q_reg[31]_0\(15)
    );
\r_tf_q[length][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(16),
      I3 => \r_tf_q_reg[length][23]\(0),
      O => \q_reg[31]_0\(16)
    );
\r_tf_q[length][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(17),
      I3 => \r_tf_q_reg[length][23]\(1),
      O => \q_reg[31]_0\(17)
    );
\r_tf_q[length][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(18),
      I3 => \r_tf_q_reg[length][23]\(2),
      O => \q_reg[31]_0\(18)
    );
\r_tf_q[length][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(19),
      I3 => \r_tf_q_reg[length][23]\(3),
      O => \q_reg[31]_0\(19)
    );
\r_tf_q[length][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(1),
      I3 => O(1),
      O => \q_reg[31]_0\(1)
    );
\r_tf_q[length][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(20),
      I3 => \r_tf_q_reg[length][23]\(4),
      O => \q_reg[31]_0\(20)
    );
\r_tf_q[length][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(21),
      I3 => \r_tf_q_reg[length][23]\(5),
      O => \q_reg[31]_0\(21)
    );
\r_tf_q[length][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(22),
      I3 => \r_tf_q_reg[length][23]\(6),
      O => \q_reg[31]_0\(22)
    );
\r_tf_q[length][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(23),
      I3 => \r_tf_q_reg[length][23]\(7),
      O => \q_reg[31]_0\(23)
    );
\r_tf_q[length][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(24),
      I3 => \r_tf_q_reg[length][31]\(0),
      O => \q_reg[31]_0\(24)
    );
\r_tf_q[length][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(25),
      I3 => \r_tf_q_reg[length][31]\(1),
      O => \q_reg[31]_0\(25)
    );
\r_tf_q[length][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(26),
      I3 => \r_tf_q_reg[length][31]\(2),
      O => \q_reg[31]_0\(26)
    );
\r_tf_q[length][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(27),
      I3 => \r_tf_q_reg[length][31]\(3),
      O => \q_reg[31]_0\(27)
    );
\r_tf_q[length][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(28),
      I3 => \r_tf_q_reg[length][31]\(4),
      O => \q_reg[31]_0\(28)
    );
\r_tf_q[length][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(29),
      I3 => \r_tf_q_reg[length][31]\(5),
      O => \q_reg[31]_0\(29)
    );
\r_tf_q[length][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(2),
      I3 => O(2),
      O => \q_reg[31]_0\(2)
    );
\r_tf_q[length][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(30),
      I3 => \r_tf_q_reg[length][31]\(6),
      O => \q_reg[31]_0\(30)
    );
\r_tf_q[length][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(31),
      I3 => \r_tf_q_reg[length][31]\(7),
      O => \q_reg[31]_0\(31)
    );
\r_tf_q[length][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(3),
      I3 => O(3),
      O => \q_reg[31]_0\(3)
    );
\r_tf_q[length][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(4),
      I3 => O(4),
      O => \q_reg[31]_0\(4)
    );
\r_tf_q[length][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(5),
      I3 => O(5),
      O => \q_reg[31]_0\(5)
    );
\r_tf_q[length][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(6),
      I3 => O(6),
      O => \q_reg[31]_0\(6)
    );
\r_tf_q[length][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(7),
      I3 => O(7),
      O => \q_reg[31]_0\(7)
    );
\r_tf_q[length][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(8),
      I3 => \r_tf_q_reg[length][15]\(0),
      O => \q_reg[31]_0\(8)
    );
\r_tf_q[length][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(9),
      I3 => \r_tf_q_reg[length][15]\(1),
      O => \q_reg[31]_0\(9)
    );
\w_tf_q[addr][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(0),
      I3 => \w_tf_q_reg[addr][7]\(0),
      O => \q_reg[31]_2\(0)
    );
\w_tf_q[addr][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(10),
      I3 => \w_tf_q_reg[addr][15]\(2),
      O => \q_reg[31]_2\(10)
    );
\w_tf_q[addr][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(11),
      I3 => \w_tf_q_reg[addr][15]\(3),
      O => \q_reg[31]_2\(11)
    );
\w_tf_q[addr][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(12),
      I3 => \w_tf_q_reg[addr][15]\(4),
      O => \q_reg[31]_2\(12)
    );
\w_tf_q[addr][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(13),
      I3 => \w_tf_q_reg[addr][15]\(5),
      O => \q_reg[31]_2\(13)
    );
\w_tf_q[addr][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(14),
      I3 => \w_tf_q_reg[addr][15]\(6),
      O => \q_reg[31]_2\(14)
    );
\w_tf_q[addr][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(15),
      I3 => \w_tf_q_reg[addr][15]\(7),
      O => \q_reg[31]_2\(15)
    );
\w_tf_q[addr][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(16),
      I3 => \w_tf_q_reg[addr][23]\(0),
      O => \q_reg[31]_2\(16)
    );
\w_tf_q[addr][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(17),
      I3 => \w_tf_q_reg[addr][23]\(1),
      O => \q_reg[31]_2\(17)
    );
\w_tf_q[addr][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(18),
      I3 => \w_tf_q_reg[addr][23]\(2),
      O => \q_reg[31]_2\(18)
    );
\w_tf_q[addr][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(19),
      I3 => \w_tf_q_reg[addr][23]\(3),
      O => \q_reg[31]_2\(19)
    );
\w_tf_q[addr][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(1),
      I3 => \w_tf_q_reg[addr][7]\(1),
      O => \q_reg[31]_2\(1)
    );
\w_tf_q[addr][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(20),
      I3 => \w_tf_q_reg[addr][23]\(4),
      O => \q_reg[31]_2\(20)
    );
\w_tf_q[addr][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(21),
      I3 => \w_tf_q_reg[addr][23]\(5),
      O => \q_reg[31]_2\(21)
    );
\w_tf_q[addr][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(22),
      I3 => \w_tf_q_reg[addr][23]\(6),
      O => \q_reg[31]_2\(22)
    );
\w_tf_q[addr][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(23),
      I3 => \w_tf_q_reg[addr][23]\(7),
      O => \q_reg[31]_2\(23)
    );
\w_tf_q[addr][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(24),
      I3 => \w_tf_q_reg[addr][31]_0\(0),
      O => \q_reg[31]_2\(24)
    );
\w_tf_q[addr][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(25),
      I3 => \w_tf_q_reg[addr][31]_0\(1),
      O => \q_reg[31]_2\(25)
    );
\w_tf_q[addr][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(26),
      I3 => \w_tf_q_reg[addr][31]_0\(2),
      O => \q_reg[31]_2\(26)
    );
\w_tf_q[addr][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(27),
      I3 => \w_tf_q_reg[addr][31]_0\(3),
      O => \q_reg[31]_2\(27)
    );
\w_tf_q[addr][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(28),
      I3 => \w_tf_q_reg[addr][31]_0\(4),
      O => \q_reg[31]_2\(28)
    );
\w_tf_q[addr][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(29),
      I3 => \w_tf_q_reg[addr][31]_0\(5),
      O => \q_reg[31]_2\(29)
    );
\w_tf_q[addr][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(2),
      I3 => \w_tf_q_reg[addr][7]\(2),
      O => \q_reg[31]_2\(2)
    );
\w_tf_q[addr][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(30),
      I3 => \w_tf_q_reg[addr][31]_0\(6),
      O => \q_reg[31]_2\(30)
    );
\w_tf_q[addr][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(31),
      I3 => \w_tf_q_reg[addr][31]_0\(7),
      O => \q_reg[31]_2\(31)
    );
\w_tf_q[addr][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(3),
      I3 => \w_tf_q_reg[addr][7]\(3),
      O => \q_reg[31]_2\(3)
    );
\w_tf_q[addr][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(4),
      I3 => \w_tf_q_reg[addr][7]\(4),
      O => \q_reg[31]_2\(4)
    );
\w_tf_q[addr][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(5),
      I3 => \w_tf_q_reg[addr][7]\(5),
      O => \q_reg[31]_2\(5)
    );
\w_tf_q[addr][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(6),
      I3 => \w_tf_q_reg[addr][7]\(6),
      O => \q_reg[31]_2\(6)
    );
\w_tf_q[addr][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(7),
      I3 => \w_tf_q_reg[addr][7]\(7),
      O => \q_reg[31]_2\(7)
    );
\w_tf_q[addr][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(8),
      I3 => \w_tf_q_reg[addr][15]\(0),
      O => \q_reg[31]_2\(8)
    );
\w_tf_q[addr][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \w_tf_q_reg[addr][31]\(9),
      I3 => \w_tf_q_reg[addr][15]\(1),
      O => \q_reg[31]_2\(9)
    );
\w_tf_q[length][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(0),
      I3 => p_0_in(0),
      O => \q_reg[31]_3\(0)
    );
\w_tf_q[length][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(10),
      I3 => p_0_in(10),
      O => \q_reg[31]_3\(10)
    );
\w_tf_q[length][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(11),
      I3 => p_0_in(11),
      O => \q_reg[31]_3\(11)
    );
\w_tf_q[length][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(12),
      I3 => p_0_in(12),
      O => \q_reg[31]_3\(12)
    );
\w_tf_q[length][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(13),
      I3 => p_0_in(13),
      O => \q_reg[31]_3\(13)
    );
\w_tf_q[length][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(14),
      I3 => p_0_in(14),
      O => \q_reg[31]_3\(14)
    );
\w_tf_q[length][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(15),
      I3 => p_0_in(15),
      O => \q_reg[31]_3\(15)
    );
\w_tf_q[length][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(16),
      I3 => p_0_in(16),
      O => \q_reg[31]_3\(16)
    );
\w_tf_q[length][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(17),
      I3 => p_0_in(17),
      O => \q_reg[31]_3\(17)
    );
\w_tf_q[length][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(18),
      I3 => p_0_in(18),
      O => \q_reg[31]_3\(18)
    );
\w_tf_q[length][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(19),
      I3 => p_0_in(19),
      O => \q_reg[31]_3\(19)
    );
\w_tf_q[length][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(1),
      I3 => p_0_in(1),
      O => \q_reg[31]_3\(1)
    );
\w_tf_q[length][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(20),
      I3 => p_0_in(20),
      O => \q_reg[31]_3\(20)
    );
\w_tf_q[length][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(21),
      I3 => p_0_in(21),
      O => \q_reg[31]_3\(21)
    );
\w_tf_q[length][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(22),
      I3 => p_0_in(22),
      O => \q_reg[31]_3\(22)
    );
\w_tf_q[length][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(23),
      I3 => p_0_in(23),
      O => \q_reg[31]_3\(23)
    );
\w_tf_q[length][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(24),
      I3 => p_0_in(24),
      O => \q_reg[31]_3\(24)
    );
\w_tf_q[length][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(25),
      I3 => p_0_in(25),
      O => \q_reg[31]_3\(25)
    );
\w_tf_q[length][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(26),
      I3 => p_0_in(26),
      O => \q_reg[31]_3\(26)
    );
\w_tf_q[length][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(27),
      I3 => p_0_in(27),
      O => \q_reg[31]_3\(27)
    );
\w_tf_q[length][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(28),
      I3 => p_0_in(28),
      O => \q_reg[31]_3\(28)
    );
\w_tf_q[length][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(29),
      I3 => p_0_in(29),
      O => \q_reg[31]_3\(29)
    );
\w_tf_q[length][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(2),
      I3 => p_0_in(2),
      O => \q_reg[31]_3\(2)
    );
\w_tf_q[length][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(30),
      I3 => p_0_in(30),
      O => \q_reg[31]_3\(30)
    );
\w_tf_q[length][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(31),
      I3 => p_0_in(31),
      O => \q_reg[31]_3\(31)
    );
\w_tf_q[length][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(3),
      I3 => p_0_in(3),
      O => \q_reg[31]_3\(3)
    );
\w_tf_q[length][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(4),
      I3 => p_0_in(4),
      O => \q_reg[31]_3\(4)
    );
\w_tf_q[length][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(5),
      I3 => p_0_in(5),
      O => \q_reg[31]_3\(5)
    );
\w_tf_q[length][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(6),
      I3 => p_0_in(6),
      O => \q_reg[31]_3\(6)
    );
\w_tf_q[length][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(7),
      I3 => p_0_in(7),
      O => \q_reg[31]_3\(7)
    );
\w_tf_q[length][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(8),
      I3 => p_0_in(8),
      O => \q_reg[31]_3\(8)
    );
\w_tf_q[length][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      I2 => \^q\(9),
      I3 => p_0_in(9),
      O => \q_reg[31]_3\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg_28 is
  port (
    \q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \opt_tf_q_reg[shift][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \q_reg[31]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg_28 : entity is "prim_subreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg_28 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\opt_tf_q[shift][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \opt_tf_q_reg[shift][1]\(0),
      I2 => \^q\(1),
      I3 => \opt_tf_q_reg[shift][1]\(1),
      O => \q_reg[0]_0\(0)
    );
\q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(0),
      Q => \^q\(0)
    );
\q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(10),
      Q => \^q\(10)
    );
\q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(11),
      Q => \^q\(11)
    );
\q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(12),
      Q => \^q\(12)
    );
\q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(13),
      Q => \^q\(13)
    );
\q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(14),
      Q => \^q\(14)
    );
\q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(15),
      Q => \^q\(15)
    );
\q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(16),
      Q => \^q\(16)
    );
\q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(17),
      Q => \^q\(17)
    );
\q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(18),
      Q => \^q\(18)
    );
\q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(19),
      Q => \^q\(19)
    );
\q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(1),
      Q => \^q\(1)
    );
\q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(20),
      Q => \^q\(20)
    );
\q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(21),
      Q => \^q\(21)
    );
\q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(22),
      Q => \^q\(22)
    );
\q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(23),
      Q => \^q\(23)
    );
\q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(24),
      Q => \^q\(24)
    );
\q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(25),
      Q => \^q\(25)
    );
\q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(26),
      Q => \^q\(26)
    );
\q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(27),
      Q => \^q\(27)
    );
\q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(28),
      Q => \^q\(28)
    );
\q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(29),
      Q => \^q\(29)
    );
\q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(2),
      Q => \^q\(2)
    );
\q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(30),
      Q => \^q\(30)
    );
\q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(31),
      Q => \^q\(31)
    );
\q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(3),
      Q => \^q\(3)
    );
\q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(4),
      Q => \^q\(4)
    );
\q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(5),
      Q => \^q\(5)
    );
\q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(6),
      Q => \^q\(6)
    );
\q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(7),
      Q => \^q\(7)
    );
\q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(8),
      Q => \^q\(8)
    );
\q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \q_reg[0]_1\(0),
      CLR => \q_reg[31]_0\,
      D => D(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0\ is
  port (
    \burst_req_d[opt][beo][src_reduce_len]\ : out STD_LOGIC;
    conf_decouple_we : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0\ : entity is "prim_subreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0\ is
begin
\q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => conf_decouple_we,
      CLR => \q_reg[0]_0\,
      D => D(0),
      Q => \burst_req_d[opt][beo][src_reduce_len]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0_25\ is
  port (
    \burst_req_d[opt][beo][decouple_rw]\ : out STD_LOGIC;
    conf_decouple_we : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0_25\ : entity is "prim_subreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0_25\ is
begin
\q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => conf_decouple_we,
      CLR => \q_reg[0]_0\,
      D => D(0),
      Q => \burst_req_d[opt][beo][decouple_rw]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0_26\ is
  port (
    q : out STD_LOGIC;
    conf_decouple_we : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0_26\ : entity is "prim_subreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0_26\ is
begin
\q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => conf_decouple_we,
      CLR => \q_reg[0]_0\,
      D => D(0),
      Q => q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree is
  port (
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : out STD_LOGIC;
    \axi_slv_req_aw_id[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.rr_q0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_b_ready_0 : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : out STD_LOGIC;
    axi_slv_req_b_ready_1 : out STD_LOGIC;
    b_state_q_reg : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\ : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_b_ready : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_last : in STD_LOGIC;
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_rsp_b_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree is
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.rr_q[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.rr_q_reg\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_slv_rsp_b_id[0]_INST_0_i_4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_6\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1\ : label is "soft_lutpair194";
begin
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\;
  \gen_arbiter.rr_q0\ <= \^gen_arbiter.rr_q0\;
\FSM_sequential_w_state_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAABABAABB"
    )
        port map (
      I0 => axi_slv_req_b_ready,
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\,
      O => axi_slv_req_b_ready_1
    );
\FSM_sequential_w_state_q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA800A800A800"
    )
        port map (
      I0 => axi_slv_req_b_ready,
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      I3 => \FSM_sequential_w_state_q_reg[0]\(0),
      I4 => axi_slv_req_w_last,
      I5 => axi_slv_req_w_valid,
      O => axi_slv_req_b_ready_0
    );
\axi_slv_rsp_b_id[0]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA800A8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.rr_q_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      O => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\
    );
\axi_slv_rsp_b_resp[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE32FE32FE32"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I4 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I5 => \gen_arbiter.gen_int_rr.rr_q_reg\,
      O => b_state_q_reg
    );
axi_slv_rsp_b_valid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011001105"
    )
        port map (
      I0 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\,
      I5 => axi_slv_rsp_b_valid,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\
    );
\counter_q[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \^gen_arbiter.rr_q0\,
      I2 => \counter_q_reg[0]_0\,
      I3 => axi_slv_req_aw_id(0),
      O => \axi_slv_req_aw_id[0]\(0)
    );
\counter_q[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => \^gen_arbiter.rr_q0\,
      I1 => \counter_q_reg[0]\,
      I2 => \counter_q_reg[0]_0\,
      I3 => axi_slv_req_aw_id(0),
      O => E(0)
    );
\counter_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8AAAAA8A8AA88"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2\,
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\,
      O => \^gen_arbiter.rr_q0\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454555554545544"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2\,
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__0_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      O => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      D => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1)
    );
\gen_arbiter.gen_int_rr.rr_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.rr_q[0]_i_2__0_n_0\,
      I1 => \^gen_arbiter.rr_q0\,
      I2 => \gen_arbiter.gen_int_rr.rr_q_reg\,
      O => \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0\
    );
\gen_arbiter.gen_int_rr.rr_q[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444FFF44FF4F"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.rr_q_reg\,
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      O => \gen_arbiter.gen_int_rr.rr_q[0]_i_2__0_n_0\
    );
\gen_arbiter.gen_int_rr.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      D => \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0\,
      Q => \gen_arbiter.gen_int_rr.rr_q_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree__parameterized0\ is
  port (
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : out STD_LOGIC;
    \counter_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_state_q_reg : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC;
    \counter_q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_4\ : in STD_LOGIC;
    \counter_q_reg[0]_5\ : in STD_LOGIC;
    \counter_q_reg[0]_6\ : in STD_LOGIC;
    r_state_q : in STD_LOGIC;
    r_last_q : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ : in STD_LOGIC;
    \unsupported_resp[r_valid]\ : in STD_LOGIC;
    \counter_q[1]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    \FSM_sequential_r_state_q_reg[0]\ : in STD_LOGIC;
    r_state_d : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree__parameterized0\ : entity is "rr_arb_tree";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree__parameterized0\ is
  signal \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.rr_q_reg\ : STD_LOGIC;
  signal \gen_arbiter.rr_q0\ : STD_LOGIC;
  signal \^r_state_q_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_slv_rsp_r_id[0]_INST_0_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0\ : label is "soft_lutpair199";
begin
  \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ <= \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\;
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0) <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0);
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\;
  r_state_q_reg <= \^r_state_q_reg\;
\axi_slv_rsp_r_id[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AAAAA"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I2 => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\,
      I3 => \unsupported_resp[r_valid]\,
      I4 => \gen_arbiter.gen_int_rr.rr_q_reg\,
      O => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\
    );
axi_slv_rsp_r_valid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000355550003"
    )
        port map (
      I0 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0),
      I1 => \FSM_sequential_r_state_q_reg[0]\,
      I2 => r_state_d,
      I3 => \unsupported_resp[r_valid]\,
      I4 => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\
    );
\counter_q[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969666666"
    )
        port map (
      I0 => Q(0),
      I1 => \counter_q_reg[0]_0\,
      I2 => \^r_state_q_reg\,
      I3 => \counter_q_reg[0]_1\,
      I4 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I5 => \counter_q_reg[0]_2\,
      O => \counter_q_reg[0]\(0)
    );
\counter_q[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => \counter_q_reg[0]_3\(0),
      I1 => \counter_q_reg[0]_4\,
      I2 => \counter_q_reg[0]_1\,
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I4 => \counter_q_reg[0]_2\,
      I5 => \^r_state_q_reg\,
      O => D(0)
    );
\counter_q[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E2E2EFFFFFFFF"
    )
        port map (
      I0 => \counter_q_reg[0]_5\,
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I2 => \counter_q_reg[0]_6\,
      I3 => r_state_q,
      I4 => r_last_q,
      I5 => \gen_arbiter.rr_q0\,
      O => \^r_state_q_reg\
    );
\counter_q[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \counter_q_reg[0]_1\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\,
      I3 => \gen_arbiter.gen_int_rr.rr_q_reg\,
      I4 => \counter_q_reg[0]_2\,
      O => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\
    );
\counter_q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444000"
    )
        port map (
      I0 => \counter_q[1]_i_3__0_0\(0),
      I1 => axi_slv_req_r_ready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\,
      I4 => \unsupported_resp[r_valid]\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      O => \gen_arbiter.rr_q0\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      Q => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\,
      I2 => \unsupported_resp[r_valid]\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      Q => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1)
    );
\gen_arbiter.gen_int_rr.rr_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF8A808A80"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I2 => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\,
      I3 => \unsupported_resp[r_valid]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      I5 => \gen_arbiter.gen_int_rr.rr_q_reg\,
      O => \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0\
    );
\gen_arbiter.gen_int_rr.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\,
      D => \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0\,
      Q => \gen_arbiter.gen_int_rr.rr_q_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\ : out STD_LOGIC;
    \next_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_3\ : in STD_LOGIC;
    \dma_regs_rsp[ready]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    read_pointer_q0_2 : in STD_LOGIC;
    \mem_q_reg[0][error]__0\ : in STD_LOGIC;
    \mem_q_reg[0][data][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q[0][data][31]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q[0][data][31]_i_3_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree__parameterized1\ : entity is "rr_arb_tree";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree__parameterized1\ is
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.rr_q_reg\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.rr_q_reg[0]_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.rr_q[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_5\ : label is "soft_lutpair125";
begin
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\;
  \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ <= \^gen_arbiter.gen_int_rr.rr_q_reg[0]_0\;
  \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\ <= \^gen_arbiter.gen_int_rr.rr_q_reg[0]_2\;
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_3\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888BBB8BBB8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(1),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(0),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0),
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(1),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BB8888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => \status_cnt_q_reg[1]\(0),
      I3 => \status_cnt_q_reg[1]\(1),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\(1),
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\(0),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_3\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_3\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1)
    );
\gen_arbiter.gen_int_rr.rr_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77A0"
    )
        port map (
      I0 => \dma_regs_rsp[ready]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0\,
      I3 => \gen_arbiter.gen_int_rr.rr_q_reg\,
      O => \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0\
    );
\gen_arbiter.gen_int_rr.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_3\,
      D => \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0\,
      Q => \gen_arbiter.gen_int_rr.rr_q_reg\
    );
\mem_q[0][data][0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_arbiter.gen_int_rr.rr_q_reg[0]_2\,
      I1 => \mem_q_reg[0][data][0]\(0),
      O => \next_q_reg[0]\
    );
\mem_q[0][data][31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808000000000"
    )
        port map (
      I0 => \mem_q[0][data][31]_i_3\(0),
      I1 => \mem_q[0][data][31]_i_3_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0\,
      I3 => \gen_arbiter.gen_int_rr.rr_q_reg\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0\,
      I5 => CO(0),
      O => \^gen_arbiter.gen_int_rr.rr_q_reg[0]_2\
    );
\mem_q[0][error]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      I1 => \mem_q_reg[0][error]__0\,
      O => \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\
    );
\status_cnt_q[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD02020002"
    )
        port map (
      I0 => \dma_regs_rsp[ready]\,
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I2 => \^gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      I3 => \status_cnt_q_reg[1]\(1),
      I4 => \status_cnt_q_reg[1]\(0),
      I5 => read_pointer_q0_2,
      O => E(0)
    );
\status_cnt_q[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0\,
      O => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\
    );
\status_cnt_q[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0\,
      I1 => \gen_arbiter.gen_int_rr.rr_q_reg\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0\,
      O => \^gen_arbiter.gen_int_rr.rr_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_register is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_w_state_q_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_beats_q_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_r_state_q_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_w_state_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    id_d : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_beats_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_beats_q_reg[0]_0\ : in STD_LOGIC;
    axi_slv_req_r_ready : in STD_LOGIC;
    \FSM_sequential_r_state_q_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_w_state_q_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]_3\ : in STD_LOGIC;
    \FSM_sequential_r_state_q_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]_4\ : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_b_ready : in STD_LOGIC;
    \r_beats_q_reg[5]\ : in STD_LOGIC;
    \r_beats_q_reg[4]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \data_o_reg[len][0]_0\ : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_register is
  signal \FSM_sequential_w_state_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_w_state_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_w_state_q[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_o_reg[len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^id_d\ : STD_LOGIC;
  signal \^r_beats_q_reg[3]\ : STD_LOGIC;
  signal r_resp_cmd_pop_valid : STD_LOGIC;
  signal reg_ena : STD_LOGIC;
  signal valid_o_i_1_n_0 : STD_LOGIC;
  signal valid_o_i_2_n_0 : STD_LOGIC;
  signal valid_o_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_w_state_q[0]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_sequential_w_state_q[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_sequential_w_state_q[2]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_sequential_w_state_q[2]_i_6\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \r_beats_q[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \r_beats_q[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \r_beats_q[6]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of valid_o_i_3 : label is "soft_lutpair127";
begin
  id_d <= \^id_d\;
  \r_beats_q_reg[3]\ <= \^r_beats_q_reg[3]\;
\FSM_sequential_r_state_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAABBBAABAAABAB"
    )
        port map (
      I0 => \FSM_sequential_r_state_q_reg[0]_0\,
      I1 => \r_beats_q_reg[0]\(1),
      I2 => \r_beats_q_reg[0]\(0),
      I3 => r_resp_cmd_pop_valid,
      I4 => \FSM_sequential_r_state_q_reg[0]\,
      I5 => axi_slv_req_r_ready,
      O => \FSM_sequential_r_state_q_reg[1]\(0)
    );
\FSM_sequential_w_state_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \FSM_sequential_w_state_q_reg[0]\,
      I1 => \FSM_sequential_w_state_q_reg[0]_0\,
      I2 => \FSM_sequential_w_state_q_reg[0]_1\,
      I3 => \FSM_sequential_w_state_q[0]_i_2_n_0\,
      I4 => \FSM_sequential_w_state_q_reg[0]_2\,
      I5 => \FSM_sequential_w_state_q[2]_i_6_n_0\,
      O => \FSM_sequential_w_state_q_reg[2]\(0)
    );
\FSM_sequential_w_state_q[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_w_state_q_reg[2]_1\(2),
      I1 => \FSM_sequential_w_state_q_reg[2]_1\(1),
      O => \FSM_sequential_w_state_q[0]_i_2_n_0\
    );
\FSM_sequential_w_state_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \FSM_sequential_w_state_q[2]_i_3_n_0\,
      I1 => \FSM_sequential_w_state_q_reg[2]_1\(2),
      I2 => \FSM_sequential_w_state_q_reg[0]_3\,
      I3 => \FSM_sequential_w_state_q_reg[2]_1\(1),
      I4 => \FSM_sequential_w_state_q_reg[0]_4\,
      O => \FSM_sequential_w_state_q_reg[2]_0\(0)
    );
\FSM_sequential_w_state_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAABABA"
    )
        port map (
      I0 => \FSM_sequential_w_state_q[2]_i_6_n_0\,
      I1 => \FSM_sequential_w_state_q_reg[2]_1\(2),
      I2 => \FSM_sequential_w_state_q_reg[2]_2\,
      I3 => \FSM_sequential_w_state_q_reg[2]_1\(1),
      I4 => \FSM_sequential_w_state_q_reg[2]_3\,
      I5 => \FSM_sequential_w_state_q_reg[0]\,
      O => \FSM_sequential_w_state_q_reg[2]\(1)
    );
\FSM_sequential_w_state_q[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => axi_slv_req_b_ready,
      I1 => r_resp_cmd_pop_valid,
      I2 => \FSM_sequential_w_state_q_reg[2]_1\(0),
      O => \FSM_sequential_w_state_q[2]_i_3_n_0\
    );
\FSM_sequential_w_state_q[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => valid_o_i_2_n_0,
      I1 => \FSM_sequential_w_state_q_reg[2]_1\(0),
      I2 => \FSM_sequential_w_state_q_reg[2]_1\(2),
      O => \FSM_sequential_w_state_q[2]_i_6_n_0\
    );
axi_slv_rsp_aw_ready_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => axi_slv_req_aw_atop(1),
      I1 => axi_slv_req_aw_atop(0),
      I2 => axi_slv_req_aw_valid,
      I3 => \FSM_sequential_w_state_q_reg[2]_1\(0),
      I4 => \FSM_sequential_w_state_q_reg[2]_1\(2),
      I5 => \FSM_sequential_w_state_q_reg[2]_1\(1),
      O => \^id_d\
    );
axi_slv_rsp_r_last_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(4),
      I5 => Q(5),
      O => \^r_beats_q_reg[3]\
    );
\data_o[len][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => axi_slv_req_aw_atop(1),
      I1 => axi_slv_req_aw_valid,
      I2 => \FSM_sequential_w_state_q_reg[2]_1\(0),
      I3 => \FSM_sequential_w_state_q[0]_i_2_n_0\,
      I4 => valid_o_i_2_n_0,
      O => reg_ena
    );
\data_o_reg[len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => reg_ena,
      CLR => \data_o_reg[len][0]_0\,
      D => axi_slv_req_aw_len(0),
      Q => \data_o_reg[len]\(0)
    );
\data_o_reg[len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => reg_ena,
      CLR => \data_o_reg[len][0]_0\,
      D => axi_slv_req_aw_len(1),
      Q => \data_o_reg[len]\(1)
    );
\data_o_reg[len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => reg_ena,
      CLR => \data_o_reg[len][0]_0\,
      D => axi_slv_req_aw_len(2),
      Q => \data_o_reg[len]\(2)
    );
\data_o_reg[len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => reg_ena,
      CLR => \data_o_reg[len][0]_0\,
      D => axi_slv_req_aw_len(3),
      Q => \data_o_reg[len]\(3)
    );
\data_o_reg[len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => reg_ena,
      CLR => \data_o_reg[len][0]_0\,
      D => axi_slv_req_aw_len(4),
      Q => \data_o_reg[len]\(4)
    );
\data_o_reg[len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => reg_ena,
      CLR => \data_o_reg[len][0]_0\,
      D => axi_slv_req_aw_len(5),
      Q => \data_o_reg[len]\(5)
    );
\data_o_reg[len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => reg_ena,
      CLR => \data_o_reg[len][0]_0\,
      D => axi_slv_req_aw_len(6),
      Q => \data_o_reg[len]\(6)
    );
\data_o_reg[len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => reg_ena,
      CLR => \data_o_reg[len][0]_0\,
      D => axi_slv_req_aw_len(7),
      Q => \data_o_reg[len]\(7)
    );
\r_beats_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \data_o_reg[len]\(0),
      I1 => Q(0),
      I2 => \r_beats_q_reg[0]\(1),
      O => D(0)
    );
\r_beats_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \data_o_reg[len]\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \r_beats_q_reg[0]\(1),
      O => D(1)
    );
\r_beats_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E22E"
    )
        port map (
      I0 => \data_o_reg[len]\(2),
      I1 => \r_beats_q_reg[0]\(1),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(2)
    );
\r_beats_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0101FF00FF00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \data_o_reg[len]\(3),
      I4 => Q(3),
      I5 => \r_beats_q_reg[0]\(1),
      O => D(3)
    );
\r_beats_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \data_o_reg[len]\(4),
      I1 => Q(4),
      I2 => \r_beats_q_reg[4]\,
      I3 => \r_beats_q_reg[0]\(1),
      O => D(4)
    );
\r_beats_q[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EE2"
    )
        port map (
      I0 => \data_o_reg[len]\(5),
      I1 => \r_beats_q_reg[0]\(1),
      I2 => Q(5),
      I3 => \r_beats_q_reg[5]\,
      O => D(5)
    );
\r_beats_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EE2"
    )
        port map (
      I0 => \data_o_reg[len]\(6),
      I1 => \r_beats_q_reg[0]\(1),
      I2 => Q(6),
      I3 => \^r_beats_q_reg[3]\,
      O => D(6)
    );
\r_beats_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0C000C0A0C0000"
    )
        port map (
      I0 => \r_beats_q_reg[0]_0\,
      I1 => r_resp_cmd_pop_valid,
      I2 => \r_beats_q_reg[0]\(0),
      I3 => \r_beats_q_reg[0]\(1),
      I4 => axi_slv_req_r_ready,
      I5 => \FSM_sequential_r_state_q_reg[0]\,
      O => E(0)
    );
\r_beats_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2E22E2"
    )
        port map (
      I0 => \data_o_reg[len]\(7),
      I1 => \r_beats_q_reg[0]\(1),
      I2 => \^r_beats_q_reg[3]\,
      I3 => Q(6),
      I4 => Q(7),
      O => D(7)
    );
valid_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => r_resp_cmd_pop_valid,
      I1 => valid_o_i_2_n_0,
      I2 => axi_slv_req_aw_atop(1),
      I3 => \^id_d\,
      O => valid_o_i_1_n_0
    );
valid_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => r_resp_cmd_pop_valid,
      I1 => axi_slv_req_r_ready,
      I2 => valid_o_i_3_n_0,
      I3 => \^r_beats_q_reg[3]\,
      I4 => Q(6),
      I5 => Q(7),
      O => valid_o_i_2_n_0
    );
valid_o_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_beats_q_reg[0]\(1),
      I1 => \r_beats_q_reg[0]\(0),
      O => valid_o_i_3_n_0
    );
valid_o_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_o_reg[len][0]_0\,
      D => valid_o_i_1_n_0,
      Q => r_resp_cmd_pop_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_atop_filter is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_w_ready : out STD_LOGIC;
    \FSM_sequential_w_state_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_rsp_b_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_valid : out STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_r_state_q_reg[1]_0\ : out STD_LOGIC;
    axi_slv_rsp_r_last : out STD_LOGIC;
    axi_slv_rsp_r_valid : out STD_LOGIC;
    axi_slv_rsp_r_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_valid_0 : out STD_LOGIC;
    \axi_slv_req_aw_atop[5]\ : out STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]_0\ : out STD_LOGIC;
    id_d : out STD_LOGIC;
    axi_slv_req_b_ready_0 : out STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]_0\ : out STD_LOGIC;
    axi_slv_rsp_r_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready_0 : out STD_LOGIC;
    axi_slv_req_r_ready : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_0\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_1\ : in STD_LOGIC;
    axi_slv_rsp_b_valid_0 : in STD_LOGIC;
    axi_slv_req_b_ready : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]_2\ : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_r_state_q_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \w_cnt_q_reg[underflow]_0\ : in STD_LOGIC;
    \w_cnt_q_reg[underflow]_1\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]_2\ : in STD_LOGIC;
    axi_slv_rsp_r_last_0 : in STD_LOGIC;
    axi_slv_rsp_r_id_0_sp_1 : in STD_LOGIC;
    \axi_slv_rsp_r_resp[1]\ : in STD_LOGIC;
    \unsupported_resp[r][id]\ : in STD_LOGIC;
    axi_slv_rsp_w_ready_0 : in STD_LOGIC;
    axi_slv_rsp_b_id_0_sp_1 : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]_4\ : in STD_LOGIC;
    axi_slv_req_w_valid : in STD_LOGIC;
    \mem_q_reg[0][error]\ : in STD_LOGIC;
    \axi_slv_rsp_r_resp[1]_0\ : in STD_LOGIC;
    \mem_q_reg[1][error]\ : in STD_LOGIC;
    axi_slv_req_w_last : in STD_LOGIC;
    clk : in STD_LOGIC;
    \data_o_reg[len][0]\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_atop_filter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_atop_filter is
  signal \FSM_sequential_r_state_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_w_state_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_w_state_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_w_state_q[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_w_state_q[2]_i_9_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_w_state_q_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_w_state_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_slv_rsp_b_id_0_sn_1 : STD_LOGIC;
  signal axi_slv_rsp_r_id_0_sn_1 : STD_LOGIC;
  signal axi_slv_rsp_w_ready_INST_0_i_1_n_0 : STD_LOGIC;
  signal axi_slv_rsp_w_ready_INST_0_i_2_n_0 : STD_LOGIC;
  signal axi_slv_rsp_w_ready_INST_0_i_3_n_0 : STD_LOGIC;
  signal axi_slv_rsp_w_ready_INST_0_i_4_n_0 : STD_LOGIC;
  signal \^id_d\ : STD_LOGIC;
  signal id_q : STD_LOGIC;
  signal \id_q[0]_i_1_n_0\ : STD_LOGIC;
  signal r_beats_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_beats_d_0 : STD_LOGIC;
  signal r_beats_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_beats_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_beats_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \r_beats_q[7]_i_3_n_0\ : STD_LOGIC;
  signal r_resp_cmd_n_11 : STD_LOGIC;
  signal r_resp_cmd_n_12 : STD_LOGIC;
  signal r_resp_cmd_n_13 : STD_LOGIC;
  signal \r_state_d__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_state_q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \w_cnt_d[cnt]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \w_cnt_q[underflow]_i_1_n_0\ : STD_LOGIC;
  signal \^w_cnt_q_reg[cnt][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \w_cnt_q_reg[cnt_n_0_][1]\ : STD_LOGIC;
  signal \w_cnt_q_reg[underflow]__0\ : STD_LOGIC;
  signal w_state_d : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal w_state_q : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_r_state_q[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \FSM_sequential_r_state_q[1]_i_2\ : label is "soft_lutpair136";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_state_q_reg[0]\ : label is "R_FEEDTHROUGH:00,INJECT_R:10,R_HOLD:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_state_q_reg[1]\ : label is "R_FEEDTHROUGH:00,INJECT_R:10,R_HOLD:01";
  attribute SOFT_HLUTNM of \FSM_sequential_w_state_q[2]_i_5\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FSM_sequential_w_state_q[2]_i_9\ : label is "soft_lutpair134";
  attribute FSM_ENCODED_STATES of \FSM_sequential_w_state_q_reg[0]\ : label is "BLOCK_AW:001,ABSORB_W:010,INJECT_B:100,HOLD_B:011,WAIT_R:101,W_FEEDTHROUGH:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_w_state_q_reg[1]\ : label is "BLOCK_AW:001,ABSORB_W:010,INJECT_B:100,HOLD_B:011,WAIT_R:101,W_FEEDTHROUGH:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_w_state_q_reg[2]\ : label is "BLOCK_AW:001,ABSORB_W:010,INJECT_B:100,HOLD_B:011,WAIT_R:101,W_FEEDTHROUGH:000";
  attribute SOFT_HLUTNM of \axi_slv_rsp_b_id[0]_INST_0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of axi_slv_rsp_b_valid_INST_0 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of axi_slv_rsp_b_valid_INST_0_i_2 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of axi_slv_rsp_w_ready_INST_0_i_3 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of axi_slv_rsp_w_ready_INST_0_i_4 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.rr_q[0]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \r_beats_q[4]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \r_beats_q[5]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \w_cnt_q[cnt][1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \w_cnt_q[underflow]_i_1\ : label is "soft_lutpair133";
begin
  \FSM_sequential_w_state_q_reg[0]_0\ <= \^fsm_sequential_w_state_q_reg[0]_0\;
  \FSM_sequential_w_state_q_reg[1]_0\(1 downto 0) <= \^fsm_sequential_w_state_q_reg[1]_0\(1 downto 0);
  Q(0) <= \^q\(0);
  axi_slv_rsp_b_id_0_sn_1 <= axi_slv_rsp_b_id_0_sp_1;
  axi_slv_rsp_r_id_0_sn_1 <= axi_slv_rsp_r_id_0_sp_1;
  id_d <= \^id_d\;
  \w_cnt_q_reg[cnt][0]_0\(0) <= \^w_cnt_q_reg[cnt][0]_0\(0);
\FSM_sequential_r_state_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => r_state_q(0),
      I1 => \^q\(0),
      I2 => \FSM_sequential_r_state_q_reg[0]_0\,
      I3 => axi_slv_req_r_ready,
      O => \r_state_d__0\(0)
    );
\FSM_sequential_r_state_q[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => r_state_q(0),
      I1 => \^q\(0),
      I2 => \FSM_sequential_r_state_q_reg[0]_0\,
      I3 => axi_slv_req_r_ready,
      O => \r_state_d__0\(1)
    );
\FSM_sequential_r_state_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => r_beats_q(7),
      I1 => r_beats_q(6),
      I2 => r_resp_cmd_n_11,
      I3 => \^q\(0),
      I4 => r_state_q(0),
      I5 => axi_slv_req_r_ready,
      O => \FSM_sequential_r_state_q[1]_i_3_n_0\
    );
\FSM_sequential_r_state_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_resp_cmd_n_12,
      CLR => \data_o_reg[len][0]\,
      D => \r_state_d__0\(0),
      Q => r_state_q(0)
    );
\FSM_sequential_r_state_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_resp_cmd_n_12,
      CLR => \data_o_reg[len][0]\,
      D => \r_state_d__0\(1),
      Q => \^q\(0)
    );
\FSM_sequential_w_state_q[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400040000"
    )
        port map (
      I0 => w_state_q(2),
      I1 => \^fsm_sequential_w_state_q_reg[1]_0\(1),
      I2 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      I3 => axi_slv_req_b_ready,
      I4 => \FSM_sequential_w_state_q_reg[0]_1\,
      I5 => \FSM_sequential_w_state_q_reg[0]_2\,
      O => \FSM_sequential_w_state_q[0]_i_3_n_0\
    );
\FSM_sequential_w_state_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B005B005B"
    )
        port map (
      I0 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      I1 => axi_slv_rsp_w_ready_INST_0_i_4_n_0,
      I2 => \^fsm_sequential_w_state_q_reg[1]_0\(1),
      I3 => w_state_q(2),
      I4 => \FSM_sequential_w_state_q[1]_i_2_n_0\,
      I5 => \FSM_sequential_w_state_q_reg[0]_3\,
      O => w_state_d(1)
    );
\FSM_sequential_w_state_q[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_slv_req_w_last,
      I1 => axi_slv_req_w_valid,
      O => \FSM_sequential_w_state_q[1]_i_2_n_0\
    );
\FSM_sequential_w_state_q[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74747444"
    )
        port map (
      I0 => axi_slv_rsp_w_ready_INST_0_i_4_n_0,
      I1 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      I2 => axi_slv_req_aw_valid,
      I3 => axi_slv_req_aw_atop(0),
      I4 => axi_slv_req_aw_atop(1),
      O => \FSM_sequential_w_state_q[2]_i_5_n_0\
    );
\FSM_sequential_w_state_q[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \w_cnt_q_reg[cnt_n_0_][1]\,
      I1 => \^w_cnt_q_reg[cnt][0]_0\(0),
      I2 => \w_cnt_q_reg[underflow]__0\,
      I3 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      O => \FSM_sequential_w_state_q[2]_i_9_n_0\
    );
\FSM_sequential_w_state_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_resp_cmd_n_13,
      CLR => \data_o_reg[len][0]\,
      D => w_state_d(0),
      Q => \^fsm_sequential_w_state_q_reg[1]_0\(0)
    );
\FSM_sequential_w_state_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_resp_cmd_n_13,
      CLR => \data_o_reg[len][0]\,
      D => w_state_d(1),
      Q => \^fsm_sequential_w_state_q_reg[1]_0\(1)
    );
\FSM_sequential_w_state_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_resp_cmd_n_13,
      CLR => \data_o_reg[len][0]\,
      D => w_state_d(2),
      Q => w_state_q(2)
    );
axi_slv_rsp_aw_ready_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001010101"
    )
        port map (
      I0 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      I1 => w_state_q(2),
      I2 => \^fsm_sequential_w_state_q_reg[1]_0\(1),
      I3 => \w_cnt_q_reg[underflow]__0\,
      I4 => \^w_cnt_q_reg[cnt][0]_0\(0),
      I5 => \w_cnt_q_reg[cnt_n_0_][1]\,
      O => \^fsm_sequential_w_state_q_reg[0]_0\
    );
\axi_slv_rsp_b_id[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32FF0200"
    )
        port map (
      I0 => id_q,
      I1 => \^fsm_sequential_w_state_q_reg[1]_0\(1),
      I2 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      I3 => w_state_q(2),
      I4 => axi_slv_rsp_b_id_0_sn_1,
      O => axi_slv_rsp_b_id(0)
    );
\axi_slv_rsp_b_resp[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FC55FC55FF55FF"
    )
        port map (
      I0 => \^fsm_sequential_w_state_q_reg[1]_0\(1),
      I1 => \axi_slv_rsp_b_resp[1]\,
      I2 => \axi_slv_rsp_b_resp[1]_0\,
      I3 => w_state_q(2),
      I4 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      I5 => \axi_slv_rsp_b_resp[1]_1\,
      O => axi_slv_rsp_b_resp(0)
    );
axi_slv_rsp_b_valid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^fsm_sequential_w_state_q_reg[1]_0\(1),
      I1 => w_state_q(2),
      I2 => axi_slv_rsp_b_valid_0,
      O => axi_slv_rsp_b_valid
    );
axi_slv_rsp_b_valid_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_state_q(2),
      I1 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      O => \FSM_sequential_w_state_q_reg[2]_0\
    );
\axi_slv_rsp_r_id[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => r_state_q(0),
      I1 => id_q,
      I2 => \^q\(0),
      I3 => axi_slv_rsp_r_id_0_sn_1,
      I4 => \axi_slv_rsp_r_resp[1]\,
      I5 => \unsupported_resp[r][id]\,
      O => axi_slv_rsp_r_id(0)
    );
axi_slv_rsp_r_last_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100000FFFF"
    )
        port map (
      I0 => r_beats_q(7),
      I1 => r_beats_q(6),
      I2 => r_resp_cmd_n_11,
      I3 => r_state_q(0),
      I4 => axi_slv_rsp_r_last_0,
      I5 => \^q\(0),
      O => axi_slv_rsp_r_last
    );
\axi_slv_rsp_r_resp[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7774447477777777"
    )
        port map (
      I0 => r_state_q(0),
      I1 => \^q\(0),
      I2 => \mem_q_reg[0][error]\,
      I3 => \axi_slv_rsp_r_resp[1]_0\,
      I4 => \mem_q_reg[1][error]\,
      I5 => \axi_slv_rsp_r_resp[1]\,
      O => axi_slv_rsp_r_resp(0)
    );
axi_slv_rsp_r_valid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => r_state_q(0),
      I1 => \FSM_sequential_r_state_q_reg[0]_0\,
      I2 => \^q\(0),
      O => axi_slv_rsp_r_valid
    );
axi_slv_rsp_w_ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_state_q(2),
      I1 => axi_slv_rsp_w_ready_INST_0_i_1_n_0,
      O => axi_slv_rsp_w_ready
    );
axi_slv_rsp_w_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F00F030A02"
    )
        port map (
      I0 => axi_slv_rsp_w_ready_INST_0_i_2_n_0,
      I1 => axi_slv_rsp_w_ready_INST_0_i_3_n_0,
      I2 => \^fsm_sequential_w_state_q_reg[1]_0\(1),
      I3 => axi_slv_rsp_w_ready_INST_0_i_4_n_0,
      I4 => axi_slv_rsp_w_ready_0,
      I5 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      O => axi_slv_rsp_w_ready_INST_0_i_1_n_0
    );
axi_slv_rsp_w_ready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABABAB80AB"
    )
        port map (
      I0 => \w_cnt_q_reg[underflow]__0\,
      I1 => \w_cnt_q_reg[cnt_n_0_][1]\,
      I2 => \^w_cnt_q_reg[cnt][0]_0\(0),
      I3 => axi_slv_req_aw_valid,
      I4 => axi_slv_req_aw_atop(0),
      I5 => axi_slv_req_aw_atop(1),
      O => axi_slv_rsp_w_ready_INST_0_i_2_n_0
    );
axi_slv_rsp_w_ready_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => axi_slv_req_aw_valid,
      I1 => axi_slv_req_aw_atop(0),
      I2 => axi_slv_req_aw_atop(1),
      O => axi_slv_rsp_w_ready_INST_0_i_3_n_0
    );
axi_slv_rsp_w_ready_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \w_cnt_q_reg[underflow]__0\,
      I1 => \^w_cnt_q_reg[cnt][0]_0\(0),
      I2 => \w_cnt_q_reg[cnt_n_0_][1]\,
      O => axi_slv_rsp_w_ready_INST_0_i_4_n_0
    );
\counter_q[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFFFFFB"
    )
        port map (
      I0 => axi_slv_rsp_w_ready_INST_0_i_2_n_0,
      I1 => axi_slv_req_w_valid,
      I2 => \^fsm_sequential_w_state_q_reg[1]_0\(1),
      I3 => w_state_q(2),
      I4 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      I5 => axi_slv_rsp_w_ready_INST_0_i_4_n_0,
      O => axi_slv_req_w_valid_0
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_slv_req_r_ready,
      I2 => \FSM_sequential_r_state_q_reg[0]_0\,
      O => \FSM_sequential_r_state_q_reg[1]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
        port map (
      I0 => axi_slv_req_b_ready,
      I1 => w_state_q(2),
      I2 => \^fsm_sequential_w_state_q_reg[1]_0\(0),
      I3 => \^fsm_sequential_w_state_q_reg[1]_0\(1),
      O => axi_slv_req_b_ready_0
    );
\gen_arbiter.gen_int_rr.rr_q[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_slv_req_r_ready,
      I1 => \^q\(0),
      O => axi_slv_req_r_ready_0
    );
\gen_counters[0].mst_select_q[0][0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => axi_slv_req_aw_atop(1),
      I1 => axi_slv_req_aw_atop(0),
      I2 => axi_slv_req_aw_valid,
      I3 => \^fsm_sequential_w_state_q_reg[0]_0\,
      O => \axi_slv_req_aw_atop[5]\
    );
\id_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_slv_req_aw_id(0),
      I1 => \^id_d\,
      I2 => id_q,
      O => \id_q[0]_i_1_n_0\
    );
\id_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_o_reg[len][0]\,
      D => \id_q[0]_i_1_n_0\,
      Q => id_q
    );
\r_beats_q[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_beats_q(3),
      I1 => r_beats_q(2),
      I2 => r_beats_q(0),
      I3 => r_beats_q(1),
      O => \r_beats_q[4]_i_2_n_0\
    );
\r_beats_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => r_beats_q(4),
      I1 => r_beats_q(1),
      I2 => r_beats_q(0),
      I3 => r_beats_q(2),
      I4 => r_beats_q(3),
      O => \r_beats_q[5]_i_2_n_0\
    );
\r_beats_q[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => r_beats_q(7),
      I1 => r_beats_q(6),
      I2 => r_resp_cmd_n_11,
      O => \r_beats_q[7]_i_3_n_0\
    );
\r_beats_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_beats_d_0,
      CLR => \data_o_reg[len][0]\,
      D => r_beats_d(0),
      Q => r_beats_q(0)
    );
\r_beats_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_beats_d_0,
      CLR => \data_o_reg[len][0]\,
      D => r_beats_d(1),
      Q => r_beats_q(1)
    );
\r_beats_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_beats_d_0,
      CLR => \data_o_reg[len][0]\,
      D => r_beats_d(2),
      Q => r_beats_q(2)
    );
\r_beats_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_beats_d_0,
      CLR => \data_o_reg[len][0]\,
      D => r_beats_d(3),
      Q => r_beats_q(3)
    );
\r_beats_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_beats_d_0,
      CLR => \data_o_reg[len][0]\,
      D => r_beats_d(4),
      Q => r_beats_q(4)
    );
\r_beats_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_beats_d_0,
      CLR => \data_o_reg[len][0]\,
      D => r_beats_d(5),
      Q => r_beats_q(5)
    );
\r_beats_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_beats_d_0,
      CLR => \data_o_reg[len][0]\,
      D => r_beats_d(6),
      Q => r_beats_q(6)
    );
\r_beats_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => r_beats_d_0,
      CLR => \data_o_reg[len][0]\,
      D => r_beats_d(7),
      Q => r_beats_q(7)
    );
r_resp_cmd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_register
     port map (
      D(7 downto 0) => r_beats_d(7 downto 0),
      E(0) => r_beats_d_0,
      \FSM_sequential_r_state_q_reg[0]\ => \FSM_sequential_r_state_q_reg[0]_0\,
      \FSM_sequential_r_state_q_reg[0]_0\ => \FSM_sequential_r_state_q[1]_i_3_n_0\,
      \FSM_sequential_r_state_q_reg[1]\(0) => r_resp_cmd_n_12,
      \FSM_sequential_w_state_q_reg[0]\ => \FSM_sequential_w_state_q[2]_i_9_n_0\,
      \FSM_sequential_w_state_q_reg[0]_0\ => \FSM_sequential_w_state_q_reg[0]_3\,
      \FSM_sequential_w_state_q_reg[0]_1\ => \FSM_sequential_w_state_q[1]_i_2_n_0\,
      \FSM_sequential_w_state_q_reg[0]_2\ => \FSM_sequential_w_state_q[0]_i_3_n_0\,
      \FSM_sequential_w_state_q_reg[0]_3\ => \FSM_sequential_w_state_q_reg[0]_4\,
      \FSM_sequential_w_state_q_reg[0]_4\ => \FSM_sequential_w_state_q[2]_i_5_n_0\,
      \FSM_sequential_w_state_q_reg[2]\(1) => w_state_d(2),
      \FSM_sequential_w_state_q_reg[2]\(0) => w_state_d(0),
      \FSM_sequential_w_state_q_reg[2]_0\(0) => r_resp_cmd_n_13,
      \FSM_sequential_w_state_q_reg[2]_1\(2) => w_state_q(2),
      \FSM_sequential_w_state_q_reg[2]_1\(1 downto 0) => \^fsm_sequential_w_state_q_reg[1]_0\(1 downto 0),
      \FSM_sequential_w_state_q_reg[2]_2\ => \FSM_sequential_w_state_q_reg[2]_1\,
      \FSM_sequential_w_state_q_reg[2]_3\ => \FSM_sequential_w_state_q_reg[2]_2\,
      Q(7 downto 0) => r_beats_q(7 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      clk => clk,
      \data_o_reg[len][0]_0\ => \data_o_reg[len][0]\,
      id_d => \^id_d\,
      \r_beats_q_reg[0]\(1) => \^q\(0),
      \r_beats_q_reg[0]\(0) => r_state_q(0),
      \r_beats_q_reg[0]_0\ => \r_beats_q[7]_i_3_n_0\,
      \r_beats_q_reg[3]\ => r_resp_cmd_n_11,
      \r_beats_q_reg[4]\ => \r_beats_q[4]_i_2_n_0\,
      \r_beats_q_reg[5]\ => \r_beats_q[5]_i_2_n_0\
    );
\w_cnt_q[cnt][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => \w_cnt_q_reg[cnt_n_0_][1]\,
      I1 => \w_cnt_q_reg[underflow]_0\,
      I2 => \^w_cnt_q_reg[cnt][0]_0\(0),
      I3 => \w_cnt_q_reg[underflow]_1\,
      O => \w_cnt_d[cnt]\(1)
    );
\w_cnt_q[underflow]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28A8AB8"
    )
        port map (
      I0 => \w_cnt_q_reg[underflow]__0\,
      I1 => \w_cnt_q_reg[cnt_n_0_][1]\,
      I2 => \w_cnt_q_reg[underflow]_1\,
      I3 => \w_cnt_q_reg[underflow]_0\,
      I4 => \^w_cnt_q_reg[cnt][0]_0\(0),
      O => \w_cnt_q[underflow]_i_1_n_0\
    );
\w_cnt_q_reg[cnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_o_reg[len][0]\,
      D => D(0),
      Q => \^w_cnt_q_reg[cnt][0]_0\(0)
    );
\w_cnt_q_reg[cnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_o_reg[len][0]\,
      D => \w_cnt_d[cnt]\(1),
      Q => \w_cnt_q_reg[cnt_n_0_][1]\
    );
\w_cnt_q_reg[underflow]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_o_reg[len][0]\,
      D => \w_cnt_q[underflow]_i_1_n_0\,
      Q => \w_cnt_q_reg[underflow]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux_id_counters is
  port (
    \gen_counters[0].mst_select_q_reg[0][0]_0\ : out STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]_0\ : out STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_reg_0\ : out STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q\ : in STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_reg_1\ : in STD_LOGIC;
    \counter_q_reg[1]\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    axi_slv_req_ar_valid : in STD_LOGIC;
    sel_ar_unsupported : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux_id_counters;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux_id_counters is
  signal \^counter_q_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_counters[0].mst_select_q_reg[0][0]_0\ : STD_LOGIC;
  signal \gen_counters[0].overflow\ : STD_LOGIC;
  signal \^gen_counters[1].mst_select_q_reg[1][0]_0\ : STD_LOGIC;
begin
  \counter_q_reg[0]\(0) <= \^counter_q_reg[0]\(0);
  \gen_counters[0].mst_select_q_reg[0][0]_0\ <= \^gen_counters[0].mst_select_q_reg[0][0]_0\;
  \gen_counters[1].mst_select_q_reg[1][0]_0\ <= \^gen_counters[1].mst_select_q_reg[1][0]_0\;
\gen_counters[0].i_in_flight_cnt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_15
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1) => \gen_counters[0].overflow\,
      Q(0) => \^counter_q_reg[0]\(0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      clk => clk,
      \counter_q_reg[0]_0\ => \counter_q_reg[0]_0\,
      \counter_q_reg[1]_0\ => \gen_demux.lock_ar_valid_q_reg_1\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_0\,
      \counter_q_reg[1]_2\ => \counter_q_reg[1]\
    );
\gen_counters[0].mst_select_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \counter_q_reg[0]_0\,
      D => \gen_counters[0].mst_select_q_reg[0][0]_1\,
      Q => \^gen_counters[0].mst_select_q_reg[0][0]_0\
    );
\gen_counters[1].i_in_flight_cnt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_16
     port map (
      Q(1) => \gen_counters[0].overflow\,
      Q(0) => \^counter_q_reg[0]\(0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_valid => axi_slv_req_ar_valid,
      clk => clk,
      \counter_q_reg[0]_0\(0) => Q(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]_0\,
      \counter_q_reg[0]_2\(0) => \counter_q_reg[0]_1\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_0\,
      \counter_q_reg[1]_2\(0) => \counter_q_reg[1]_1\(0),
      \gen_demux.lock_ar_valid_q\ => \gen_demux.lock_ar_valid_q\,
      \gen_demux.lock_ar_valid_q_reg\ => \gen_demux.lock_ar_valid_q_reg\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \gen_demux.lock_ar_valid_q_reg_0\,
      \gen_demux.lock_ar_valid_q_reg_1\ => \gen_demux.lock_ar_valid_q_reg_1\,
      \gen_demux.lock_ar_valid_q_reg_2\ => \^gen_counters[0].mst_select_q_reg[0][0]_0\,
      \gen_demux.lock_ar_valid_q_reg_3\ => \^gen_counters[1].mst_select_q_reg[1][0]_0\,
      sel_ar_unsupported => sel_ar_unsupported
    );
\gen_counters[1].mst_select_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \counter_q_reg[0]_0\,
      D => \gen_counters[1].mst_select_q_reg[1][0]_1\,
      Q => \^gen_counters[1].mst_select_q_reg[1][0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux_id_counters_12 is
  port (
    axi_slv_req_aw_len_7_sp_1 : out STD_LOGIC;
    axi_slv_req_aw_len_5_sp_1 : out STD_LOGIC;
    state_q_reg : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_0\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_1\ : out STD_LOGIC;
    axi_slv_req_aw_burst_0_sp_1 : out STD_LOGIC;
    \gen_demux.w_select_q_reg[0]\ : out STD_LOGIC;
    \w_cnt_q_reg[cnt][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_last_0 : out STD_LOGIC;
    state_q_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_aw_len_0_sp_1 : out STD_LOGIC;
    \axi_slv_req_aw_len[0]_0\ : out STD_LOGIC;
    state_q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.w_select_q_reg[0]_0\ : out STD_LOGIC;
    \axi_slv_req_aw_len[5]_0\ : out STD_LOGIC;
    \gen_demux.w_cnt_up\ : out STD_LOGIC;
    \axi_slv_req_aw_burst[0]_0\ : out STD_LOGIC;
    \gen_demux.w_select_q_reg[0]_1\ : out STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ax_q_reg[len][7]\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_2\ : in STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    \status_cnt_q_reg[0]\ : in STD_LOGIC;
    state_q : in STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_0\ : in STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_last : in STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_2\ : in STD_LOGIC;
    axi_slv_rsp_w_ready_INST_0_i_1 : in STD_LOGIC;
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ax_d0_inferred__0/i__carry\ : in STD_LOGIC;
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \status_cnt_q_reg[0]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_3\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_4\ : in STD_LOGIC;
    write_pointer_q_2 : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.rr_q0\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_2\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_0\ : in STD_LOGIC;
    state_q_reg_2 : in STD_LOGIC;
    \gen_demux.w_select_q\ : in STD_LOGIC;
    \gen_demux.w_open\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_3\ : in STD_LOGIC;
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux_id_counters_12 : entity is "axi_demux_id_counters";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux_id_counters_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux_id_counters_12 is
  signal axi_slv_req_aw_burst_0_sn_1 : STD_LOGIC;
  signal \^axi_slv_req_aw_len[5]_0\ : STD_LOGIC;
  signal axi_slv_req_aw_len_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_5_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_7_sn_1 : STD_LOGIC;
  signal \gen_counters[0].i_in_flight_cnt_n_22\ : STD_LOGIC;
  signal \gen_counters[0].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \gen_counters[0].in_flight\ : STD_LOGIC;
  signal \gen_counters[0].mst_select_q[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_counters[0].mst_select_q_reg[0]_0\ : STD_LOGIC;
  signal \gen_counters[1].i_in_flight_cnt_n_1\ : STD_LOGIC;
  signal \gen_counters[1].i_in_flight_cnt_n_7\ : STD_LOGIC;
  signal \gen_counters[1].in_flight\ : STD_LOGIC;
  signal \gen_counters[1].mst_select_q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_counters[1].mst_select_q_reg[1]_1\ : STD_LOGIC;
  signal \gen_counters[1].overflow\ : STD_LOGIC;
  signal \^gen_demux.lock_aw_valid_q_reg\ : STD_LOGIC;
  signal \^gen_demux.w_cnt_up\ : STD_LOGIC;
  signal \^gen_demux.w_select_q_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_counters[0].mst_select_q[0][0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gen_counters[1].mst_select_q[1][0]_i_1\ : label is "soft_lutpair193";
begin
  axi_slv_req_aw_burst_0_sp_1 <= axi_slv_req_aw_burst_0_sn_1;
  \axi_slv_req_aw_len[5]_0\ <= \^axi_slv_req_aw_len[5]_0\;
  axi_slv_req_aw_len_0_sp_1 <= axi_slv_req_aw_len_0_sn_1;
  axi_slv_req_aw_len_5_sp_1 <= axi_slv_req_aw_len_5_sn_1;
  axi_slv_req_aw_len_7_sp_1 <= axi_slv_req_aw_len_7_sn_1;
  \gen_demux.lock_aw_valid_q_reg\ <= \^gen_demux.lock_aw_valid_q_reg\;
  \gen_demux.w_cnt_up\ <= \^gen_demux.w_cnt_up\;
  \gen_demux.w_select_q_reg[0]\ <= \^gen_demux.w_select_q_reg[0]\;
\gen_counters[0].i_in_flight_cnt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_13
     port map (
      E(0) => E(0),
      Q(0) => \gen_counters[0].in_flight\,
      S(5 downto 0) => S(5 downto 0),
      \ax_d0_inferred__0/i__carry\ => \ax_d0_inferred__0/i__carry\,
      \ax_q_reg[len][7]\ => \ax_q_reg[len][7]\,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      axi_slv_req_aw_burst(1 downto 0) => axi_slv_req_aw_burst(1 downto 0),
      \axi_slv_req_aw_burst[0]_0\ => \axi_slv_req_aw_burst[0]_0\,
      axi_slv_req_aw_burst_0_sp_1 => axi_slv_req_aw_burst_0_sn_1,
      axi_slv_req_aw_cache(0) => axi_slv_req_aw_cache(0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      \axi_slv_req_aw_len[0]_0\ => \axi_slv_req_aw_len[0]_0\,
      \axi_slv_req_aw_len[5]_0\ => \^axi_slv_req_aw_len[5]_0\,
      axi_slv_req_aw_len_0_sp_1 => axi_slv_req_aw_len_0_sn_1,
      axi_slv_req_aw_len_5_sp_1 => axi_slv_req_aw_len_5_sn_1,
      axi_slv_req_aw_len_7_sp_1 => axi_slv_req_aw_len_7_sn_1,
      axi_slv_req_aw_size(2 downto 0) => axi_slv_req_aw_size(2 downto 0),
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_last_0 => axi_slv_req_w_last_0,
      axi_slv_rsp_w_ready_INST_0_i_1 => axi_slv_rsp_w_ready_INST_0_i_1,
      clk => clk,
      \counter_q[8]_i_5\ => \gen_counters[1].i_in_flight_cnt_n_7\,
      \counter_q[8]_i_5_0\ => \gen_demux.lock_aw_valid_q_reg_3\,
      \counter_q_reg[0]_0\ => \gen_counters[1].i_in_flight_cnt_n_1\,
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[0]_2\ => \counter_q_reg[0]_0\,
      \counter_q_reg[1]_0\ => \gen_counters[0].i_in_flight_cnt_n_4\,
      \gen_arbiter.rr_q0\ => \gen_arbiter.rr_q0\,
      \gen_counters[0].mst_select_q_reg[0]_0\ => \gen_counters[0].mst_select_q_reg[0]_0\,
      \gen_counters[1].mst_select_q_reg[1][0]\ => \gen_counters[0].i_in_flight_cnt_n_22\,
      \gen_counters[1].mst_select_q_reg[1]_1\ => \gen_counters[1].mst_select_q_reg[1]_1\,
      \gen_demux.lock_aw_valid_q\ => \gen_demux.lock_aw_valid_q\,
      \gen_demux.lock_aw_valid_q_reg\ => \^gen_demux.lock_aw_valid_q_reg\,
      \gen_demux.lock_aw_valid_q_reg_0\ => \gen_demux.lock_aw_valid_q_reg_1\,
      \gen_demux.lock_aw_valid_q_reg_1\(1) => \gen_counters[1].overflow\,
      \gen_demux.lock_aw_valid_q_reg_1\(0) => \gen_counters[1].in_flight\,
      \gen_demux.w_open\ => \gen_demux.w_open\,
      state_q => state_q,
      state_q_reg => state_q_reg,
      state_q_reg_0 => state_q_reg_0,
      state_q_reg_1(0) => state_q_reg_1(0),
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_0\ => \^gen_demux.w_select_q_reg[0]\,
      \status_cnt_q_reg[0]_1\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[0]_2\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[0]_3\ => \status_cnt_q_reg[0]_2\,
      \status_cnt_q_reg[0]_4\ => \status_cnt_q_reg[0]_3\,
      \status_cnt_q_reg[0]_5\ => \status_cnt_q_reg[0]_4\,
      \w_cnt_q_reg[cnt][0]\(0) => \w_cnt_q_reg[cnt][0]\(0),
      \w_cnt_q_reg[cnt][0]_0\ => \w_cnt_q_reg[cnt][0]_0\,
      \w_cnt_q_reg[cnt][0]_1\(0) => \w_cnt_q_reg[cnt][0]_1\(0),
      \w_cnt_q_reg[cnt][0]_2\ => \w_cnt_q_reg[cnt][0]_2\,
      write_pointer_q_2 => write_pointer_q_2,
      \write_pointer_q_reg[0]\(0) => \write_pointer_q_reg[0]\(0)
    );
\gen_counters[0].mst_select_q[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_slv_req_aw_burst_0_sn_1,
      I1 => \^gen_demux.w_cnt_up\,
      I2 => axi_slv_req_aw_id(0),
      I3 => \gen_counters[0].mst_select_q_reg[0]_0\,
      O => \gen_counters[0].mst_select_q[0][0]_i_1_n_0\
    );
\gen_counters[0].mst_select_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \counter_q_reg[0]_0\,
      D => \gen_counters[0].mst_select_q[0][0]_i_1_n_0\,
      Q => \gen_counters[0].mst_select_q_reg[0]_0\
    );
\gen_counters[1].i_in_flight_cnt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter_14
     port map (
      Q(1) => \gen_counters[1].overflow\,
      Q(0) => \gen_counters[1].in_flight\,
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      clk => clk,
      \counter_q_reg[0]_0\ => \gen_counters[1].i_in_flight_cnt_n_1\,
      \counter_q_reg[0]_1\ => \gen_counters[1].i_in_flight_cnt_n_7\,
      \counter_q_reg[0]_2\ => \counter_q_reg[0]\,
      \counter_q_reg[0]_3\ => \^gen_demux.lock_aw_valid_q_reg\,
      \counter_q_reg[0]_4\(0) => \counter_q_reg[0]_1\(0),
      \counter_q_reg[0]_5\ => \counter_q_reg[0]_0\,
      \gen_arbiter.rr_q0\ => \gen_arbiter.rr_q0\,
      \gen_data_ffs[0].linked_data_q[0][next][0]_i_2\ => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2\,
      \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_0\ => \^axi_slv_req_aw_len[5]_0\,
      \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_1\ => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_0\,
      \gen_demux.lock_aw_valid_q\ => \gen_demux.lock_aw_valid_q\,
      \gen_demux.lock_aw_valid_q_reg\ => \gen_demux.lock_aw_valid_q_reg_0\,
      \gen_demux.lock_aw_valid_q_reg_0\ => \^gen_demux.w_cnt_up\,
      \gen_demux.lock_aw_valid_q_reg_1\ => \gen_demux.lock_aw_valid_q_reg_2\,
      \gen_demux.lock_aw_valid_q_reg_2\ => \gen_counters[0].i_in_flight_cnt_n_4\,
      \gen_demux.lock_aw_valid_q_reg_3\ => \gen_demux.lock_aw_valid_q_reg_3\,
      \gen_demux.lock_aw_valid_q_reg_4\(0) => \gen_counters[0].in_flight\,
      \gen_demux.w_open\ => \gen_demux.w_open\,
      \gen_demux.w_select_q\ => \gen_demux.w_select_q\,
      \gen_demux.w_select_q_reg[0]\ => \gen_demux.w_select_q_reg[0]_0\,
      \gen_demux.w_select_q_reg[0]_0\ => \^gen_demux.w_select_q_reg[0]\,
      \gen_demux.w_select_q_reg[0]_1\ => \gen_demux.w_select_q_reg[0]_1\,
      \gen_demux.w_select_q_reg[0]_2\ => axi_slv_req_aw_burst_0_sn_1,
      \gen_demux.w_select_q_reg[0]_3\ => \gen_counters[0].i_in_flight_cnt_n_22\,
      state_q_reg => state_q_reg_2,
      write_pointer_n06_out => write_pointer_n06_out
    );
\gen_counters[1].mst_select_q[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_slv_req_aw_burst_0_sn_1,
      I1 => \^gen_demux.w_cnt_up\,
      I2 => axi_slv_req_aw_id(0),
      I3 => \gen_counters[1].mst_select_q_reg[1]_1\,
      O => \gen_counters[1].mst_select_q[1][0]_i_1_n_0\
    );
\gen_counters[1].mst_select_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \counter_q_reg[0]_0\,
      D => \gen_counters[1].mst_select_q[1][0]_i_1_n_0\,
      Q => \gen_counters[1].mst_select_q_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_axi_lite_id_reflect is
  port (
    write_pointer_q : out STD_LOGIC;
    b_state_q_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    axi_slv_req_ar_len_4_sp_1 : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : out STD_LOGIC;
    axi_slv_req_aw_id_0_sp_1 : out STD_LOGIC;
    \mem_q_reg[1][0]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_id_0_sp_1 : out STD_LOGIC;
    \mem_q_reg[1][0]_0\ : out STD_LOGIC;
    r_state_q_reg : out STD_LOGIC;
    \mem_q_reg[1][0]_1\ : out STD_LOGIC;
    r_state_q_reg_0 : out STD_LOGIC;
    axi_slv_req_ar_len_3_sp_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[1][0]_2\ : in STD_LOGIC;
    b_state_q : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_0\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_1\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_aw_ready_INST_0_i_7 : in STD_LOGIC;
    axi_slv_rsp_aw_ready_INST_0_i_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    read_pointer_q0 : in STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][id]\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0\ : in STD_LOGIC;
    r_state_q : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ax_d0_inferred__0/i__carry\ : in STD_LOGIC;
    axi_slv_req_ar_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_q_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_d0_inferred__0/i__carry_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \read_pointer_q_reg[0]\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_2\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \splitted_req[aw][id]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \splitted_req[ar][id]\ : in STD_LOGIC;
    \mem_q_reg[0][0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_axi_lite_id_reflect;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_axi_lite_id_reflect is
  signal axi_slv_req_ar_id_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_3_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_4_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_id_0_sn_1 : STD_LOGIC;
begin
  axi_slv_req_ar_id_0_sp_1 <= axi_slv_req_ar_id_0_sn_1;
  axi_slv_req_ar_len_3_sp_1 <= axi_slv_req_ar_len_3_sn_1;
  axi_slv_req_ar_len_4_sp_1 <= axi_slv_req_ar_len_4_sn_1;
  axi_slv_req_aw_id_0_sp_1 <= axi_slv_req_aw_id_0_sn_1;
i_ar_id_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1\
     port map (
      Q(1 downto 0) => \status_cnt_q_reg[1]_1\(1 downto 0),
      S(5 downto 0) => S(5 downto 0),
      \ax_d0_inferred__0/i__carry\ => \ax_d0_inferred__0/i__carry\,
      \ax_d0_inferred__0/i__carry_0\ => \ax_d0_inferred__0/i__carry_0\,
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_id_0_sp_1 => axi_slv_req_ar_id_0_sn_1,
      axi_slv_req_ar_len(4 downto 0) => axi_slv_req_ar_len(4 downto 0),
      axi_slv_req_ar_len_3_sp_1 => axi_slv_req_ar_len_3_sn_1,
      axi_slv_req_ar_len_4_sp_1 => axi_slv_req_ar_len_4_sn_1,
      axi_slv_req_ar_size(2 downto 0) => axi_slv_req_ar_size(2 downto 0),
      clk => clk,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0),
      \gen_ht_ffs[0].head_tail_q_reg[0][id]\ => \gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0\ => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0\,
      \mem_q_reg[0][0]_0\ => \mem_q_reg[1][0]_2\,
      \mem_q_reg[0][0]_1\ => \mem_q_reg[0][0]\,
      \mem_q_reg[1][0]_0\ => \mem_q_reg[1][0]_0\,
      \mem_q_reg[1][0]_1\ => \mem_q_reg[1][0]_1\,
      r_state_q => r_state_q,
      r_state_q_reg => r_state_q_reg,
      r_state_q_reg_0 => r_state_q_reg_0,
      read_pointer_q0 => read_pointer_q0,
      \splitted_req[ar][id]\ => \splitted_req[ar][id]\,
      state_q_reg(1 downto 0) => state_q_reg(1 downto 0),
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[1]_0\(0) => \status_cnt_q_reg[1]_2\(0),
      write_pointer_q => write_pointer_q,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]\
    );
i_aw_id_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1_9\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_id_0_sp_1 => axi_slv_req_aw_id_0_sn_1,
      axi_slv_rsp_aw_ready_INST_0_i_7 => axi_slv_rsp_aw_ready_INST_0_i_7,
      axi_slv_rsp_aw_ready_INST_0_i_7_0(1 downto 0) => axi_slv_rsp_aw_ready_INST_0_i_7_0(1 downto 0),
      b_state_q => b_state_q,
      b_state_q_reg => b_state_q_reg,
      clk => clk,
      \counter_q_reg[0]\(1 downto 0) => \counter_q_reg[0]\(1 downto 0),
      \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2\ => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2\,
      \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_0\ => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_0\,
      \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_1\ => \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_1\,
      \mem_q_reg[1][0]_0\ => \mem_q_reg[1][0]\,
      \mem_q_reg[1][0]_1\ => \mem_q_reg[1][0]_2\,
      \read_pointer_q_reg[0]_0\ => \read_pointer_q_reg[0]\,
      \read_pointer_q_reg[0]_1\ => \read_pointer_q_reg[0]_0\,
      \read_pointer_q_reg[0]_2\ => \read_pointer_q_reg[0]_1\,
      \read_pointer_q_reg[0]_3\ => \read_pointer_q_reg[0]_2\,
      \splitted_req[aw][id]\ => \splitted_req[aw][id]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_1\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[1]_1\ => \status_cnt_q_reg[1]_0\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter is
  port (
    \counter_q_reg[0]\ : out STD_LOGIC;
    \gen_demux.w_open\ : out STD_LOGIC;
    \counter_q_reg[0]_0\ : out STD_LOGIC;
    \gen_demux.w_select_q_reg[0]\ : out STD_LOGIC;
    \gen_demux.w_cnt_up\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_12\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_12_0\ : in STD_LOGIC;
    state_q : in STD_LOGIC;
    sel_aw_unsupported : in STD_LOGIC;
    \gen_demux.w_select_q\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_14\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_14_0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \counter_q_reg[0]_3\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter is
begin
i_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter
     port map (
      \axi_slv_rsp_b_resp[1]_INST_0_i_12\ => \axi_slv_rsp_b_resp[1]_INST_0_i_12\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_12_0\ => \axi_slv_rsp_b_resp[1]_INST_0_i_12_0\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14_0\ => \axi_slv_rsp_b_resp[1]_INST_0_i_14\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14_1\ => \axi_slv_rsp_b_resp[1]_INST_0_i_14_0\,
      clk => clk,
      \counter_q_reg[0]_0\ => \counter_q_reg[0]\,
      \counter_q_reg[0]_1\ => \gen_demux.w_open\,
      \counter_q_reg[0]_2\ => \counter_q_reg[0]_0\,
      \counter_q_reg[0]_3\ => \counter_q_reg[0]_1\,
      \counter_q_reg[0]_4\ => \counter_q_reg[0]_2\,
      \counter_q_reg[0]_5\ => \counter_q_reg[0]_3\,
      \gen_demux.w_cnt_up\ => \gen_demux.w_cnt_up\,
      \gen_demux.w_select_q\ => \gen_demux.w_select_q\,
      \gen_demux.w_select_q_reg[0]\ => \gen_demux.w_select_q_reg[0]\,
      sel_aw_unsupported => sel_aw_unsupported,
      state_q => state_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized0\ is
  port (
    \counter_q_reg[7]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[6]\ : out STD_LOGIC;
    \counter_q_reg[7]_0\ : out STD_LOGIC;
    \counter_q_reg[1]\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    \counter_q_reg[7]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized0\ : entity is "counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized0\ is
begin
i_counter: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized0\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(0) => Q(0),
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      clk => clk,
      \counter_q_reg[0]_0\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_0\,
      \counter_q_reg[1]_2\(0) => \counter_q_reg[1]_1\(0),
      \counter_q_reg[1]_3\ => \counter_q_reg[1]_2\,
      \counter_q_reg[6]_0\ => \counter_q_reg[6]\,
      \counter_q_reg[7]_0\ => \counter_q_reg[7]\,
      \counter_q_reg[7]_1\ => \counter_q_reg[7]_0\,
      \counter_q_reg[7]_2\(6 downto 0) => \counter_q_reg[7]_1\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[6]\ : out STD_LOGIC;
    \err_q_reg[1]\ : out STD_LOGIC;
    state_q_reg : out STD_LOGIC;
    \counter_q_reg[6]_0\ : out STD_LOGIC;
    \counter_q_reg[6]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[5]\ : out STD_LOGIC;
    \counter_q_reg[6]_2\ : out STD_LOGIC;
    \err_q_reg[1]_0\ : in STD_LOGIC;
    \err_q_reg[1]_1\ : in STD_LOGIC;
    err_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[8]\ : in STD_LOGIC;
    sel_aw_unsupported : in STD_LOGIC;
    \counter_q_reg[8]_0\ : in STD_LOGIC;
    \counter_q_reg[8]_1\ : in STD_LOGIC;
    \counter_q_reg[8]_2\ : in STD_LOGIC;
    \counter_q_reg[8]_3\ : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[2]\ : in STD_LOGIC;
    \counter_q_reg[3]\ : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    \counter_q_reg[5]_0\ : in STD_LOGIC;
    \counter_q_reg[6]_3\ : in STD_LOGIC;
    \counter_q_reg[7]\ : in STD_LOGIC;
    \counter_q_reg[7]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[8]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1\ : entity is "counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1\ is
begin
i_counter: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_18\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      axi_slv_req_aw_len(2 downto 0) => axi_slv_req_aw_len(2 downto 0),
      clk => clk,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]\(0),
      \counter_q_reg[2]_0\ => \counter_q_reg[2]\,
      \counter_q_reg[3]_0\ => \counter_q_reg[3]\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\,
      \counter_q_reg[5]_0\ => \counter_q_reg[5]\,
      \counter_q_reg[5]_1\ => \counter_q_reg[5]_0\,
      \counter_q_reg[6]_0\ => \counter_q_reg[6]\,
      \counter_q_reg[6]_1\ => \counter_q_reg[6]_0\,
      \counter_q_reg[6]_2\ => \counter_q_reg[6]_1\,
      \counter_q_reg[6]_3\ => \counter_q_reg[6]_2\,
      \counter_q_reg[6]_4\ => \counter_q_reg[6]_3\,
      \counter_q_reg[7]_0\ => \counter_q_reg[7]\,
      \counter_q_reg[7]_1\ => \counter_q_reg[7]_0\,
      \counter_q_reg[8]_0\ => \counter_q_reg[8]\,
      \counter_q_reg[8]_1\ => \counter_q_reg[8]_0\,
      \counter_q_reg[8]_2\ => \counter_q_reg[8]_1\,
      \counter_q_reg[8]_3\ => \counter_q_reg[8]_2\,
      \counter_q_reg[8]_4\ => \counter_q_reg[8]_3\,
      \counter_q_reg[8]_5\ => \counter_q_reg[8]_4\,
      err_q(0) => err_q(0),
      \err_q_reg[1]\ => \err_q_reg[1]\,
      \err_q_reg[1]_0\ => \err_q_reg[1]_0\,
      \err_q_reg[1]_1\ => \err_q_reg[1]_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      sel_aw_unsupported => sel_aw_unsupported,
      state_q_reg => state_q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_17\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_len_5_sp_1 : out STD_LOGIC;
    \axi_slv_req_aw_len[5]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : out STD_LOGIC;
    \counter_q_reg[4]\ : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_len_6_sp_1 : out STD_LOGIC;
    axi_slv_req_aw_len_4_sp_1 : out STD_LOGIC;
    axi_slv_req_aw_valid_0 : out STD_LOGIC;
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_slv_req_aw_len[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg : out STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][free]\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \counter_q_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_slv_req_aw_len_2_sp_1 : out STD_LOGIC;
    axi_slv_req_aw_len_3_sp_1 : out STD_LOGIC;
    \axi_slv_req_aw_len[4]_0\ : out STD_LOGIC;
    \axi_slv_req_aw_len[5]_2\ : out STD_LOGIC;
    axi_slv_req_aw_len_7_sp_1 : out STD_LOGIC;
    linked_data_d : out STD_LOGIC;
    \counter_q_reg[4]_1\ : out STD_LOGIC;
    b_state_q_reg : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : out STD_LOGIC;
    \err_q_reg[1]\ : out STD_LOGIC;
    \mem_q_reg[0]\ : out STD_LOGIC;
    \counter_q_reg[4]_2\ : out STD_LOGIC;
    axi_slv_req_w_valid_0 : out STD_LOGIC;
    axi_slv_req_b_ready_0 : out STD_LOGIC;
    axi_slv_req_aw_id_0_sp_1 : out STD_LOGIC;
    \axi_slv_req_aw_addr[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \splitted_req[aw][id]\ : out STD_LOGIC;
    \axi_slv_req_aw_len[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[8]_0\ : out STD_LOGIC;
    \counter_q_reg[7]\ : out STD_LOGIC;
    \counter_q_reg[6]\ : out STD_LOGIC;
    b_state_q_reg_0 : out STD_LOGIC;
    b_err_q_reg : out STD_LOGIC;
    state_q_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[addr][5]\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][free]__0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC;
    \axi_slv_rsp_b_id[0]_INST_0_i_1\ : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    write_pointer_n06_out : in STD_LOGIC;
    axi_slv_rsp_aw_ready_0 : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    id_d : in STD_LOGIC;
    write_pointer_q0_1 : in STD_LOGIC;
    \ax_q_reg[len][0]\ : in STD_LOGIC;
    linked_data_free : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[8]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]\ : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    b_state_q_reg_1 : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    err_q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : in STD_LOGIC;
    \err_q_reg[1]_0\ : in STD_LOGIC;
    \err_q_reg[1]_1\ : in STD_LOGIC;
    \err_q_reg[1]_2\ : in STD_LOGIC;
    \err_q_reg[1]_3\ : in STD_LOGIC;
    \err_q_reg[1]_4\ : in STD_LOGIC;
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_req_w_last : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_b_ready : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ : in STD_LOGIC;
    \axi_slv_rsp_b_id[0]_INST_0_i_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \status_cnt_q_reg[1]_4\ : in STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][free]\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_8\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][id]\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id]\ : in STD_LOGIC;
    state_q_reg_1 : in STD_LOGIC;
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mem_q_reg[1][addr][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mem_q_reg[1][addr][5]_0\ : in STD_LOGIC;
    \mem_q_reg[1][0]\ : in STD_LOGIC;
    \ax_q_reg[id][0]\ : in STD_LOGIC;
    state_q_reg_2 : in STD_LOGIC;
    state_q_reg_3 : in STD_LOGIC;
    sel_aw_unsupported : in STD_LOGIC;
    \ax_q[len][4]_i_3__0\ : in STD_LOGIC;
    b_state_q_reg_2 : in STD_LOGIC;
    b_err_q : in STD_LOGIC;
    state_q_reg_4 : in STD_LOGIC;
    \counter_q_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[8]_3\ : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_17\ : entity is "counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_17\ is
  signal axi_slv_req_aw_id_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_2_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_3_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_4_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_5_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_6_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_7_sn_1 : STD_LOGIC;
begin
  axi_slv_req_aw_id_0_sp_1 <= axi_slv_req_aw_id_0_sn_1;
  axi_slv_req_aw_len_2_sp_1 <= axi_slv_req_aw_len_2_sn_1;
  axi_slv_req_aw_len_3_sp_1 <= axi_slv_req_aw_len_3_sn_1;
  axi_slv_req_aw_len_4_sp_1 <= axi_slv_req_aw_len_4_sn_1;
  axi_slv_req_aw_len_5_sp_1 <= axi_slv_req_aw_len_5_sn_1;
  axi_slv_req_aw_len_6_sp_1 <= axi_slv_req_aw_len_6_sn_1;
  axi_slv_req_aw_len_7_sp_1 <= axi_slv_req_aw_len_7_sn_1;
i_counter: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      \FSM_sequential_w_state_q_reg[2]\(0) => \FSM_sequential_w_state_q_reg[2]\(0),
      \FSM_sequential_w_state_q_reg[2]_0\(1 downto 0) => \FSM_sequential_w_state_q_reg[2]_0\(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \ax_q[len][4]_i_3__0\ => \ax_q[len][4]_i_3__0\,
      \ax_q_reg[addr][5]\ => \ax_q_reg[addr][5]\,
      \ax_q_reg[id][0]\ => \ax_q_reg[id][0]\,
      \ax_q_reg[len][0]\ => \ax_q_reg[len][0]\,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      \axi_slv_req_aw_addr[5]\(5 downto 0) => \axi_slv_req_aw_addr[5]\(5 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_id_0_sp_1 => axi_slv_req_aw_id_0_sn_1,
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      \axi_slv_req_aw_len[4]_0\ => \axi_slv_req_aw_len[4]_0\,
      \axi_slv_req_aw_len[5]_0\ => \axi_slv_req_aw_len[5]_0\,
      \axi_slv_req_aw_len[5]_1\(0) => \axi_slv_req_aw_len[5]_1\(0),
      \axi_slv_req_aw_len[5]_2\ => \axi_slv_req_aw_len[5]_2\,
      \axi_slv_req_aw_len[5]_3\(0) => \axi_slv_req_aw_len[5]_3\(0),
      axi_slv_req_aw_len_2_sp_1 => axi_slv_req_aw_len_2_sn_1,
      axi_slv_req_aw_len_3_sp_1 => axi_slv_req_aw_len_3_sn_1,
      axi_slv_req_aw_len_4_sp_1 => axi_slv_req_aw_len_4_sn_1,
      axi_slv_req_aw_len_5_sp_1 => axi_slv_req_aw_len_5_sn_1,
      axi_slv_req_aw_len_6_sp_1 => axi_slv_req_aw_len_6_sn_1,
      axi_slv_req_aw_len_7_sp_1 => axi_slv_req_aw_len_7_sn_1,
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_aw_valid_0 => axi_slv_req_aw_valid_0,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_b_ready_0 => axi_slv_req_b_ready_0,
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_req_w_valid_0 => axi_slv_req_w_valid_0,
      axi_slv_rsp_aw_ready => axi_slv_rsp_aw_ready,
      axi_slv_rsp_aw_ready_0 => axi_slv_rsp_aw_ready_0,
      \axi_slv_rsp_b_id[0]_INST_0_i_1_0\ => \axi_slv_rsp_b_id[0]_INST_0_i_1\,
      \axi_slv_rsp_b_id[0]_INST_0_i_3_0\(5 downto 0) => \axi_slv_rsp_b_id[0]_INST_0_i_3\(5 downto 0),
      \axi_slv_rsp_b_resp[1]\ => \axi_slv_rsp_b_resp[1]\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_8_0\ => \axi_slv_rsp_b_resp[1]_INST_0_i_8\,
      b_err_q => b_err_q,
      b_err_q_reg => b_err_q_reg,
      b_state_q_reg => b_state_q_reg,
      b_state_q_reg_0 => b_state_q_reg_0,
      b_state_q_reg_1 => b_state_q_reg_1,
      b_state_q_reg_2 => b_state_q_reg_2,
      clk => clk,
      \counter_q_reg[0]_0\ => \counter_q_reg[0]\,
      \counter_q_reg[0]_1\ => \counter_q_reg[0]_0\,
      \counter_q_reg[0]_2\ => \counter_q_reg[0]_1\,
      \counter_q_reg[0]_3\(0) => \counter_q_reg[0]_2\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]_1\,
      \counter_q_reg[4]_3\ => \counter_q_reg[4]_2\,
      \counter_q_reg[6]_0\ => \counter_q_reg[6]\,
      \counter_q_reg[7]_0\ => \counter_q_reg[7]\,
      \counter_q_reg[8]_0\(6 downto 0) => \counter_q_reg[8]\(6 downto 0),
      \counter_q_reg[8]_1\ => \counter_q_reg[8]_0\,
      \counter_q_reg[8]_2\ => \counter_q_reg[8]_1\,
      \counter_q_reg[8]_3\(0) => \counter_q_reg[8]_2\(0),
      \counter_q_reg[8]_4\ => \counter_q_reg[8]_3\,
      err_q(1 downto 0) => err_q(1 downto 0),
      \err_q_reg[1]\ => \err_q_reg[1]\,
      \err_q_reg[1]_0\ => \err_q_reg[1]_0\,
      \err_q_reg[1]_1\ => \err_q_reg[1]_1\,
      \err_q_reg[1]_2\ => \err_q_reg[1]_2\,
      \err_q_reg[1]_3\ => \err_q_reg[1]_3\,
      \err_q_reg[1]_4\ => \err_q_reg[1]_4\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\,
      \gen_data_ffs[0].linked_data_q_reg[0][free]\ => \gen_data_ffs[0].linked_data_q_reg[0][free]\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]\ => \gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0) => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0),
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0) => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0),
      \gen_ht_ffs[0].head_tail_q_reg[0][id]\ => \gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][free]\ => \gen_ht_ffs[1].head_tail_q_reg[1][free]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][free]__0\ => \gen_ht_ffs[1].head_tail_q_reg[1][free]__0\,
      \gen_ht_ffs[1].head_tail_q_reg[1][id]\ => \gen_ht_ffs[1].head_tail_q_reg[1][id]\,
      id_d => id_d,
      linked_data_d => linked_data_d,
      linked_data_free(1 downto 0) => linked_data_free(1 downto 0),
      \mem_q_reg[0]\ => \mem_q_reg[0]\,
      \mem_q_reg[1][0]\ => \mem_q_reg[1][0]\,
      \mem_q_reg[1][addr][5]\(5 downto 0) => \mem_q_reg[1][addr][5]\(5 downto 0),
      \mem_q_reg[1][addr][5]_0\ => \mem_q_reg[1][addr][5]_0\,
      sel_aw_unsupported => sel_aw_unsupported,
      \splitted_req[aw][id]\ => \splitted_req[aw][id]\,
      state_q_reg => state_q_reg,
      state_q_reg_0 => state_q_reg_0,
      state_q_reg_1 => state_q_reg_1,
      state_q_reg_2 => state_q_reg_2,
      state_q_reg_3 => state_q_reg_3,
      state_q_reg_4 => state_q_reg_4,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]_0\,
      \status_cnt_q_reg[1]_1\ => \status_cnt_q_reg[1]_1\,
      \status_cnt_q_reg[1]_2\ => \status_cnt_q_reg[1]_2\,
      \status_cnt_q_reg[1]_3\ => \status_cnt_q_reg[1]_3\,
      \status_cnt_q_reg[1]_4\ => \status_cnt_q_reg[1]_4\,
      write_pointer_n06_out => write_pointer_n06_out,
      write_pointer_q0_1 => write_pointer_q0_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_20\ is
  port (
    axi_slv_req_ar_len_4_sp_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[8]\ : out STD_LOGIC;
    \counter_q_reg[8]_0\ : out STD_LOGIC;
    \counter_q_reg[8]_1\ : out STD_LOGIC;
    axi_slv_req_ar_len_2_sp_1 : out STD_LOGIC;
    axi_slv_req_ar_len_3_sp_1 : out STD_LOGIC;
    \axi_slv_req_ar_len[4]_0\ : out STD_LOGIC;
    axi_slv_req_ar_len_5_sp_1 : out STD_LOGIC;
    \axi_slv_req_ar_len[2]_0\ : out STD_LOGIC;
    \counter_q_reg[2]\ : out STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[8]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[8]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_20\ : entity is "counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_20\ is
  signal axi_slv_req_ar_len_2_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_3_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_4_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_5_sn_1 : STD_LOGIC;
begin
  axi_slv_req_ar_len_2_sp_1 <= axi_slv_req_ar_len_2_sn_1;
  axi_slv_req_ar_len_3_sp_1 <= axi_slv_req_ar_len_3_sn_1;
  axi_slv_req_ar_len_4_sp_1 <= axi_slv_req_ar_len_4_sn_1;
  axi_slv_req_ar_len_5_sp_1 <= axi_slv_req_ar_len_5_sn_1;
i_counter: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_24\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(0) => Q(0),
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      \axi_slv_req_ar_len[2]_0\ => \axi_slv_req_ar_len[2]_0\,
      \axi_slv_req_ar_len[4]_0\ => \axi_slv_req_ar_len[4]_0\,
      axi_slv_req_ar_len_2_sp_1 => axi_slv_req_ar_len_2_sn_1,
      axi_slv_req_ar_len_3_sp_1 => axi_slv_req_ar_len_3_sn_1,
      axi_slv_req_ar_len_4_sp_1 => axi_slv_req_ar_len_4_sn_1,
      axi_slv_req_ar_len_5_sp_1 => axi_slv_req_ar_len_5_sn_1,
      clk => clk,
      \counter_q_reg[2]_0\ => \counter_q_reg[2]\,
      \counter_q_reg[8]_0\ => \counter_q_reg[8]\,
      \counter_q_reg[8]_1\ => \counter_q_reg[8]_0\,
      \counter_q_reg[8]_2\ => \counter_q_reg[8]_1\,
      \counter_q_reg[8]_3\ => \counter_q_reg[8]_2\,
      \counter_q_reg[8]_4\ => \counter_q_reg[8]_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]\ : out STD_LOGIC;
    \counter_q_reg[8]\ : out STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_q_reg[8]_0\ : in STD_LOGIC;
    \counter_q_reg[2]\ : in STD_LOGIC;
    \counter_q_reg[3]\ : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    \counter_q_reg[5]\ : in STD_LOGIC;
    \counter_q_reg[8]_1\ : in STD_LOGIC;
    \state_q_i_2__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \counter_q_reg[8]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_21\ : entity is "counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_21\ is
begin
i_counter: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delta_counter__parameterized1_23\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(0) => Q(0),
      axi_slv_req_ar_len(3 downto 0) => axi_slv_req_ar_len(3 downto 0),
      clk => clk,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]\,
      \counter_q_reg[2]_0\ => \counter_q_reg[2]\,
      \counter_q_reg[3]_0\ => \counter_q_reg[3]\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\,
      \counter_q_reg[5]_0\ => \counter_q_reg[5]\,
      \counter_q_reg[8]_0\ => \counter_q_reg[8]\,
      \counter_q_reg[8]_1\ => \counter_q_reg[8]_0\,
      \counter_q_reg[8]_2\ => \counter_q_reg[8]_1\,
      \counter_q_reg[8]_3\ => \counter_q_reg[8]_2\,
      \state_q_i_2__0\ => \state_q_i_2__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v2 is
  port (
    \aw_to_send_q_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_valid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_to_send_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    \aw_to_send_q_reg[0]_0\ : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    \status_cnt_q_reg[2]\ : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v2 is
begin
i_fifo_v3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized0\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \aw_to_send_q_reg[0]\(0) => \aw_to_send_q_reg[0]\(0),
      \aw_to_send_q_reg[0]_0\ => \aw_to_send_q_reg[0]_0\,
      \aw_to_send_q_reg[1]\ => \aw_to_send_q_reg[1]\,
      axi_mst_req_aw_valid => axi_mst_req_aw_valid,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      clk => clk,
      \p_0_in__0\(0) => \p_0_in__0\(0),
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      write_pointer_q0 => write_pointer_q0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v2__parameterized0\ is
  port (
    axi_mst_req_ar_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_req_ar_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_ar_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_valid : out STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[0][size][1]\ : in STD_LOGIC;
    \r_req[ar_req][burst]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[0][addr][31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_rsp_ar_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v2__parameterized0\ : entity is "fifo_v2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v2__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v2__parameterized0\ is
begin
i_fifo_v3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized13\
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      axi_mst_req_ar_addr(29 downto 0) => axi_mst_req_ar_addr(29 downto 0),
      axi_mst_req_ar_burst(0) => axi_mst_req_ar_burst(0),
      axi_mst_req_ar_len(7 downto 0) => axi_mst_req_ar_len(7 downto 0),
      axi_mst_req_ar_size(0) => axi_mst_req_ar_size(0),
      axi_mst_req_ar_valid => axi_mst_req_ar_valid,
      axi_mst_rsp_ar_ready => axi_mst_rsp_ar_ready,
      clk => clk,
      \mem_q_reg[0][addr][31]_0\(29 downto 0) => \mem_q_reg[0][addr][31]\(29 downto 0),
      \mem_q_reg[0][size][1]_0\ => \mem_q_reg[0][size][1]\,
      \r_req[ar_req][burst]\(0) => \r_req[ar_req][burst]\(0),
      write_pointer_n06_out => write_pointer_n06_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_reg64_frontend_reg_top is
  port (
    \burst_req_d[opt][beo][decouple_rw]\ : out STD_LOGIC;
    \burst_req_d[opt][beo][src_reduce_len]\ : out STD_LOGIC;
    \^q\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[0]\ : out STD_LOGIC;
    \q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_4\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_decouple_we : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \q_reg[31]_5\ : in STD_LOGIC;
    \opt_tf_q_reg[src_axi_opt][burst][0]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_reg64_frontend_reg_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_reg64_frontend_reg_top is
  signal \^q_reg[31]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q_reg[31]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \q_reg[31]_1\(31 downto 0) <= \^q_reg[31]_1\(31 downto 0);
  \q_reg[31]_3\(31 downto 0) <= \^q_reg[31]_3\(31 downto 0);
u_conf_deburst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0\
     port map (
      D(0) => D(1),
      \burst_req_d[opt][beo][src_reduce_len]\ => \burst_req_d[opt][beo][src_reduce_len]\,
      clk => clk,
      conf_decouple_we => conf_decouple_we,
      \q_reg[0]_0\ => \q_reg[31]_5\
    );
u_conf_decouple: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0_25\
     port map (
      D(0) => D(0),
      \burst_req_d[opt][beo][decouple_rw]\ => \burst_req_d[opt][beo][decouple_rw]\,
      clk => clk,
      conf_decouple_we => conf_decouple_we,
      \q_reg[0]_0\ => \q_reg[31]_5\
    );
u_conf_serialize: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg__parameterized0_26\
     port map (
      D(0) => D(2),
      clk => clk,
      conf_decouple_we => conf_decouple_we,
      q => \^q\,
      \q_reg[0]_0\ => \q_reg[31]_5\
    );
u_dst_addr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => \^q_reg[31]_3\(31 downto 0),
      clk => clk,
      \opt_tf_q_reg[shift][0]\(0) => \^q_reg[31]_1\(0),
      \q_reg[0]_0\(0) => \q_reg[0]_0\(0),
      \q_reg[0]_1\(0) => \q_reg[0]_2\(0),
      \q_reg[31]_0\ => \q_reg[31]_5\
    );
u_num_bytes: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg_27
     port map (
      CO(0) => CO(0),
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      O(7 downto 0) => O(7 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      clk => clk,
      \opt_tf_q_reg[src_axi_opt][burst][0]\ => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      p_0_in(31 downto 0) => p_0_in(31 downto 0),
      \q_reg[0]_0\ => \q_reg[0]\,
      \q_reg[0]_1\(0) => \q_reg[0]_3\(0),
      \q_reg[0]_2\ => \q_reg[31]_5\,
      \q_reg[31]_0\(31 downto 0) => \q_reg[31]\(31 downto 0),
      \q_reg[31]_1\(31 downto 0) => \q_reg[31]_0\(31 downto 0),
      \q_reg[31]_2\(31 downto 0) => \q_reg[31]_2\(31 downto 0),
      \q_reg[31]_3\(31 downto 0) => \q_reg[31]_4\(31 downto 0),
      \r_tf_q_reg[addr][15]\(7 downto 0) => \r_tf_q_reg[addr][15]\(7 downto 0),
      \r_tf_q_reg[addr][23]\(7 downto 0) => \r_tf_q_reg[addr][23]\(7 downto 0),
      \r_tf_q_reg[addr][31]\(31 downto 0) => \^q_reg[31]_1\(31 downto 0),
      \r_tf_q_reg[addr][31]_0\(7 downto 0) => \r_tf_q_reg[addr][31]\(7 downto 0),
      \r_tf_q_reg[addr][7]\(7 downto 0) => \r_tf_q_reg[addr][7]\(7 downto 0),
      \r_tf_q_reg[length][15]\(7 downto 0) => \r_tf_q_reg[length][15]\(7 downto 0),
      \r_tf_q_reg[length][23]\(7 downto 0) => \r_tf_q_reg[length][23]\(7 downto 0),
      \r_tf_q_reg[length][31]\(7 downto 0) => \r_tf_q_reg[length][31]\(7 downto 0),
      \w_tf_q_reg[addr][15]\(7 downto 0) => \w_tf_q_reg[addr][15]\(7 downto 0),
      \w_tf_q_reg[addr][23]\(7 downto 0) => \w_tf_q_reg[addr][23]\(7 downto 0),
      \w_tf_q_reg[addr][31]\(31 downto 0) => \^q_reg[31]_3\(31 downto 0),
      \w_tf_q_reg[addr][31]_0\(7 downto 0) => \w_tf_q_reg[addr][31]\(7 downto 0),
      \w_tf_q_reg[addr][7]\(7 downto 0) => \w_tf_q_reg[addr][7]\(7 downto 0)
    );
u_src_addr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_prim_subreg_28
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => \^q_reg[31]_1\(31 downto 0),
      clk => clk,
      \opt_tf_q_reg[shift][1]\(1 downto 0) => \^q_reg[31]_3\(1 downto 0),
      \q_reg[0]_0\(0) => \q_reg[0]_0\(1),
      \q_reg[0]_1\(0) => \q_reg[0]_1\(0),
      \q_reg[31]_0\ => \q_reg[31]_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_arbiter_flushable is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ : out STD_LOGIC;
    \next_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\ : in STD_LOGIC;
    \dma_regs_rsp[ready]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    read_pointer_q0_2 : in STD_LOGIC;
    \mem_q_reg[0][error]__0\ : in STD_LOGIC;
    \mem_q_reg[0][data][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q[0][data][31]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q[0][data][31]_i_3_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_arbiter_flushable;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_arbiter_flushable is
begin
\gen_rr_arb.i_arbiter\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree__parameterized1\
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      clk => clk,
      \dma_regs_rsp[ready]\ => \dma_regs_rsp[ready]\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\(1 downto 0),
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_3\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\,
      \mem_q[0][data][31]_i_3\(0) => \mem_q[0][data][31]_i_3\(0),
      \mem_q[0][data][31]_i_3_0\ => \mem_q[0][data][31]_i_3_0\,
      \mem_q_reg[0][data][0]\(0) => \mem_q_reg[0][data][0]\(0),
      \mem_q_reg[0][error]__0\ => \mem_q_reg[0][error]__0\,
      \next_q_reg[0]\ => \next_q_reg[0]\,
      read_pointer_q0_2 => read_pointer_q0_2,
      \status_cnt_q_reg[1]\(1 downto 0) => \status_cnt_q_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized0\ is
  port (
    axi_mst_rsp_w_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][is_single]\ : out STD_LOGIC;
    axi_mst_rsp_w_ready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][is_single]_0\ : out STD_LOGIC;
    axi_mst_rsp_w_ready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][tailer][1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_pointer_q_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_w_last : out STD_LOGIC;
    \mem_q_reg[2][is_single]_1\ : out STD_LOGIC;
    \r_tf_q_reg[valid]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    axi_mst_req_w_strb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_q_reg[2][is_single]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][offset][1]\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][0]\ : out STD_LOGIC;
    \mem_q_reg[1][num_beats][1]\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][2]\ : out STD_LOGIC;
    \mem_q_reg[1][num_beats][3]\ : out STD_LOGIC;
    \mem_q_reg[1][num_beats][4]\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][5]\ : out STD_LOGIC;
    \mem_q_reg[2][num_beats][6]\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][7]\ : out STD_LOGIC;
    \mem_q_reg[1][offset][0]\ : out STD_LOGIC;
    \w_req[w_dp_req][is_single]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[1][num_beats][0]\ : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC;
    \status_cnt_q_reg[2]\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    axi_mst_req_w_last_0 : in STD_LOGIC;
    axi_mst_req_w_last_1 : in STD_LOGIC;
    axi_mst_req_w_last_2 : in STD_LOGIC;
    \mem_q_reg[0][data][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][data][0]_0\ : in STD_LOGIC;
    \mem_q_reg[0][data][0]_1\ : in STD_LOGIC;
    axi_mst_req_w_last_3 : in STD_LOGIC;
    \axi_mst_req_w_strb[2]_INST_0_i_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][tailer][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][num_beats][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized0\ : entity is "stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized0\ is
begin
fifo_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized7\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      axi_mst_req_w_last => axi_mst_req_w_last,
      axi_mst_req_w_last_0 => axi_mst_req_w_last_0,
      axi_mst_req_w_last_1 => axi_mst_req_w_last_1,
      axi_mst_req_w_last_2 => axi_mst_req_w_last_2,
      axi_mst_req_w_last_3 => axi_mst_req_w_last_3,
      axi_mst_req_w_strb(3 downto 0) => axi_mst_req_w_strb(3 downto 0),
      \axi_mst_req_w_strb[2]_INST_0_i_1_0\ => \axi_mst_req_w_strb[2]_INST_0_i_1\,
      axi_mst_rsp_w_ready(0) => axi_mst_rsp_w_ready(0),
      axi_mst_rsp_w_ready_0(0) => axi_mst_rsp_w_ready_0(0),
      axi_mst_rsp_w_ready_1(0) => axi_mst_rsp_w_ready_1(0),
      clk => clk,
      \mem_q_reg[0][data][0]\(0) => \mem_q_reg[0][data][0]\(0),
      \mem_q_reg[0][data][0]_0\ => \mem_q_reg[0][data][0]_0\,
      \mem_q_reg[0][data][0]_1\ => \mem_q_reg[0][data][0]_1\,
      \mem_q_reg[0][num_beats][0]_0\ => \mem_q_reg[0][num_beats][0]\,
      \mem_q_reg[0][num_beats][2]_0\ => \mem_q_reg[0][num_beats][2]\,
      \mem_q_reg[0][num_beats][5]_0\ => \mem_q_reg[0][num_beats][5]\,
      \mem_q_reg[0][num_beats][7]_0\ => \mem_q_reg[0][num_beats][7]\,
      \mem_q_reg[0][num_beats][7]_1\(7 downto 0) => \mem_q_reg[0][num_beats][7]_0\(7 downto 0),
      \mem_q_reg[0][tailer][1]_0\(1 downto 0) => \mem_q_reg[0][tailer][1]\(1 downto 0),
      \mem_q_reg[1][num_beats][0]_0\ => \mem_q_reg[1][num_beats][0]\,
      \mem_q_reg[1][num_beats][1]_0\ => \mem_q_reg[1][num_beats][1]\,
      \mem_q_reg[1][num_beats][3]_0\ => \mem_q_reg[1][num_beats][3]\,
      \mem_q_reg[1][num_beats][4]_0\ => \mem_q_reg[1][num_beats][4]\,
      \mem_q_reg[1][offset][0]_0\ => \mem_q_reg[1][offset][0]\,
      \mem_q_reg[1][offset][1]_0\ => \mem_q_reg[1][offset][1]\,
      \mem_q_reg[1][tailer][1]_0\ => \mem_q_reg[1][tailer][1]\,
      \mem_q_reg[2][is_single]_0\ => \mem_q_reg[2][is_single]\,
      \mem_q_reg[2][is_single]_1\ => \mem_q_reg[2][is_single]_0\,
      \mem_q_reg[2][is_single]_2\ => \mem_q_reg[2][is_single]_1\,
      \mem_q_reg[2][is_single]_3\(0) => \mem_q_reg[2][is_single]_2\(0),
      \mem_q_reg[2][num_beats][6]_0\ => \mem_q_reg[2][num_beats][6]\,
      \p_0_in__0\(0) => \p_0_in__0\(0),
      \r_tf_q_reg[valid]\ => \r_tf_q_reg[valid]\,
      \read_pointer_q_reg[0]_0\ => \read_pointer_q_reg[0]\,
      \read_pointer_q_reg[1]_0\ => \read_pointer_q_reg[1]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      \w_req[w_dp_req][is_single]\ => \w_req[w_dp_req][is_single]\,
      write_pointer_q0 => write_pointer_q0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized1\ is
  port (
    \read_pointer_q_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    status_cnt_n : in STD_LOGIC;
    clk : in STD_LOGIC;
    \status_cnt_q_reg[0]\ : in STD_LOGIC;
    axi_mst_rsp_b_valid : in STD_LOGIC;
    \read_pointer_q_reg[2]_0\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized1\ : entity is "stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized1\ is
begin
fifo_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized8\
     port map (
      CO(0) => CO(0),
      axi_mst_rsp_b_valid => axi_mst_rsp_b_valid,
      axi_mst_rsp_b_valid_0 => E(0),
      clk => clk,
      \read_pointer_q_reg[2]_0\ => \read_pointer_q_reg[2]\,
      \read_pointer_q_reg[2]_1\ => \read_pointer_q_reg[2]_0\,
      status_cnt_n => status_cnt_n,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      write_pointer_q0 => write_pointer_q0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2\ is
  port (
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \read_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_req_r_ready : out STD_LOGIC;
    first_r_q_reg : out STD_LOGIC;
    axi_mst_rsp_r_valid_0 : out STD_LOGIC;
    axi_mst_rsp_r_valid_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \w_num_beats_q_reg[7]\ : out STD_LOGIC;
    w_cnt_valid_q_reg : out STD_LOGIC;
    first_r_q_reg_0 : out STD_LOGIC;
    \mem_q_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_r_ready_0 : in STD_LOGIC;
    axi_mst_req_r_ready_1 : in STD_LOGIC;
    \mem_q_reg[2][0]\ : in STD_LOGIC;
    axi_mst_req_r_ready_2 : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_2\ : in STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    axi_mst_rsp_r_valid : in STD_LOGIC;
    \status_cnt_q_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_q_reg[1]\ : in STD_LOGIC;
    axi_mst_req_w_valid : in STD_LOGIC;
    axi_mst_req_w_valid_0 : in STD_LOGIC;
    axi_mst_req_w_valid_1 : in STD_LOGIC;
    axi_mst_req_w_valid_2 : in STD_LOGIC;
    w_cnt_valid_q_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    w_cnt_valid_q : in STD_LOGIC;
    axi_mst_rsp_r_last : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    \mem_q_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2\ : entity is "stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2\ is
begin
fifo_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9\
     port map (
      E(0) => E(0),
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_r_ready_0 => axi_mst_req_r_ready_0,
      axi_mst_req_r_ready_1 => axi_mst_req_r_ready_1,
      axi_mst_req_r_ready_2 => axi_mst_req_r_ready_2,
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_req_w_valid_0 => axi_mst_req_w_valid_0,
      axi_mst_req_w_valid_1 => axi_mst_req_w_valid_1,
      axi_mst_req_w_valid_2 => axi_mst_req_w_valid_2,
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid => axi_mst_rsp_r_valid,
      axi_mst_rsp_r_valid_0 => axi_mst_rsp_r_valid_0,
      axi_mst_rsp_r_valid_1(0) => axi_mst_rsp_r_valid_1(0),
      clk => clk,
      first_r_q_reg => first_r_q_reg,
      first_r_q_reg_0 => first_r_q_reg_0,
      \mem_q_reg[0][7]_0\(7 downto 0) => \mem_q_reg[0][7]\(7 downto 0),
      \mem_q_reg[1][7]_0\(7 downto 0) => \mem_q_reg[1][7]\(7 downto 0),
      \mem_q_reg[1][7]_1\(7 downto 0) => \mem_q_reg[1][7]_0\(7 downto 0),
      \mem_q_reg[2][0]_0\ => \mem_q_reg[2][0]\,
      \mem_q_reg[2][7]_0\(7 downto 0) => \mem_q_reg[2][7]\(7 downto 0),
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \read_pointer_q_reg[0]_0\(0) => \read_pointer_q_reg[0]\(0),
      \read_pointer_q_reg[1]_0\(1 downto 0) => \read_pointer_q_reg[1]\(1 downto 0),
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_2\ => \status_cnt_q_reg[2]_1\,
      \status_cnt_q_reg[2]_3\ => \status_cnt_q_reg[2]_2\,
      \status_cnt_q_reg[2]_4\(1 downto 0) => \status_cnt_q_reg[2]_3\(1 downto 0),
      w_cnt_valid_q => w_cnt_valid_q,
      w_cnt_valid_q_reg => w_cnt_valid_q_reg,
      w_cnt_valid_q_reg_0(7 downto 0) => w_cnt_valid_q_reg_0(7 downto 0),
      \w_num_beats_q_reg[7]\ => \w_num_beats_q_reg[7]\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[1]_0\ => \write_pointer_q_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_3\ is
  port (
    axi_mst_rsp_w_ready_0 : out STD_LOGIC;
    axi_mst_rsp_w_ready_1 : out STD_LOGIC;
    \read_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    axi_mst_req_w_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_mst_rsp_w_ready_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_w_ready_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : out STD_LOGIC;
    \write_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    w_cnt_valid_q_reg : out STD_LOGIC;
    \mem_q_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[2]\ : in STD_LOGIC;
    axi_mst_req_w_valid_0 : in STD_LOGIC;
    axi_mst_req_w_valid_1 : in STD_LOGIC;
    axi_mst_req_w_valid_2 : in STD_LOGIC;
    axi_mst_req_w_valid_3 : in STD_LOGIC;
    axi_mst_rsp_w_ready : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_3\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_4\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_5\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_6\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_7\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \w_num_beats_q_reg[0]\ : in STD_LOGIC;
    \w_num_beats_q_reg[1]\ : in STD_LOGIC;
    \w_num_beats_q_reg[2]\ : in STD_LOGIC;
    \w_num_beats_q_reg[3]\ : in STD_LOGIC;
    \w_num_beats_q_reg[4]\ : in STD_LOGIC;
    \w_num_beats_q_reg[4]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[5]\ : in STD_LOGIC;
    \w_num_beats_q_reg[5]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[6]\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]_1\ : in STD_LOGIC;
    w_cnt_valid_q : in STD_LOGIC;
    w_cnt_valid_q_reg_0 : in STD_LOGIC;
    w_cnt_valid_q_reg_1 : in STD_LOGIC;
    w_cnt_valid_q_reg_2 : in STD_LOGIC;
    w_cnt_valid_q_reg_3 : in STD_LOGIC;
    \mem_q[0][data][0]_i_9\ : in STD_LOGIC;
    w_cnt_valid_q_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_cnt_valid_q_reg_5 : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \status_cnt_q_reg[0]_8\ : in STD_LOGIC;
    \mem_q_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_3\ : entity is "stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_3\ is
begin
fifo_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_4\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_req_w_valid_0 => axi_mst_req_w_valid_0,
      axi_mst_req_w_valid_1 => axi_mst_req_w_valid_1,
      axi_mst_req_w_valid_2 => axi_mst_req_w_valid_2,
      axi_mst_req_w_valid_3 => axi_mst_req_w_valid_3,
      axi_mst_rsp_w_ready => axi_mst_rsp_w_ready,
      axi_mst_rsp_w_ready_0 => axi_mst_rsp_w_ready_0,
      axi_mst_rsp_w_ready_1 => axi_mst_rsp_w_ready_1,
      axi_mst_rsp_w_ready_2(0) => axi_mst_rsp_w_ready_2(0),
      axi_mst_rsp_w_ready_3(0) => axi_mst_rsp_w_ready_3(0),
      clk => clk,
      \mem_q[0][data][0]_i_9\ => \mem_q[0][data][0]_i_9\,
      \mem_q_reg[0][7]_0\(7 downto 0) => \mem_q_reg[0][7]\(7 downto 0),
      \mem_q_reg[0][7]_1\(0) => \mem_q_reg[0][7]_0\(0),
      \mem_q_reg[1][7]_0\(7 downto 0) => \mem_q_reg[1][7]\(7 downto 0),
      \mem_q_reg[1][7]_1\(7 downto 0) => \mem_q_reg[1][7]_0\(7 downto 0),
      \mem_q_reg[1][7]_2\(0) => \mem_q_reg[1][7]_1\(0),
      \mem_q_reg[2][7]_0\(7 downto 0) => \mem_q_reg[2][7]\(7 downto 0),
      \mem_q_reg[2][7]_1\(0) => \mem_q_reg[2][7]_0\(0),
      \read_pointer_q_reg[0]_0\(0) => \read_pointer_q_reg[0]\(0),
      \read_pointer_q_reg[1]_0\(1 downto 0) => \read_pointer_q_reg[1]\(1 downto 0),
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_1\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[0]_10\(0) => \status_cnt_q_reg[0]_9\(0),
      \status_cnt_q_reg[0]_2\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[0]_3\ => \status_cnt_q_reg[0]_2\,
      \status_cnt_q_reg[0]_4\ => \status_cnt_q_reg[0]_3\,
      \status_cnt_q_reg[0]_5\ => \status_cnt_q_reg[0]_4\,
      \status_cnt_q_reg[0]_6\ => \status_cnt_q_reg[0]_5\,
      \status_cnt_q_reg[0]_7\ => \status_cnt_q_reg[0]_6\,
      \status_cnt_q_reg[0]_8\ => \status_cnt_q_reg[0]_7\,
      \status_cnt_q_reg[0]_9\ => \status_cnt_q_reg[0]_8\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      w_cnt_valid_q => w_cnt_valid_q,
      w_cnt_valid_q_reg => w_cnt_valid_q_reg,
      w_cnt_valid_q_reg_0 => w_cnt_valid_q_reg_0,
      w_cnt_valid_q_reg_1 => w_cnt_valid_q_reg_1,
      w_cnt_valid_q_reg_2 => w_cnt_valid_q_reg_2,
      w_cnt_valid_q_reg_3 => w_cnt_valid_q_reg_3,
      w_cnt_valid_q_reg_4(0) => w_cnt_valid_q_reg_4(0),
      w_cnt_valid_q_reg_5 => w_cnt_valid_q_reg_5,
      \w_num_beats_q_reg[0]\ => \w_num_beats_q_reg[0]\,
      \w_num_beats_q_reg[1]\ => \w_num_beats_q_reg[1]\,
      \w_num_beats_q_reg[2]\ => \w_num_beats_q_reg[2]\,
      \w_num_beats_q_reg[3]\ => \w_num_beats_q_reg[3]\,
      \w_num_beats_q_reg[4]\ => \w_num_beats_q_reg[4]\,
      \w_num_beats_q_reg[4]_0\ => \w_num_beats_q_reg[4]_0\,
      \w_num_beats_q_reg[5]\ => \w_num_beats_q_reg[5]\,
      \w_num_beats_q_reg[5]_0\ => \w_num_beats_q_reg[5]_0\,
      \w_num_beats_q_reg[6]\ => \w_num_beats_q_reg[6]\,
      \w_num_beats_q_reg[7]\(5 downto 0) => \w_num_beats_q_reg[7]\(5 downto 0),
      \w_num_beats_q_reg[7]_0\ => \w_num_beats_q_reg[7]_0\,
      \w_num_beats_q_reg[7]_1\ => \w_num_beats_q_reg[7]_1\,
      \write_pointer_q_reg[1]_0\(1 downto 0) => \write_pointer_q_reg[1]\(1 downto 0),
      \write_pointer_q_reg[1]_1\(0) => \write_pointer_q_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_5\ is
  port (
    \read_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \mem_q_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \mem_q_reg[2][0]\ : in STD_LOGIC;
    \mem_q_reg[2][0]_0\ : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    \mem_q_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_5\ : entity is "stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_5\ is
begin
fifo_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_6\
     port map (
      E(0) => E(0),
      clk => clk,
      \mem_q_reg[0][7]_0\(7 downto 0) => \mem_q_reg[0][7]\(7 downto 0),
      \mem_q_reg[0][7]_1\(7 downto 0) => \mem_q_reg[0][7]_0\(7 downto 0),
      \mem_q_reg[1][7]_0\(7 downto 0) => \mem_q_reg[1][7]\(7 downto 0),
      \mem_q_reg[2][0]_0\ => \mem_q_reg[2][0]\,
      \mem_q_reg[2][0]_1\ => \mem_q_reg[2][0]_0\,
      \mem_q_reg[2][7]_0\(7 downto 0) => \mem_q_reg[2][7]\(7 downto 0),
      \read_pointer_q_reg[0]_0\(0) => \read_pointer_q_reg[0]\(0),
      \read_pointer_q_reg[1]_0\(1 downto 0) => \read_pointer_q_reg[1]\(1 downto 0),
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_2\ => \status_cnt_q_reg[2]_1\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[1]_0\(0) => \write_pointer_q_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \mem_q_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \mem_q_reg[2][0]\ : in STD_LOGIC;
    \mem_q_reg[2][0]_0\ : in STD_LOGIC;
    axi_mst_req_r_ready : in STD_LOGIC;
    axi_mst_req_r_ready_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[2][0]_1\ : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_7\ : entity is "stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_7\ is
begin
fifo_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized9_8\
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_r_ready_0 => axi_mst_req_r_ready_0,
      clk => clk,
      \mem_q_reg[0][7]_0\(7 downto 0) => \mem_q_reg[0][7]\(7 downto 0),
      \mem_q_reg[1][7]_0\(7 downto 0) => \mem_q_reg[1][7]\(7 downto 0),
      \mem_q_reg[1][7]_1\(7 downto 0) => \mem_q_reg[1][7]_0\(7 downto 0),
      \mem_q_reg[2][0]_0\ => \mem_q_reg[2][0]\,
      \mem_q_reg[2][0]_1\ => \mem_q_reg[2][0]_0\,
      \mem_q_reg[2][0]_2\ => \mem_q_reg[2][0]_1\,
      \mem_q_reg[2][7]_0\(7 downto 0) => \mem_q_reg[2][7]\(7 downto 0),
      \read_pointer_q_reg[0]_0\(0) => \read_pointer_q_reg[0]\(0),
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_2\ => \status_cnt_q_reg[2]_1\,
      \write_pointer_q_reg[1]_0\(0) => \write_pointer_q_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opt_tf_q_reg[decouple_rw]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    axi_mst_req_aw_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_aw_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_aw_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[2][aw][burst][0]\ : in STD_LOGIC;
    \r_req[ar_req][burst]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_b_ready_INST_0_i_5_0 : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \mem_q_reg[2][aw][len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized3\ : entity is "stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized3\ is
begin
fifo_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized10\
     port map (
      D(29 downto 0) => D(29 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      axi_mst_req_aw_addr(29 downto 0) => axi_mst_req_aw_addr(29 downto 0),
      axi_mst_req_aw_burst(0) => axi_mst_req_aw_burst(0),
      axi_mst_req_aw_len(7 downto 0) => axi_mst_req_aw_len(7 downto 0),
      axi_mst_req_aw_size(0) => axi_mst_req_aw_size(0),
      axi_mst_req_b_ready_INST_0_i_5(0) => axi_mst_req_b_ready_INST_0_i_5(0),
      axi_mst_req_b_ready_INST_0_i_5_0 => axi_mst_req_b_ready_INST_0_i_5_0,
      axi_mst_req_b_ready_INST_0_i_5_1 => axi_mst_req_b_ready_INST_0_i_5_1,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      clk => clk,
      \mem_q_reg[2][aw][burst][0]_0\ => \mem_q_reg[2][aw][burst][0]\,
      \mem_q_reg[2][aw][len][7]_0\(7 downto 0) => \mem_q_reg[2][aw][len][7]\(7 downto 0),
      \opt_tf_q_reg[decouple_rw]\ => \opt_tf_q_reg[decouple_rw]\,
      \p_0_in__0\(0) => \p_0_in__0\(0),
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \r_req[ar_req][burst]\(0) => \r_req[ar_req][burst]\(0),
      \read_pointer_q_reg[0]_0\ => \read_pointer_q_reg[0]\,
      \read_pointer_q_reg[0]_1\ => \read_pointer_q_reg[0]_0\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_0\,
      write_pointer_q0 => write_pointer_q0,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_1\ => \write_pointer_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized4\ is
  port (
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    first_r_q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_w_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_r_valid : out STD_LOGIC_VECTOR ( 0 to 0 );
    first_r_q_reg_0 : out STD_LOGIC;
    \opt_tf_q_reg[decouple_rw]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \mem_q_reg[1][tailer][1]\ : out STD_LOGIC;
    \mem_q_reg[0][shift][0]\ : out STD_LOGIC;
    \axi_mst_rsp_r_data[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_mst_rsp_r_data[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_mst_rsp_r_data[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q[0][data][0]_i_5\ : in STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \status_cnt_q_reg[0]_0\ : in STD_LOGIC;
    \mem_q_reg[0][7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    axi_mst_rsp_r_last : in STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_rsp_r_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[1][shift][0]\ : in STD_LOGIC;
    \mem_q_reg[0][offset][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][tailer][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][shift][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized4\ : entity is "stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized4\ is
begin
fifo_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized12\
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      axi_mst_req_b_ready_INST_0_i_5(1 downto 0) => axi_mst_req_b_ready_INST_0_i_5(1 downto 0),
      axi_mst_rsp_r_data(31 downto 0) => axi_mst_rsp_r_data(31 downto 0),
      \axi_mst_rsp_r_data[15]\(7 downto 0) => \axi_mst_rsp_r_data[15]\(7 downto 0),
      \axi_mst_rsp_r_data[23]\(7 downto 0) => \axi_mst_rsp_r_data[23]\(7 downto 0),
      \axi_mst_rsp_r_data[31]\(7 downto 0) => \axi_mst_rsp_r_data[31]\(7 downto 0),
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid(0) => axi_mst_rsp_r_valid(0),
      axi_mst_rsp_w_ready(0) => axi_mst_rsp_w_ready(0),
      clk => clk,
      first_r_q_reg(0) => first_r_q_reg(0),
      first_r_q_reg_0 => first_r_q_reg_0,
      \mem_q[0][data][0]_i_5\ => \mem_q[0][data][0]_i_5\,
      \mem_q_reg[0][7]\(1 downto 0) => \mem_q_reg[0][7]\(1 downto 0),
      \mem_q_reg[0][offset][1]_0\(1 downto 0) => \mem_q_reg[0][offset][1]\(1 downto 0),
      \mem_q_reg[0][shift][0]_0\ => \mem_q_reg[0][shift][0]\,
      \mem_q_reg[0][shift][1]_0\(1 downto 0) => \mem_q_reg[0][shift][1]\(1 downto 0),
      \mem_q_reg[0][tailer][1]_0\(1 downto 0) => \mem_q_reg[0][tailer][1]\(1 downto 0),
      \mem_q_reg[1][shift][0]_0\ => \mem_q_reg[1][shift][0]\,
      \mem_q_reg[1][tailer][1]_0\ => \mem_q_reg[1][tailer][1]\,
      \opt_tf_q_reg[decouple_rw]\ => \opt_tf_q_reg[decouple_rw]\,
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_1\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[0]_2\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[0]_3\ => \status_cnt_q_reg[0]_2\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      write_pointer_n06_out => write_pointer_n06_out,
      \write_pointer_q_reg[0]_0\(0) => \write_pointer_q_reg[0]\(0),
      \write_pointer_q_reg[0]_1\ => \write_pointer_q_reg[0]_0\,
      \write_pointer_q_reg[0]_2\ => \write_pointer_q_reg[0]_1\,
      \write_pointer_q_reg[1]_0\(0) => \write_pointer_q_reg[1]\(0),
      \write_pointer_q_reg[1]_1\(0) => \write_pointer_q_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_counters is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_len_5_sp_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : out STD_LOGIC;
    \counter_q_reg[4]\ : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    axi_slv_req_aw_valid_0 : out STD_LOGIC;
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_slv_req_aw_len[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg : out STD_LOGIC;
    \counter_q_reg[8]\ : out STD_LOGIC;
    \counter_q_reg[4]_1\ : out STD_LOGIC;
    b_state_q_reg : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : out STD_LOGIC;
    \err_q_reg[1]_0\ : out STD_LOGIC;
    axi_slv_req_w_valid_0 : out STD_LOGIC;
    axi_slv_req_b_ready_0 : out STD_LOGIC;
    \axi_slv_req_aw_addr[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \splitted_req[aw][id]\ : out STD_LOGIC;
    \axi_slv_req_aw_len[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_data_ffs[1].linked_data_q_reg[1][free]\ : out STD_LOGIC;
    b_state_q_reg_0 : out STD_LOGIC;
    b_err_q_reg : out STD_LOGIC;
    state_q_reg_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[addr][5]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_3\ : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_q_reg[0]\ : in STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    axi_slv_rsp_aw_ready_0 : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    id_d : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_pointer_q0_1 : in STD_LOGIC;
    sel_aw_unsupported : in STD_LOGIC;
    state_q_reg_1 : in STD_LOGIC;
    \counter_q_reg[8]_0\ : in STD_LOGIC;
    \mem_q_reg[1][addr][5]\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]\ : in STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\ : in STD_LOGIC;
    b_state_q_reg_1 : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    \err_q_reg[1]_1\ : in STD_LOGIC;
    \err_q_reg[1]_2\ : in STD_LOGIC;
    \err_q_reg[1]_3\ : in STD_LOGIC;
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_req_w_last : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_b_ready : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][next][0]\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_8\ : in STD_LOGIC;
    state_q_reg_2 : in STD_LOGIC;
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mem_q_reg[1][addr][5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mem_q_reg[1][0]\ : in STD_LOGIC;
    \ax_q_reg[id][0]\ : in STD_LOGIC;
    state_q_reg_3 : in STD_LOGIC;
    b_state_q_reg_2 : in STD_LOGIC;
    b_err_q : in STD_LOGIC;
    state_q_reg_4 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_counters;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_counters is
  signal axi_slv_req_aw_len_5_sn_1 : STD_LOGIC;
  signal \^counter_q_reg[4]_0\ : STD_LOGIC;
  signal \^counter_q_reg[8]\ : STD_LOGIC;
  signal err_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \err_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_0\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_1\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_10\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_11\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_12\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_13\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_14\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_2\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_3\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_4\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_5\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_6\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_7\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_8\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_9\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_1\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_14\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_16\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_17\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_18\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_19\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_20\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_21\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_22\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_23\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_24\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_25\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_26\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_27\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_33\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_34\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_37\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_47\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_48\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_7\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_8\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q_reg[0][free]\ : STD_LOGIC;
  signal \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : STD_LOGIC;
  signal \gen_ht_ffs[0].head_tail_q_reg[0][id]\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q_reg[1][free]\ : STD_LOGIC;
  signal \gen_ht_ffs[1].head_tail_q_reg[1][id]\ : STD_LOGIC;
  signal i_idq_n_10 : STD_LOGIC;
  signal i_idq_n_11 : STD_LOGIC;
  signal i_idq_n_12 : STD_LOGIC;
  signal i_idq_n_13 : STD_LOGIC;
  signal i_idq_n_6 : STD_LOGIC;
  signal i_idq_n_7 : STD_LOGIC;
  signal i_idq_n_8 : STD_LOGIC;
  signal linked_data_d : STD_LOGIC;
  signal linked_data_free : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
begin
  axi_slv_req_aw_len_5_sp_1 <= axi_slv_req_aw_len_5_sn_1;
  \counter_q_reg[4]_0\ <= \^counter_q_reg[4]_0\;
  \counter_q_reg[8]\ <= \^counter_q_reg[8]\;
  \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ <= \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\;
\err_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DF5510"
    )
        port map (
      I0 => \gen_cnt[0].i_cnt_n_5\,
      I1 => \gen_cnt[1].i_cnt_n_33\,
      I2 => i_idq_n_10,
      I3 => \gen_cnt[0].i_cnt_n_3\,
      I4 => err_q(0),
      O => \err_q[0]_i_1_n_0\
    );
\err_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \err_q[0]_i_1_n_0\,
      Q => err_q(0)
    );
\err_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \gen_cnt[0].i_cnt_n_2\,
      Q => err_q(1)
    );
\gen_cnt[0].i_cnt\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1\
     port map (
      D(0) => \gen_cnt[0].i_cnt_n_12\,
      E(0) => \gen_cnt[0].i_cnt_n_0\,
      Q(5) => \gen_cnt[0].i_cnt_n_6\,
      Q(4) => \gen_cnt[0].i_cnt_n_7\,
      Q(3) => \gen_cnt[0].i_cnt_n_8\,
      Q(2) => \gen_cnt[0].i_cnt_n_9\,
      Q(1) => \gen_cnt[0].i_cnt_n_10\,
      Q(0) => \gen_cnt[0].i_cnt_n_11\,
      axi_slv_req_aw_len(2) => axi_slv_req_aw_len(6),
      axi_slv_req_aw_len(1 downto 0) => axi_slv_req_aw_len(1 downto 0),
      clk => clk,
      \counter_q_reg[0]\(0) => p_0_in,
      \counter_q_reg[2]\ => \gen_cnt[1].i_cnt_n_23\,
      \counter_q_reg[3]\ => \gen_cnt[1].i_cnt_n_24\,
      \counter_q_reg[4]\ => \gen_cnt[1].i_cnt_n_25\,
      \counter_q_reg[5]\ => \gen_cnt[0].i_cnt_n_13\,
      \counter_q_reg[5]_0\ => \gen_cnt[1].i_cnt_n_26\,
      \counter_q_reg[6]\ => \gen_cnt[0].i_cnt_n_1\,
      \counter_q_reg[6]_0\ => \gen_cnt[0].i_cnt_n_4\,
      \counter_q_reg[6]_1\ => \gen_cnt[0].i_cnt_n_5\,
      \counter_q_reg[6]_2\ => \gen_cnt[0].i_cnt_n_14\,
      \counter_q_reg[6]_3\ => \gen_cnt[1].i_cnt_n_8\,
      \counter_q_reg[7]\ => \gen_cnt[1].i_cnt_n_27\,
      \counter_q_reg[7]_0\ => axi_slv_req_aw_len_5_sn_1,
      \counter_q_reg[8]\ => \gen_cnt[1].i_cnt_n_7\,
      \counter_q_reg[8]_0\ => state_q_reg_1,
      \counter_q_reg[8]_1\ => \^counter_q_reg[8]\,
      \counter_q_reg[8]_2\ => \counter_q_reg[8]_0\,
      \counter_q_reg[8]_3\ => \mem_q_reg[1][addr][5]\,
      \counter_q_reg[8]_4\ => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      err_q(0) => err_q(1),
      \err_q_reg[1]\ => \gen_cnt[0].i_cnt_n_2\,
      \err_q_reg[1]_0\ => i_idq_n_10,
      \err_q_reg[1]_1\ => \gen_cnt[1].i_cnt_n_33\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1) => \gen_cnt[1].i_cnt_n_17\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(0) => \gen_cnt[1].i_cnt_n_22\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_cnt[1].i_cnt_n_48\,
      sel_aw_unsupported => sel_aw_unsupported,
      state_q_reg => \gen_cnt[0].i_cnt_n_3\
    );
\gen_cnt[1].i_cnt\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_17\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      \FSM_sequential_w_state_q_reg[2]\(0) => \FSM_sequential_w_state_q_reg[2]\(0),
      \FSM_sequential_w_state_q_reg[2]_0\(1 downto 0) => \FSM_sequential_w_state_q_reg[2]_0\(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \ax_q[len][4]_i_3__0\ => \gen_cnt[0].i_cnt_n_4\,
      \ax_q_reg[addr][5]\ => \ax_q_reg[addr][5]\,
      \ax_q_reg[id][0]\ => \ax_q_reg[id][0]\,
      \ax_q_reg[len][0]\ => i_idq_n_8,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      \axi_slv_req_aw_addr[5]\(5 downto 0) => \axi_slv_req_aw_addr[5]\(5 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_id_0_sp_1 => \gen_cnt[1].i_cnt_n_37\,
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      \axi_slv_req_aw_len[4]_0\ => \gen_cnt[1].i_cnt_n_25\,
      \axi_slv_req_aw_len[5]_0\ => axi_slv_req_aw_len_5_sn_1,
      \axi_slv_req_aw_len[5]_1\(0) => \axi_slv_req_aw_len[5]_0\(0),
      \axi_slv_req_aw_len[5]_2\ => \gen_cnt[1].i_cnt_n_26\,
      \axi_slv_req_aw_len[5]_3\(0) => \axi_slv_req_aw_len[5]_1\(0),
      axi_slv_req_aw_len_2_sp_1 => \gen_cnt[1].i_cnt_n_23\,
      axi_slv_req_aw_len_3_sp_1 => \gen_cnt[1].i_cnt_n_24\,
      axi_slv_req_aw_len_4_sp_1 => \gen_cnt[1].i_cnt_n_8\,
      axi_slv_req_aw_len_5_sp_1 => \gen_cnt[1].i_cnt_n_1\,
      axi_slv_req_aw_len_6_sp_1 => \gen_cnt[1].i_cnt_n_7\,
      axi_slv_req_aw_len_7_sp_1 => \gen_cnt[1].i_cnt_n_27\,
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_aw_valid_0 => axi_slv_req_aw_valid_0,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_b_ready_0 => axi_slv_req_b_ready_0,
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_req_w_valid_0 => axi_slv_req_w_valid_0,
      axi_slv_rsp_aw_ready => axi_slv_rsp_aw_ready,
      axi_slv_rsp_aw_ready_0 => axi_slv_rsp_aw_ready_0,
      \axi_slv_rsp_b_id[0]_INST_0_i_1\ => i_idq_n_11,
      \axi_slv_rsp_b_id[0]_INST_0_i_3\(5) => \gen_cnt[0].i_cnt_n_6\,
      \axi_slv_rsp_b_id[0]_INST_0_i_3\(4) => \gen_cnt[0].i_cnt_n_7\,
      \axi_slv_rsp_b_id[0]_INST_0_i_3\(3) => \gen_cnt[0].i_cnt_n_8\,
      \axi_slv_rsp_b_id[0]_INST_0_i_3\(2) => \gen_cnt[0].i_cnt_n_9\,
      \axi_slv_rsp_b_id[0]_INST_0_i_3\(1) => \gen_cnt[0].i_cnt_n_10\,
      \axi_slv_rsp_b_id[0]_INST_0_i_3\(0) => \gen_cnt[0].i_cnt_n_11\,
      \axi_slv_rsp_b_resp[1]\ => \axi_slv_rsp_b_resp[1]\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_8\ => \axi_slv_rsp_b_resp[1]_INST_0_i_8\,
      b_err_q => b_err_q,
      b_err_q_reg => b_err_q_reg,
      b_state_q_reg => b_state_q_reg,
      b_state_q_reg_0 => b_state_q_reg_0,
      b_state_q_reg_1 => b_state_q_reg_1,
      b_state_q_reg_2 => b_state_q_reg_2,
      clk => clk,
      \counter_q_reg[0]\ => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\,
      \counter_q_reg[0]_0\ => \counter_q_reg[0]_0\,
      \counter_q_reg[0]_1\ => \counter_q_reg[0]_1\,
      \counter_q_reg[0]_2\(0) => \gen_cnt[0].i_cnt_n_12\,
      \counter_q_reg[4]\ => \counter_q_reg[4]\,
      \counter_q_reg[4]_0\ => \^counter_q_reg[4]_0\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_1\,
      \counter_q_reg[4]_2\ => \gen_cnt[1].i_cnt_n_34\,
      \counter_q_reg[6]\ => \gen_cnt[1].i_cnt_n_48\,
      \counter_q_reg[7]\ => \gen_cnt[1].i_cnt_n_47\,
      \counter_q_reg[8]\(6) => \gen_cnt[1].i_cnt_n_16\,
      \counter_q_reg[8]\(5) => \gen_cnt[1].i_cnt_n_17\,
      \counter_q_reg[8]\(4) => \gen_cnt[1].i_cnt_n_18\,
      \counter_q_reg[8]\(3) => \gen_cnt[1].i_cnt_n_19\,
      \counter_q_reg[8]\(2) => \gen_cnt[1].i_cnt_n_20\,
      \counter_q_reg[8]\(1) => \gen_cnt[1].i_cnt_n_21\,
      \counter_q_reg[8]\(0) => \gen_cnt[1].i_cnt_n_22\,
      \counter_q_reg[8]_0\ => \^counter_q_reg[8]\,
      \counter_q_reg[8]_1\ => \gen_cnt[0].i_cnt_n_1\,
      \counter_q_reg[8]_2\(0) => \gen_cnt[0].i_cnt_n_0\,
      \counter_q_reg[8]_3\ => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      err_q(1 downto 0) => err_q(1 downto 0),
      \err_q_reg[1]\ => \err_q_reg[1]_0\,
      \err_q_reg[1]_0\ => \counter_q_reg[0]\,
      \err_q_reg[1]_1\ => i_idq_n_7,
      \err_q_reg[1]_2\ => \err_q_reg[1]_1\,
      \err_q_reg[1]_3\ => \err_q_reg[1]_2\,
      \err_q_reg[1]_4\ => \err_q_reg[1]_3\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \gen_cnt[0].i_cnt_n_13\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => i_idq_n_12,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ => i_idq_n_10,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      \gen_data_ffs[0].linked_data_q_reg[0][free]\ => \gen_cnt[1].i_cnt_n_14\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]\ => \gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0) => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0),
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0) => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0),
      \gen_ht_ffs[0].head_tail_q_reg[0][id]\ => \gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][free]\ => \gen_ht_ffs[1].head_tail_q_reg[1][free]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][free]__0\ => i_idq_n_6,
      \gen_ht_ffs[1].head_tail_q_reg[1][id]\ => \gen_ht_ffs[1].head_tail_q_reg[1][id]\,
      id_d => id_d,
      linked_data_d => linked_data_d,
      linked_data_free(1 downto 0) => linked_data_free(1 downto 0),
      \mem_q_reg[0]\ => \gen_cnt[1].i_cnt_n_33\,
      \mem_q_reg[1][0]\ => \mem_q_reg[1][0]\,
      \mem_q_reg[1][addr][5]\(5 downto 0) => \mem_q_reg[1][addr][5]_0\(5 downto 0),
      \mem_q_reg[1][addr][5]_0\ => \mem_q_reg[1][addr][5]\,
      sel_aw_unsupported => sel_aw_unsupported,
      \splitted_req[aw][id]\ => \splitted_req[aw][id]\,
      state_q_reg => state_q_reg,
      state_q_reg_0 => state_q_reg_0,
      state_q_reg_1 => state_q_reg_2,
      state_q_reg_2 => state_q_reg_3,
      state_q_reg_3 => state_q_reg_1,
      state_q_reg_4 => state_q_reg_4,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]_0\,
      \status_cnt_q_reg[1]_1\ => \status_cnt_q_reg[1]_1\,
      \status_cnt_q_reg[1]_2\ => \status_cnt_q_reg[1]_2\,
      \status_cnt_q_reg[1]_3\ => \status_cnt_q_reg[1]_3\,
      \status_cnt_q_reg[1]_4\ => i_idq_n_13,
      write_pointer_n06_out => write_pointer_n06_out,
      write_pointer_q0_1 => write_pointer_q0_1
    );
i_idq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_id_queue
     port map (
      Q(5) => \gen_cnt[0].i_cnt_n_6\,
      Q(4) => \gen_cnt[0].i_cnt_n_7\,
      Q(3) => \gen_cnt[0].i_cnt_n_8\,
      Q(2) => \gen_cnt[0].i_cnt_n_9\,
      Q(1) => \gen_cnt[0].i_cnt_n_10\,
      Q(0) => \gen_cnt[0].i_cnt_n_11\,
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(4 downto 0) => axi_slv_req_aw_len(4 downto 0),
      axi_slv_req_aw_len_4_sp_1 => i_idq_n_8,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\(6) => \gen_cnt[1].i_cnt_n_16\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\(5) => \gen_cnt[1].i_cnt_n_17\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\(4) => \gen_cnt[1].i_cnt_n_18\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\(3) => \gen_cnt[1].i_cnt_n_19\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\(2) => \gen_cnt[1].i_cnt_n_20\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\(1) => \gen_cnt[1].i_cnt_n_21\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\(0) => \gen_cnt[1].i_cnt_n_22\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14_0\ => \gen_cnt[0].i_cnt_n_4\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14_1\ => \gen_cnt[1].i_cnt_n_47\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_4_0\ => \gen_cnt[1].i_cnt_n_37\,
      b_state_q_i_2 => \gen_cnt[0].i_cnt_n_14\,
      b_state_q_i_2_0 => \gen_cnt[1].i_cnt_n_48\,
      clk => clk,
      \counter_q_reg[0]\ => \counter_q_reg[0]\,
      \counter_q_reg[0]_0\ => \gen_cnt[0].i_cnt_n_3\,
      \counter_q_reg[0]_1\ => \counter_q_reg[0]_2\,
      \counter_q_reg[2]\ => i_idq_n_11,
      \counter_q_reg[4]\ => i_idq_n_12,
      \counter_q_reg[6]\ => i_idq_n_13,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\ => i_idq_n_10,
      \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0\ => \^counter_q_reg[4]_0\,
      \gen_data_ffs[0].linked_data_q_reg[0][next][0]_1\ => \gen_data_ffs[0].linked_data_q_reg[0][next][0]\,
      \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\ => \gen_cnt[0].i_cnt_n_1\,
      \gen_data_ffs[1].linked_data_q_reg[1][free]_0\ => \gen_data_ffs[1].linked_data_q_reg[1][free]\,
      \gen_data_ffs[1].linked_data_q_reg[1][free]_1\ => \gen_cnt[1].i_cnt_n_14\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]\ => \gen_ht_ffs[0].head_tail_q_reg[0][free]\,
      \gen_ht_ffs[0].head_tail_q_reg[0][id]\ => \gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0\ => axi_slv_req_aw_len_5_sn_1,
      \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_1\ => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][free]\ => \gen_ht_ffs[1].head_tail_q_reg[1][free]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][free]__0_0\ => i_idq_n_6,
      \gen_ht_ffs[1].head_tail_q_reg[1][free]__0_1\ => \gen_cnt[1].i_cnt_n_1\,
      \gen_ht_ffs[1].head_tail_q_reg[1][head][0]_0\ => \gen_cnt[1].i_cnt_n_34\,
      \gen_ht_ffs[1].head_tail_q_reg[1][id]\ => \gen_ht_ffs[1].head_tail_q_reg[1][id]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\ => i_idq_n_7,
      \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1\(0) => p_0_in,
      \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2\ => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      linked_data_d => linked_data_d,
      linked_data_free(1 downto 0) => linked_data_free(1 downto 0),
      sel_aw_unsupported => sel_aw_unsupported
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_counters_19 is
  port (
    \gen_ht_ffs[0].head_tail_q_reg[0][id]\ : out STD_LOGIC;
    state_q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready_0 : out STD_LOGIC;
    \gen_data_ffs[1].linked_data_q_reg[1][data][0]\ : out STD_LOGIC;
    state_q_reg_1 : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][id][0]\ : out STD_LOGIC;
    \splitted_req[ar][id]\ : out STD_LOGIC;
    state_q_reg_2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    state_q_reg_3 : out STD_LOGIC;
    state_q_reg_4 : out STD_LOGIC;
    r_last_q_reg : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : out STD_LOGIC;
    \ax_q_reg[burst][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_r_state_q_reg[1]\ : out STD_LOGIC;
    r_last_q_reg_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\ : in STD_LOGIC;
    read_pointer_q0_0 : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\ : in STD_LOGIC;
    write_pointer_q : in STD_LOGIC;
    write_pointer_q_0 : in STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    state_q : in STD_LOGIC;
    \mem_q_reg[1][0]\ : in STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    state_q_reg_6 : in STD_LOGIC;
    state_q_reg_7 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    axi_slv_req_r_ready : in STD_LOGIC;
    r_state_q_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_state_q_reg_0 : in STD_LOGIC;
    r_last_q : in STD_LOGIC;
    r_state_q_reg_1 : in STD_LOGIC;
    axi_slv_rsp_r_last : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ : in STD_LOGIC;
    r_state_q_reg_2 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[addr][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[addr][0]_0\ : in STD_LOGIC;
    \ax_q_reg[len][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[len][0]_0\ : in STD_LOGIC;
    state_q_reg_8 : in STD_LOGIC;
    sel_ar_unsupported : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_counters_19 : entity is "axi_burst_splitter_counters";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_counters_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_counters_19 is
  signal \gen_cnt[0].i_cnt_n_0\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_1\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_10\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_2\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_3\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_4\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_5\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_6\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_7\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_8\ : STD_LOGIC;
  signal \gen_cnt[0].i_cnt_n_9\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_0\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_1\ : STD_LOGIC;
  signal \gen_cnt[1].i_cnt_n_2\ : STD_LOGIC;
  signal i_idq_n_25 : STD_LOGIC;
  signal i_idq_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
\gen_cnt[0].i_cnt\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_20\
     port map (
      D(0) => \gen_cnt[0].i_cnt_n_1\,
      E(0) => p_0_in,
      Q(0) => \gen_cnt[1].i_cnt_n_0\,
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      \axi_slv_req_ar_len[2]_0\ => \gen_cnt[0].i_cnt_n_9\,
      \axi_slv_req_ar_len[4]_0\ => \gen_cnt[0].i_cnt_n_7\,
      axi_slv_req_ar_len_2_sp_1 => \gen_cnt[0].i_cnt_n_5\,
      axi_slv_req_ar_len_3_sp_1 => \gen_cnt[0].i_cnt_n_6\,
      axi_slv_req_ar_len_4_sp_1 => \gen_cnt[0].i_cnt_n_0\,
      axi_slv_req_ar_len_5_sp_1 => \gen_cnt[0].i_cnt_n_8\,
      clk => clk,
      \counter_q_reg[2]\ => \gen_cnt[0].i_cnt_n_10\,
      \counter_q_reg[8]\ => \gen_cnt[0].i_cnt_n_2\,
      \counter_q_reg[8]_0\ => \gen_cnt[0].i_cnt_n_3\,
      \counter_q_reg[8]_1\ => \gen_cnt[0].i_cnt_n_4\,
      \counter_q_reg[8]_2\ => i_idq_n_25,
      \counter_q_reg[8]_3\ => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\
    );
\gen_cnt[1].i_cnt\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized1_21\
     port map (
      D(0) => \gen_cnt[0].i_cnt_n_1\,
      E(0) => i_idq_n_9,
      Q(0) => \gen_cnt[1].i_cnt_n_0\,
      axi_slv_req_ar_len(3 downto 2) => axi_slv_req_ar_len(7 downto 6),
      axi_slv_req_ar_len(1 downto 0) => axi_slv_req_ar_len(1 downto 0),
      clk => clk,
      \counter_q_reg[1]\ => \gen_cnt[1].i_cnt_n_1\,
      \counter_q_reg[2]\ => \gen_cnt[0].i_cnt_n_5\,
      \counter_q_reg[3]\ => \gen_cnt[0].i_cnt_n_6\,
      \counter_q_reg[4]\ => \gen_cnt[0].i_cnt_n_7\,
      \counter_q_reg[5]\ => \gen_cnt[0].i_cnt_n_8\,
      \counter_q_reg[8]\ => \gen_cnt[1].i_cnt_n_2\,
      \counter_q_reg[8]_0\ => \gen_cnt[0].i_cnt_n_2\,
      \counter_q_reg[8]_1\ => \gen_cnt[0].i_cnt_n_0\,
      \counter_q_reg[8]_2\ => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      \state_q_i_2__0\ => \gen_cnt[0].i_cnt_n_3\
    );
i_idq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_id_queue_22
     port map (
      E(0) => E(0),
      \FSM_sequential_r_state_q_reg[1]\ => \FSM_sequential_r_state_q_reg[1]\,
      Q(5 downto 0) => Q(5 downto 0),
      \ax_q_reg[addr][0]\(1 downto 0) => \ax_q_reg[addr][0]\(1 downto 0),
      \ax_q_reg[addr][0]_0\ => \ax_q_reg[addr][0]_0\,
      \ax_q_reg[burst][1]\(0) => \ax_q_reg[burst][1]\(0),
      \ax_q_reg[id][0]\ => \gen_cnt[0].i_cnt_n_9\,
      \ax_q_reg[len][0]\(1 downto 0) => \ax_q_reg[len][0]\(1 downto 0),
      \ax_q_reg[len][0]_0\ => \ax_q_reg[len][0]_0\,
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_r_ready_0 => axi_slv_req_r_ready_0,
      axi_slv_rsp_r_last => axi_slv_rsp_r_last,
      clk => clk,
      \counter_q_reg[0]\ => \gen_cnt[0].i_cnt_n_4\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\(1 downto 0),
      \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0\(0) => i_idq_n_9,
      \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1\(0) => p_0_in,
      \gen_data_ffs[0].linked_data_q_reg[0][free]_0\ => \gen_cnt[0].i_cnt_n_10\,
      \gen_data_ffs[0].linked_data_q_reg[0][free]_1\ => \gen_cnt[1].i_cnt_n_1\,
      \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0\ => \gen_data_ffs[1].linked_data_q_reg[1][data][0]\,
      \gen_data_ffs[1].linked_data_q_reg[1][data][0]_1\ => \gen_cnt[0].i_cnt_n_2\,
      \gen_ht_ffs[0].head_tail_q_reg[0][id]\ => \gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      \gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0\ => \gen_ht_ffs[0].head_tail_q_reg[0][id][0]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0\ => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]_0\ => \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\,
      \mem_q_reg[1][0]\ => \mem_q_reg[1][0]\,
      r_last_q => r_last_q,
      r_last_q_reg => r_last_q_reg,
      r_last_q_reg_0 => r_last_q_reg_0,
      r_state_q_reg(0) => r_state_q_reg(0),
      r_state_q_reg_0 => r_state_q_reg_0,
      r_state_q_reg_1 => r_state_q_reg_1,
      r_state_q_reg_2 => r_state_q_reg_2,
      read_pointer_q0_0 => read_pointer_q0_0,
      sel_ar_unsupported => sel_ar_unsupported,
      \splitted_req[ar][id]\ => \splitted_req[ar][id]\,
      state_q => state_q,
      state_q_reg(0) => state_q_reg(0),
      state_q_reg_0 => state_q_reg_0,
      state_q_reg_1 => state_q_reg_1,
      state_q_reg_10 => \gen_cnt[1].i_cnt_n_2\,
      state_q_reg_2(5 downto 0) => state_q_reg_2(5 downto 0),
      state_q_reg_3 => state_q_reg_3,
      state_q_reg_4 => state_q_reg_4,
      state_q_reg_5(0) => state_q_reg_5(0),
      state_q_reg_6 => i_idq_n_25,
      state_q_reg_7 => state_q_reg_6,
      state_q_reg_8 => state_q_reg_7,
      state_q_reg_9 => state_q_reg_8,
      \status_cnt_q_reg[1]\(1 downto 0) => \status_cnt_q_reg[1]\(1 downto 0),
      write_pointer_q => write_pointer_q,
      write_pointer_q_0 => write_pointer_q_0,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux is
  port (
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : out STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][0]\ : out STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]\ : out STD_LOGIC;
    axi_slv_req_aw_len_7_sp_1 : out STD_LOGIC;
    axi_slv_req_aw_len_5_sp_1 : out STD_LOGIC;
    state_q_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_state_q_reg : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : out STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_0\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_0\ : out STD_LOGIC;
    sel_aw_unsupported : out STD_LOGIC;
    \gen_demux.w_select_q_reg[0]_0\ : out STD_LOGIC;
    \w_cnt_q_reg[cnt][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_last_0 : out STD_LOGIC;
    state_q_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_aw_len_0_sp_1 : out STD_LOGIC;
    \axi_slv_req_aw_len[0]_0\ : out STD_LOGIC;
    state_q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    b_state_q_reg : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_b_ready_0 : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : out STD_LOGIC;
    axi_slv_req_b_ready_1 : out STD_LOGIC;
    \gen_demux.w_select_q_reg[0]_1\ : out STD_LOGIC;
    \axi_slv_req_aw_len[5]_0\ : out STD_LOGIC;
    \counter_q_reg[0]\ : out STD_LOGIC;
    \counter_q_reg[0]_0\ : out STD_LOGIC;
    axi_slv_req_aw_burst_0_sp_1 : out STD_LOGIC;
    \gen_demux.w_select_q_reg[0]_2\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][0]_0\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]_0\ : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ax_q_reg[len][7]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_5\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC;
    \counter_q_reg[0]_3\ : in STD_LOGIC;
    \counter_q_reg[0]_4\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_1\ : in STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    \status_cnt_q_reg[0]\ : in STD_LOGIC;
    state_q : in STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_0\ : in STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_last : in STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_2\ : in STD_LOGIC;
    axi_slv_rsp_w_ready_INST_0_i_1 : in STD_LOGIC;
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ax_d0_inferred__0/i__carry\ : in STD_LOGIC;
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \status_cnt_q_reg[0]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    write_pointer_q_2 : in STD_LOGIC;
    \counter_q_reg[0]_5\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_b_ready : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_rsp_b_valid : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_2\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_0\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_12\ : in STD_LOGIC;
    state_q_reg_2 : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_14\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_2\ : in STD_LOGIC;
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_reg_1\ : in STD_LOGIC;
    \counter_q_reg[0]_6\ : in STD_LOGIC;
    \counter_q_reg[0]_7\ : in STD_LOGIC;
    r_state_q : in STD_LOGIC;
    r_last_q : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ : in STD_LOGIC;
    \unsupported_resp[r_valid]\ : in STD_LOGIC;
    \counter_q[1]_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    \FSM_sequential_r_state_q_reg[0]\ : in STD_LOGIC;
    r_state_d : in STD_LOGIC;
    axi_slv_req_ar_valid : in STD_LOGIC;
    sel_ar_unsupported : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux is
  signal axi_slv_req_aw_burst_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_5_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_7_sn_1 : STD_LOGIC;
  signal \^axi_slv_req_w_last_0\ : STD_LOGIC;
  signal \^b_state_q_reg\ : STD_LOGIC;
  signal \gen_arbiter.rr_q0\ : STD_LOGIC;
  signal \gen_counters[0].cnt_en\ : STD_LOGIC;
  signal \gen_counters[0].in_flight\ : STD_LOGIC;
  signal \gen_counters[1].cnt_en\ : STD_LOGIC;
  signal \gen_counters[1].in_flight\ : STD_LOGIC;
  signal \gen_demux.gen_ar_id_counter.i_ar_id_counter_n_5\ : STD_LOGIC;
  signal \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_25\ : STD_LOGIC;
  signal \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_3\ : STD_LOGIC;
  signal \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_4\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_1\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_4\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_5\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q\ : STD_LOGIC;
  signal \^gen_demux.lock_aw_valid_q_reg_0\ : STD_LOGIC;
  signal \gen_demux.w_cnt_up\ : STD_LOGIC;
  signal \gen_demux.w_open\ : STD_LOGIC;
  signal \gen_demux.w_select_q\ : STD_LOGIC;
  signal \^r_state_q_reg\ : STD_LOGIC;
  signal \^sel_aw_unsupported\ : STD_LOGIC;
begin
  axi_slv_req_aw_burst_0_sp_1 <= axi_slv_req_aw_burst_0_sn_1;
  axi_slv_req_aw_len_0_sp_1 <= axi_slv_req_aw_len_0_sn_1;
  axi_slv_req_aw_len_5_sp_1 <= axi_slv_req_aw_len_5_sn_1;
  axi_slv_req_aw_len_7_sp_1 <= axi_slv_req_aw_len_7_sn_1;
  axi_slv_req_w_last_0 <= \^axi_slv_req_w_last_0\;
  b_state_q_reg <= \^b_state_q_reg\;
  \gen_demux.lock_aw_valid_q_reg_0\ <= \^gen_demux.lock_aw_valid_q_reg_0\;
  r_state_q_reg <= \^r_state_q_reg\;
  sel_aw_unsupported <= \^sel_aw_unsupported\;
\gen_demux.gen_ar_id_counter.i_ar_id_counter\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux_id_counters
     port map (
      D(0) => \gen_demux.i_r_mux_n_4\,
      E(0) => E(0),
      Q(0) => \gen_counters[1].in_flight\,
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_valid => axi_slv_req_ar_valid,
      clk => clk,
      \counter_q_reg[0]\(0) => \gen_counters[0].in_flight\,
      \counter_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \counter_q_reg[0]_1\(0) => \gen_demux.i_r_mux_n_1\,
      \counter_q_reg[1]\ => \gen_demux.i_r_mux_n_5\,
      \counter_q_reg[1]_0\ => \^r_state_q_reg\,
      \counter_q_reg[1]_1\(0) => \counter_q_reg[1]\(0),
      \gen_counters[0].mst_select_q_reg[0][0]_0\ => \gen_counters[0].mst_select_q_reg[0][0]\,
      \gen_counters[0].mst_select_q_reg[0][0]_1\ => \gen_counters[0].mst_select_q_reg[0][0]_0\,
      \gen_counters[1].mst_select_q_reg[1][0]_0\ => \gen_counters[1].mst_select_q_reg[1][0]\,
      \gen_counters[1].mst_select_q_reg[1][0]_1\ => \gen_counters[1].mst_select_q_reg[1][0]_0\,
      \gen_demux.lock_ar_valid_q\ => \gen_demux.lock_ar_valid_q\,
      \gen_demux.lock_ar_valid_q_reg\ => \gen_demux.lock_ar_valid_q_reg_0\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \gen_demux.gen_ar_id_counter.i_ar_id_counter_n_5\,
      \gen_demux.lock_ar_valid_q_reg_1\ => \gen_demux.lock_ar_valid_q_reg_1\,
      sel_ar_unsupported => sel_ar_unsupported
    );
\gen_demux.gen_aw_id_counter.i_aw_id_counter\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux_id_counters_12
     port map (
      E(0) => \gen_counters[0].cnt_en\,
      S(5 downto 0) => S(5 downto 0),
      \ax_d0_inferred__0/i__carry\ => \ax_d0_inferred__0/i__carry\,
      \ax_q_reg[len][7]\ => \ax_q_reg[len][7]\,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      axi_slv_req_aw_burst(1 downto 0) => axi_slv_req_aw_burst(1 downto 0),
      \axi_slv_req_aw_burst[0]_0\ => axi_slv_req_aw_burst_0_sn_1,
      axi_slv_req_aw_burst_0_sp_1 => \^sel_aw_unsupported\,
      axi_slv_req_aw_cache(0) => axi_slv_req_aw_cache(0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      \axi_slv_req_aw_len[0]_0\ => \axi_slv_req_aw_len[0]_0\,
      \axi_slv_req_aw_len[5]_0\ => \axi_slv_req_aw_len[5]_0\,
      axi_slv_req_aw_len_0_sp_1 => axi_slv_req_aw_len_0_sn_1,
      axi_slv_req_aw_len_5_sp_1 => axi_slv_req_aw_len_5_sn_1,
      axi_slv_req_aw_len_7_sp_1 => axi_slv_req_aw_len_7_sn_1,
      axi_slv_req_aw_size(2 downto 0) => axi_slv_req_aw_size(2 downto 0),
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_last_0 => \^axi_slv_req_w_last_0\,
      axi_slv_rsp_w_ready_INST_0_i_1 => axi_slv_rsp_w_ready_INST_0_i_1,
      clk => clk,
      \counter_q_reg[0]\ => \counter_q_reg[0]_5\,
      \counter_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \counter_q_reg[0]_1\(0) => \gen_counters[1].cnt_en\,
      \gen_arbiter.rr_q0\ => \gen_arbiter.rr_q0\,
      \gen_data_ffs[0].linked_data_q[0][next][0]_i_2\ => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2\,
      \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_0\ => \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_0\,
      \gen_demux.lock_aw_valid_q\ => \gen_demux.lock_aw_valid_q\,
      \gen_demux.lock_aw_valid_q_reg\ => \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_3\,
      \gen_demux.lock_aw_valid_q_reg_0\ => \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_4\,
      \gen_demux.lock_aw_valid_q_reg_1\ => \^gen_demux.lock_aw_valid_q_reg_0\,
      \gen_demux.lock_aw_valid_q_reg_2\ => \gen_demux.lock_aw_valid_q_reg_1\,
      \gen_demux.lock_aw_valid_q_reg_3\ => \gen_demux.lock_aw_valid_q_reg_2\,
      \gen_demux.w_cnt_up\ => \gen_demux.w_cnt_up\,
      \gen_demux.w_open\ => \gen_demux.w_open\,
      \gen_demux.w_select_q\ => \gen_demux.w_select_q\,
      \gen_demux.w_select_q_reg[0]\ => \gen_demux.w_select_q_reg[0]_0\,
      \gen_demux.w_select_q_reg[0]_0\ => \gen_demux.w_select_q_reg[0]_1\,
      \gen_demux.w_select_q_reg[0]_1\ => \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_25\,
      state_q => state_q,
      state_q_reg => state_q_reg,
      state_q_reg_0 => state_q_reg_0,
      state_q_reg_1(0) => state_q_reg_1(0),
      state_q_reg_2 => state_q_reg_2,
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[0]_1\ => \^b_state_q_reg\,
      \status_cnt_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\,
      \status_cnt_q_reg[0]_3\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[0]_4\ => \status_cnt_q_reg[0]_2\,
      \w_cnt_q_reg[cnt][0]\(0) => \w_cnt_q_reg[cnt][0]\(0),
      \w_cnt_q_reg[cnt][0]_0\ => \w_cnt_q_reg[cnt][0]_0\,
      \w_cnt_q_reg[cnt][0]_1\(0) => \w_cnt_q_reg[cnt][0]_1\(0),
      \w_cnt_q_reg[cnt][0]_2\ => \w_cnt_q_reg[cnt][0]_2\,
      write_pointer_n06_out => write_pointer_n06_out,
      write_pointer_q_2 => write_pointer_q_2,
      \write_pointer_q_reg[0]\(0) => \write_pointer_q_reg[0]\(0)
    );
\gen_demux.i_b_mux\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree
     port map (
      E(0) => \gen_counters[0].cnt_en\,
      \FSM_sequential_w_state_q_reg[0]\(0) => \FSM_sequential_w_state_q_reg[0]\(0),
      Q(1 downto 0) => Q(1 downto 0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      \axi_slv_req_aw_id[0]\(0) => \gen_counters[1].cnt_en\,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_b_ready_0 => axi_slv_req_b_ready_0,
      axi_slv_req_b_ready_1 => axi_slv_req_b_ready_1,
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_rsp_b_valid => axi_slv_rsp_b_valid,
      b_state_q_reg => \^b_state_q_reg\,
      clk => clk,
      \counter_q_reg[0]\ => \counter_q_reg[0]_5\,
      \counter_q_reg[0]_0\ => \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_3\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_5\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => D(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]\,
      \gen_arbiter.rr_q0\ => \gen_arbiter.rr_q0\
    );
\gen_demux.i_counter_open_w\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter
     port map (
      \axi_slv_rsp_b_resp[1]_INST_0_i_12\ => \^gen_demux.lock_aw_valid_q_reg_0\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_12_0\ => \axi_slv_rsp_b_resp[1]_INST_0_i_12\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\ => \axi_slv_rsp_b_resp[1]_INST_0_i_14\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14_0\ => \w_cnt_q_reg[cnt][0]_2\,
      clk => clk,
      \counter_q_reg[0]\ => \counter_q_reg[0]\,
      \counter_q_reg[0]_0\ => \counter_q_reg[0]_0\,
      \counter_q_reg[0]_1\ => \^axi_slv_req_w_last_0\,
      \counter_q_reg[0]_2\ => \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_3\,
      \counter_q_reg[0]_3\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \gen_demux.w_cnt_up\ => \gen_demux.w_cnt_up\,
      \gen_demux.w_open\ => \gen_demux.w_open\,
      \gen_demux.w_select_q\ => \gen_demux.w_select_q\,
      \gen_demux.w_select_q_reg[0]\ => \gen_demux.w_select_q_reg[0]_2\,
      sel_aw_unsupported => \^sel_aw_unsupported\,
      state_q => state_q
    );
\gen_demux.i_r_mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rr_arb_tree__parameterized0\
     port map (
      D(0) => \gen_demux.i_r_mux_n_4\,
      \FSM_sequential_r_state_q_reg[0]\ => \FSM_sequential_r_state_q_reg[0]\,
      Q(0) => \gen_counters[1].in_flight\,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      clk => clk,
      \counter_q[1]_i_3__0_0\(0) => \counter_q[1]_i_3__0\(0),
      \counter_q_reg[0]\(0) => \gen_demux.i_r_mux_n_1\,
      \counter_q_reg[0]_0\ => \counter_q_reg[0]_1\,
      \counter_q_reg[0]_1\ => \counter_q_reg[0]_2\,
      \counter_q_reg[0]_2\ => \counter_q_reg[0]_3\,
      \counter_q_reg[0]_3\(0) => \gen_counters[0].in_flight\,
      \counter_q_reg[0]_4\ => \counter_q_reg[0]_4\,
      \counter_q_reg[0]_5\ => \counter_q_reg[0]_6\,
      \counter_q_reg[0]_6\ => \counter_q_reg[0]_7\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ => \gen_demux.i_r_mux_n_5\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\,
      r_last_q => r_last_q,
      r_state_d => r_state_d,
      r_state_q => r_state_q,
      r_state_q_reg => \^r_state_q_reg\,
      \unsupported_resp[r_valid]\ => \unsupported_resp[r_valid]\
    );
\gen_demux.lock_ar_valid_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      D => \gen_demux.gen_ar_id_counter.i_ar_id_counter_n_5\,
      Q => \gen_demux.lock_ar_valid_q\
    );
\gen_demux.lock_aw_valid_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      D => \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_4\,
      Q => \gen_demux.lock_aw_valid_q\
    );
\gen_demux.w_select_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      D => \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_25\,
      Q => \gen_demux.w_select_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_err_slv is
  port (
    \mem_q_reg[0][id][0]\ : out STD_LOGIC;
    \unsupported_resp[r_valid]\ : out STD_LOGIC;
    axi_slv_req_ar_id_0_sp_1 : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \counter_q_reg[6]\ : out STD_LOGIC;
    sel_ar_unsupported : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    write_pointer_n06_out : out STD_LOGIC;
    \mem_q_reg[1][0]\ : out STD_LOGIC;
    \axi_slv_req_ar_id[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_ar_ready : out STD_LOGIC;
    \axi_slv_req_ar_id[0]_1\ : out STD_LOGIC;
    \axi_slv_req_ar_id[0]_2\ : out STD_LOGIC;
    \axi_slv_req_ar_id[0]_3\ : out STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[0][0]\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    axi_slv_rsp_ar_ready_0 : in STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_2\ : in STD_LOGIC;
    axi_slv_req_w_last : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    axi_slv_rsp_w_ready_INST_0_i_5 : in STD_LOGIC;
    axi_slv_rsp_w_ready_INST_0_i_5_0 : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    axi_slv_req_ar_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_counters[0].mst_select_q_reg[0][0]\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_err_slv;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_err_slv is
  signal axi_slv_req_ar_id_0_sn_1 : STD_LOGIC;
  signal counter_d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_r_counter_n_0 : STD_LOGIC;
  signal i_r_counter_n_3 : STD_LOGIC;
  signal i_r_fifo_n_11 : STD_LOGIC;
  signal i_r_fifo_n_14 : STD_LOGIC;
  signal i_r_fifo_n_15 : STD_LOGIC;
  signal i_r_fifo_n_16 : STD_LOGIC;
  signal i_r_fifo_n_17 : STD_LOGIC;
  signal i_r_fifo_n_18 : STD_LOGIC;
  signal i_r_fifo_n_19 : STD_LOGIC;
  signal i_r_fifo_n_20 : STD_LOGIC;
  signal i_r_fifo_n_3 : STD_LOGIC;
  signal i_r_fifo_n_5 : STD_LOGIC;
  signal i_w_fifo_n_0 : STD_LOGIC;
  signal i_w_fifo_n_2 : STD_LOGIC;
  signal i_w_fifo_n_3 : STD_LOGIC;
  signal r_current_beat : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^unsupported_resp[r_valid]\ : STD_LOGIC;
  signal write_pointer_q0 : STD_LOGIC;
begin
  axi_slv_req_ar_id_0_sp_1 <= axi_slv_req_ar_id_0_sn_1;
  \unsupported_resp[r_valid]\ <= \^unsupported_resp[r_valid]\;
i_b_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized1_10\
     port map (
      Q(1 downto 0) => \status_cnt_q_reg[1]_0\(1 downto 0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_rsp_w_ready_INST_0_i_5 => i_w_fifo_n_2,
      axi_slv_rsp_w_ready_INST_0_i_5_0 => \status_cnt_q_reg[0]_0\,
      axi_slv_rsp_w_ready_INST_0_i_5_1 => axi_slv_rsp_w_ready_INST_0_i_5,
      axi_slv_rsp_w_ready_INST_0_i_5_2 => axi_slv_rsp_w_ready_INST_0_i_5_0,
      clk => clk,
      \mem_q_reg[0][0]_0\ => \mem_q_reg[0][0]\,
      \mem_q_reg[0][0]_1\ => i_w_fifo_n_0,
      \mem_q_reg[0][0]_2\ => i_w_fifo_n_3,
      \mem_q_reg[1][0]_0\ => \mem_q_reg[1][0]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]_1\,
      \status_cnt_q_reg[1]_1\ => \status_cnt_q_reg[1]_2\,
      write_pointer_q0 => write_pointer_q0,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]\
    );
i_r_counter: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter__parameterized0\
     port map (
      D(0) => counter_d(0),
      E(0) => i_r_fifo_n_5,
      Q(0) => r_current_beat(0),
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      clk => clk,
      \counter_q_reg[0]\ => \mem_q_reg[0][0]\,
      \counter_q_reg[1]\ => \^unsupported_resp[r_valid]\,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]\,
      \counter_q_reg[1]_1\(0) => Q(0),
      \counter_q_reg[1]_2\ => i_r_fifo_n_3,
      \counter_q_reg[6]\ => \counter_q_reg[6]\,
      \counter_q_reg[7]\ => i_r_counter_n_0,
      \counter_q_reg[7]_0\ => i_r_counter_n_3,
      \counter_q_reg[7]_1\(6) => i_r_fifo_n_14,
      \counter_q_reg[7]_1\(5) => i_r_fifo_n_15,
      \counter_q_reg[7]_1\(4) => i_r_fifo_n_16,
      \counter_q_reg[7]_1\(3) => i_r_fifo_n_17,
      \counter_q_reg[7]_1\(2) => i_r_fifo_n_18,
      \counter_q_reg[7]_1\(1) => i_r_fifo_n_19,
      \counter_q_reg[7]_1\(0) => i_r_fifo_n_20
    );
i_r_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized2\
     port map (
      D(0) => counter_d(0),
      E(0) => i_r_fifo_n_5,
      Q(0) => Q(0),
      axi_slv_req_ar_burst(1 downto 0) => axi_slv_req_ar_burst(1 downto 0),
      axi_slv_req_ar_burst_1_sp_1 => sel_ar_unsupported,
      axi_slv_req_ar_cache(0) => axi_slv_req_ar_cache(0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      \axi_slv_req_ar_id[0]_0\(0) => \axi_slv_req_ar_id[0]_0\(0),
      \axi_slv_req_ar_id[0]_1\(0) => E(0),
      \axi_slv_req_ar_id[0]_2\ => \axi_slv_req_ar_id[0]_1\,
      \axi_slv_req_ar_id[0]_3\ => \axi_slv_req_ar_id[0]_2\,
      \axi_slv_req_ar_id[0]_4\ => \axi_slv_req_ar_id[0]_3\,
      axi_slv_req_ar_id_0_sp_1 => axi_slv_req_ar_id_0_sn_1,
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_rsp_ar_ready => axi_slv_rsp_ar_ready,
      axi_slv_rsp_ar_ready_0 => axi_slv_rsp_ar_ready_0,
      clk => clk,
      \counter_q_reg[0]\ => \^unsupported_resp[r_valid]\,
      \counter_q_reg[0]_0\(0) => r_current_beat(0),
      \counter_q_reg[1]\ => \counter_q_reg[1]\,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_0\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_1\,
      \gen_counters[0].mst_select_q_reg[0][0]\ => \gen_counters[0].mst_select_q_reg[0][0]\,
      \gen_counters[1].mst_select_q_reg[1][0]\ => \gen_counters[1].mst_select_q_reg[1][0]\,
      \mem_q_reg[0][id][0]_0\ => \mem_q_reg[0][id][0]\,
      \mem_q_reg[0][id][0]_1\ => \mem_q_reg[0][0]\,
      \mem_q_reg[0][len][7]_0\(6) => i_r_fifo_n_14,
      \mem_q_reg[0][len][7]_0\(5) => i_r_fifo_n_15,
      \mem_q_reg[0][len][7]_0\(4) => i_r_fifo_n_16,
      \mem_q_reg[0][len][7]_0\(3) => i_r_fifo_n_17,
      \mem_q_reg[0][len][7]_0\(2) => i_r_fifo_n_18,
      \mem_q_reg[0][len][7]_0\(1) => i_r_fifo_n_19,
      \mem_q_reg[0][len][7]_0\(0) => i_r_fifo_n_20,
      r_busy_q_reg => i_r_fifo_n_3,
      r_busy_q_reg_0 => i_r_counter_n_0,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[0]_1\ => i_r_counter_n_3,
      \status_cnt_q_reg[0]_2\ => \status_cnt_q_reg[0]_2\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[1]_1\ => i_r_fifo_n_11
    );
i_w_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized0_11\
     port map (
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      clk => clk,
      \mem_q_reg[0][0]_0\ => i_w_fifo_n_3,
      \mem_q_reg[0][0]_1\ => \mem_q_reg[0][0]\,
      \status_cnt_q_reg[0]_0\ => i_w_fifo_n_2,
      \status_cnt_q_reg[0]_1\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[1]_0\ => i_w_fifo_n_0,
      write_pointer_n06_out => write_pointer_n06_out,
      write_pointer_q0 => write_pointer_q0
    );
r_busy_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]\,
      D => i_r_fifo_n_11,
      Q => \^unsupported_resp[r_valid]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fall_through_register is
  port (
    \aw_to_send_q_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_valid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_to_send_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    \aw_to_send_q_reg[0]_0\ : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    \status_cnt_q_reg[2]\ : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fall_through_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fall_through_register is
begin
i_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v2
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \aw_to_send_q_reg[0]\(0) => \aw_to_send_q_reg[0]\(0),
      \aw_to_send_q_reg[0]_0\ => \aw_to_send_q_reg[0]_0\,
      \aw_to_send_q_reg[1]\ => \aw_to_send_q_reg[1]\,
      axi_mst_req_aw_valid => axi_mst_req_aw_valid,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      clk => clk,
      \p_0_in__0\(0) => \p_0_in__0\(0),
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      write_pointer_q0 => write_pointer_q0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fall_through_register__parameterized0\ is
  port (
    axi_mst_req_ar_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_req_ar_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_ar_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_valid : out STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[0][size][1]\ : in STD_LOGIC;
    \r_req[ar_req][burst]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[0][addr][31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_rsp_ar_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fall_through_register__parameterized0\ : entity is "fall_through_register";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fall_through_register__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fall_through_register__parameterized0\ is
begin
i_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v2__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      axi_mst_req_ar_addr(29 downto 0) => axi_mst_req_ar_addr(29 downto 0),
      axi_mst_req_ar_burst(0) => axi_mst_req_ar_burst(0),
      axi_mst_req_ar_len(7 downto 0) => axi_mst_req_ar_len(7 downto 0),
      axi_mst_req_ar_size(0) => axi_mst_req_ar_size(0),
      axi_mst_req_ar_valid => axi_mst_req_ar_valid,
      axi_mst_rsp_ar_ready => axi_mst_rsp_ar_ready,
      clk => clk,
      \mem_q_reg[0][addr][31]\(29 downto 0) => \mem_q_reg[0][addr][31]\(29 downto 0),
      \mem_q_reg[0][size][1]\ => \mem_q_reg[0][size][1]\,
      \r_req[ar_req][burst]\(0) => \r_req[ar_req][burst]\(0),
      write_pointer_n06_out => write_pointer_n06_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_reg64_frontend is
  port (
    \burst_req_d[opt][beo][decouple_rw]\ : out STD_LOGIC;
    \burst_req_d[opt][beo][src_reduce_len]\ : out STD_LOGIC;
    \^q\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \next_q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \completed_q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[0]\ : out STD_LOGIC;
    \q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[31]_4\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_decouple_we : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \completed_q_reg[63]\ : in STD_LOGIC;
    be_valid : in STD_LOGIC;
    \completed_q_reg[0]\ : in STD_LOGIC;
    \completed_q_reg[0]_0\ : in STD_LOGIC;
    \opt_tf_q_reg[src_axi_opt][burst][0]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_reg64_frontend;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_reg64_frontend is
begin
i_dma_conf_regs: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_reg64_frontend_reg_top
     port map (
      CO(0) => CO(0),
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      O(7 downto 0) => O(7 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      \burst_req_d[opt][beo][decouple_rw]\ => \burst_req_d[opt][beo][decouple_rw]\,
      \burst_req_d[opt][beo][src_reduce_len]\ => \burst_req_d[opt][beo][src_reduce_len]\,
      clk => clk,
      conf_decouple_we => conf_decouple_we,
      \opt_tf_q_reg[src_axi_opt][burst][0]\ => \opt_tf_q_reg[src_axi_opt][burst][0]\,
      p_0_in(31 downto 0) => p_0_in(31 downto 0),
      \^q\ => \^q\,
      \q_reg[0]\ => \q_reg[0]\,
      \q_reg[0]_0\(1 downto 0) => \q_reg[0]_0\(1 downto 0),
      \q_reg[0]_1\(0) => \q_reg[0]_1\(0),
      \q_reg[0]_2\(0) => \q_reg[0]_2\(0),
      \q_reg[0]_3\(0) => \q_reg[0]_3\(0),
      \q_reg[31]\(31 downto 0) => \q_reg[31]\(31 downto 0),
      \q_reg[31]_0\(31 downto 0) => \q_reg[31]_0\(31 downto 0),
      \q_reg[31]_1\(31 downto 0) => \q_reg[31]_1\(31 downto 0),
      \q_reg[31]_2\(31 downto 0) => \q_reg[31]_2\(31 downto 0),
      \q_reg[31]_3\(31 downto 0) => \q_reg[31]_3\(31 downto 0),
      \q_reg[31]_4\(31 downto 0) => \q_reg[31]_4\(31 downto 0),
      \q_reg[31]_5\ => \completed_q_reg[63]\,
      \r_tf_q_reg[addr][15]\(7 downto 0) => \r_tf_q_reg[addr][15]\(7 downto 0),
      \r_tf_q_reg[addr][23]\(7 downto 0) => \r_tf_q_reg[addr][23]\(7 downto 0),
      \r_tf_q_reg[addr][31]\(7 downto 0) => \r_tf_q_reg[addr][31]\(7 downto 0),
      \r_tf_q_reg[addr][7]\(7 downto 0) => \r_tf_q_reg[addr][7]\(7 downto 0),
      \r_tf_q_reg[length][15]\(7 downto 0) => \r_tf_q_reg[length][15]\(7 downto 0),
      \r_tf_q_reg[length][23]\(7 downto 0) => \r_tf_q_reg[length][23]\(7 downto 0),
      \r_tf_q_reg[length][31]\(7 downto 0) => \r_tf_q_reg[length][31]\(7 downto 0),
      \w_tf_q_reg[addr][15]\(7 downto 0) => \w_tf_q_reg[addr][15]\(7 downto 0),
      \w_tf_q_reg[addr][23]\(7 downto 0) => \w_tf_q_reg[addr][23]\(7 downto 0),
      \w_tf_q_reg[addr][31]\(7 downto 0) => \w_tf_q_reg[addr][31]\(7 downto 0),
      \w_tf_q_reg[addr][7]\(7 downto 0) => \w_tf_q_reg[addr][7]\(7 downto 0)
    );
i_idma_transfer_id_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_transfer_id_gen
     port map (
      Q(31 downto 0) => \next_q_reg[31]\(31 downto 0),
      be_valid => be_valid,
      clk => clk,
      \completed_q_reg[0]_0\ => \completed_q_reg[0]\,
      \completed_q_reg[0]_1\ => \completed_q_reg[0]_0\,
      \completed_q_reg[31]_0\(31 downto 0) => \completed_q_reg[31]\(31 downto 0),
      \completed_q_reg[63]_0\ => \completed_q_reg[63]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo is
  port (
    axi_mst_rsp_w_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][is_single]\ : out STD_LOGIC;
    axi_mst_rsp_w_ready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][is_single]_0\ : out STD_LOGIC;
    axi_mst_rsp_w_ready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][tailer][1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_pointer_q_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_w_last : out STD_LOGIC;
    \mem_q_reg[2][is_single]_1\ : out STD_LOGIC;
    \r_tf_q_reg[valid]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    axi_mst_req_w_strb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_q_reg[2][is_single]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][offset][1]\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][0]\ : out STD_LOGIC;
    \mem_q_reg[1][num_beats][1]\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][2]\ : out STD_LOGIC;
    \mem_q_reg[1][num_beats][3]\ : out STD_LOGIC;
    \mem_q_reg[1][num_beats][4]\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][5]\ : out STD_LOGIC;
    \mem_q_reg[2][num_beats][6]\ : out STD_LOGIC;
    \mem_q_reg[0][num_beats][7]\ : out STD_LOGIC;
    \mem_q_reg[1][offset][0]\ : out STD_LOGIC;
    \w_req[w_dp_req][is_single]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[1][num_beats][0]\ : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC;
    \status_cnt_q_reg[2]\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    axi_mst_req_w_last_0 : in STD_LOGIC;
    axi_mst_req_w_last_1 : in STD_LOGIC;
    axi_mst_req_w_last_2 : in STD_LOGIC;
    \mem_q_reg[0][data][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][data][0]_0\ : in STD_LOGIC;
    \mem_q_reg[0][data][0]_1\ : in STD_LOGIC;
    axi_mst_req_w_last_3 : in STD_LOGIC;
    \axi_mst_req_w_strb[2]_INST_0_i_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][tailer][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][num_beats][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo is
begin
\gen_fifo.i_stream_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized0\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      axi_mst_req_w_last => axi_mst_req_w_last,
      axi_mst_req_w_last_0 => axi_mst_req_w_last_0,
      axi_mst_req_w_last_1 => axi_mst_req_w_last_1,
      axi_mst_req_w_last_2 => axi_mst_req_w_last_2,
      axi_mst_req_w_last_3 => axi_mst_req_w_last_3,
      axi_mst_req_w_strb(3 downto 0) => axi_mst_req_w_strb(3 downto 0),
      \axi_mst_req_w_strb[2]_INST_0_i_1\ => \axi_mst_req_w_strb[2]_INST_0_i_1\,
      axi_mst_rsp_w_ready(0) => axi_mst_rsp_w_ready(0),
      axi_mst_rsp_w_ready_0(0) => axi_mst_rsp_w_ready_0(0),
      axi_mst_rsp_w_ready_1(0) => axi_mst_rsp_w_ready_1(0),
      clk => clk,
      \mem_q_reg[0][data][0]\(0) => \mem_q_reg[0][data][0]\(0),
      \mem_q_reg[0][data][0]_0\ => \mem_q_reg[0][data][0]_0\,
      \mem_q_reg[0][data][0]_1\ => \mem_q_reg[0][data][0]_1\,
      \mem_q_reg[0][num_beats][0]\ => \mem_q_reg[0][num_beats][0]\,
      \mem_q_reg[0][num_beats][2]\ => \mem_q_reg[0][num_beats][2]\,
      \mem_q_reg[0][num_beats][5]\ => \mem_q_reg[0][num_beats][5]\,
      \mem_q_reg[0][num_beats][7]\ => \mem_q_reg[0][num_beats][7]\,
      \mem_q_reg[0][num_beats][7]_0\(7 downto 0) => \mem_q_reg[0][num_beats][7]_0\(7 downto 0),
      \mem_q_reg[0][tailer][1]\(1 downto 0) => \mem_q_reg[0][tailer][1]\(1 downto 0),
      \mem_q_reg[1][num_beats][0]\ => \mem_q_reg[1][num_beats][0]\,
      \mem_q_reg[1][num_beats][1]\ => \mem_q_reg[1][num_beats][1]\,
      \mem_q_reg[1][num_beats][3]\ => \mem_q_reg[1][num_beats][3]\,
      \mem_q_reg[1][num_beats][4]\ => \mem_q_reg[1][num_beats][4]\,
      \mem_q_reg[1][offset][0]\ => \mem_q_reg[1][offset][0]\,
      \mem_q_reg[1][offset][1]\ => \mem_q_reg[1][offset][1]\,
      \mem_q_reg[1][tailer][1]\ => \mem_q_reg[1][tailer][1]\,
      \mem_q_reg[2][is_single]\ => \mem_q_reg[2][is_single]\,
      \mem_q_reg[2][is_single]_0\ => \mem_q_reg[2][is_single]_0\,
      \mem_q_reg[2][is_single]_1\ => \mem_q_reg[2][is_single]_1\,
      \mem_q_reg[2][is_single]_2\(0) => \mem_q_reg[2][is_single]_2\(0),
      \mem_q_reg[2][num_beats][6]\ => \mem_q_reg[2][num_beats][6]\,
      \p_0_in__0\(0) => \p_0_in__0\(0),
      \r_tf_q_reg[valid]\ => \r_tf_q_reg[valid]\,
      \read_pointer_q_reg[0]\ => \read_pointer_q_reg[0]\,
      \read_pointer_q_reg[1]\ => \read_pointer_q_reg[1]\,
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      \w_req[w_dp_req][is_single]\ => \w_req[w_dp_req][is_single]\,
      write_pointer_q0 => write_pointer_q0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized0\ is
  port (
    \read_pointer_q_reg[2]\ : out STD_LOGIC;
    read_pointer_q0 : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    status_cnt_n : in STD_LOGIC;
    clk : in STD_LOGIC;
    \status_cnt_q_reg[0]\ : in STD_LOGIC;
    axi_mst_rsp_b_valid : in STD_LOGIC;
    \read_pointer_q_reg[2]_0\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized0\ : entity is "idma_stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized0\ is
begin
\gen_fifo.i_stream_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized1\
     port map (
      CO(0) => CO(0),
      E(0) => read_pointer_q0,
      axi_mst_rsp_b_valid => axi_mst_rsp_b_valid,
      clk => clk,
      \read_pointer_q_reg[2]\ => \read_pointer_q_reg[2]\,
      \read_pointer_q_reg[2]_0\ => \read_pointer_q_reg[2]_0\,
      status_cnt_n => status_cnt_n,
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      write_pointer_q0 => write_pointer_q0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \mem_q_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \mem_q_reg[2][0]\ : in STD_LOGIC;
    \mem_q_reg[2][0]_0\ : in STD_LOGIC;
    axi_mst_req_r_ready : in STD_LOGIC;
    axi_mst_req_r_ready_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[2][0]_1\ : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1\ : entity is "idma_stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1\ is
begin
\gen_fifo.i_stream_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_7\
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_r_ready_0 => axi_mst_req_r_ready_0,
      clk => clk,
      \mem_q_reg[0][7]\(7 downto 0) => \mem_q_reg[0][7]\(7 downto 0),
      \mem_q_reg[1][7]\(7 downto 0) => \mem_q_reg[1][7]\(7 downto 0),
      \mem_q_reg[1][7]_0\(7 downto 0) => \mem_q_reg[1][7]_0\(7 downto 0),
      \mem_q_reg[2][0]\ => \mem_q_reg[2][0]\,
      \mem_q_reg[2][0]_0\ => \mem_q_reg[2][0]_0\,
      \mem_q_reg[2][0]_1\ => \mem_q_reg[2][0]_1\,
      \mem_q_reg[2][7]\(7 downto 0) => \mem_q_reg[2][7]\(7 downto 0),
      \read_pointer_q_reg[0]\(0) => \read_pointer_q_reg[0]\(0),
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_1\,
      \write_pointer_q_reg[1]\(0) => \write_pointer_q_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_0\ is
  port (
    \read_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \mem_q_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \mem_q_reg[2][0]\ : in STD_LOGIC;
    \mem_q_reg[2][0]_0\ : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    \mem_q_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_0\ : entity is "idma_stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_0\ is
begin
\gen_fifo.i_stream_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_5\
     port map (
      E(0) => E(0),
      clk => clk,
      \mem_q_reg[0][7]\(7 downto 0) => \mem_q_reg[0][7]\(7 downto 0),
      \mem_q_reg[0][7]_0\(7 downto 0) => \mem_q_reg[0][7]_0\(7 downto 0),
      \mem_q_reg[1][7]\(7 downto 0) => \mem_q_reg[1][7]\(7 downto 0),
      \mem_q_reg[2][0]\ => \mem_q_reg[2][0]\,
      \mem_q_reg[2][0]_0\ => \mem_q_reg[2][0]_0\,
      \mem_q_reg[2][7]\(7 downto 0) => \mem_q_reg[2][7]\(7 downto 0),
      \read_pointer_q_reg[0]\(0) => \read_pointer_q_reg[0]\(0),
      \read_pointer_q_reg[1]\(1 downto 0) => \read_pointer_q_reg[1]\(1 downto 0),
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_1\,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[1]\(0) => \write_pointer_q_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_1\ is
  port (
    axi_mst_rsp_w_ready_0 : out STD_LOGIC;
    axi_mst_rsp_w_ready_1 : out STD_LOGIC;
    \read_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    axi_mst_req_w_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_mst_rsp_w_ready_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_w_ready_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : out STD_LOGIC;
    \write_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    w_cnt_valid_q_reg : out STD_LOGIC;
    \mem_q_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[2]\ : in STD_LOGIC;
    axi_mst_req_w_valid_0 : in STD_LOGIC;
    axi_mst_req_w_valid_1 : in STD_LOGIC;
    axi_mst_req_w_valid_2 : in STD_LOGIC;
    axi_mst_req_w_valid_3 : in STD_LOGIC;
    axi_mst_rsp_w_ready : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_3\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_4\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_5\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_6\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_7\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \w_num_beats_q_reg[0]\ : in STD_LOGIC;
    \w_num_beats_q_reg[1]\ : in STD_LOGIC;
    \w_num_beats_q_reg[2]\ : in STD_LOGIC;
    \w_num_beats_q_reg[3]\ : in STD_LOGIC;
    \w_num_beats_q_reg[4]\ : in STD_LOGIC;
    \w_num_beats_q_reg[4]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[5]\ : in STD_LOGIC;
    \w_num_beats_q_reg[5]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[6]\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]_1\ : in STD_LOGIC;
    w_cnt_valid_q : in STD_LOGIC;
    w_cnt_valid_q_reg_0 : in STD_LOGIC;
    w_cnt_valid_q_reg_1 : in STD_LOGIC;
    w_cnt_valid_q_reg_2 : in STD_LOGIC;
    w_cnt_valid_q_reg_3 : in STD_LOGIC;
    \mem_q[0][data][0]_i_9\ : in STD_LOGIC;
    w_cnt_valid_q_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_cnt_valid_q_reg_5 : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \status_cnt_q_reg[0]_8\ : in STD_LOGIC;
    \mem_q_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_1\ : entity is "idma_stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_1\ is
begin
\gen_fifo.i_stream_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2_3\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_req_w_valid_0 => axi_mst_req_w_valid_0,
      axi_mst_req_w_valid_1 => axi_mst_req_w_valid_1,
      axi_mst_req_w_valid_2 => axi_mst_req_w_valid_2,
      axi_mst_req_w_valid_3 => axi_mst_req_w_valid_3,
      axi_mst_rsp_w_ready => axi_mst_rsp_w_ready,
      axi_mst_rsp_w_ready_0 => axi_mst_rsp_w_ready_0,
      axi_mst_rsp_w_ready_1 => axi_mst_rsp_w_ready_1,
      axi_mst_rsp_w_ready_2(0) => axi_mst_rsp_w_ready_2(0),
      axi_mst_rsp_w_ready_3(0) => axi_mst_rsp_w_ready_3(0),
      clk => clk,
      \mem_q[0][data][0]_i_9\ => \mem_q[0][data][0]_i_9\,
      \mem_q_reg[0][7]\(7 downto 0) => \mem_q_reg[0][7]\(7 downto 0),
      \mem_q_reg[0][7]_0\(0) => \mem_q_reg[0][7]_0\(0),
      \mem_q_reg[1][7]\(7 downto 0) => \mem_q_reg[1][7]\(7 downto 0),
      \mem_q_reg[1][7]_0\(7 downto 0) => \mem_q_reg[1][7]_0\(7 downto 0),
      \mem_q_reg[1][7]_1\(0) => \mem_q_reg[1][7]_1\(0),
      \mem_q_reg[2][7]\(7 downto 0) => \mem_q_reg[2][7]\(7 downto 0),
      \mem_q_reg[2][7]_0\(0) => \mem_q_reg[2][7]_0\(0),
      \read_pointer_q_reg[0]\(0) => \read_pointer_q_reg[0]\(0),
      \read_pointer_q_reg[1]\(1 downto 0) => \read_pointer_q_reg[1]\(1 downto 0),
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[0]_1\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[0]_2\ => \status_cnt_q_reg[0]_2\,
      \status_cnt_q_reg[0]_3\ => \status_cnt_q_reg[0]_3\,
      \status_cnt_q_reg[0]_4\ => \status_cnt_q_reg[0]_4\,
      \status_cnt_q_reg[0]_5\ => \status_cnt_q_reg[0]_5\,
      \status_cnt_q_reg[0]_6\ => \status_cnt_q_reg[0]_6\,
      \status_cnt_q_reg[0]_7\ => \status_cnt_q_reg[0]_7\,
      \status_cnt_q_reg[0]_8\ => \status_cnt_q_reg[0]_8\,
      \status_cnt_q_reg[0]_9\(0) => \status_cnt_q_reg[0]_9\(0),
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      w_cnt_valid_q => w_cnt_valid_q,
      w_cnt_valid_q_reg => w_cnt_valid_q_reg,
      w_cnt_valid_q_reg_0 => w_cnt_valid_q_reg_0,
      w_cnt_valid_q_reg_1 => w_cnt_valid_q_reg_1,
      w_cnt_valid_q_reg_2 => w_cnt_valid_q_reg_2,
      w_cnt_valid_q_reg_3 => w_cnt_valid_q_reg_3,
      w_cnt_valid_q_reg_4(0) => w_cnt_valid_q_reg_4(0),
      w_cnt_valid_q_reg_5 => w_cnt_valid_q_reg_5,
      \w_num_beats_q_reg[0]\ => \w_num_beats_q_reg[0]\,
      \w_num_beats_q_reg[1]\ => \w_num_beats_q_reg[1]\,
      \w_num_beats_q_reg[2]\ => \w_num_beats_q_reg[2]\,
      \w_num_beats_q_reg[3]\ => \w_num_beats_q_reg[3]\,
      \w_num_beats_q_reg[4]\ => \w_num_beats_q_reg[4]\,
      \w_num_beats_q_reg[4]_0\ => \w_num_beats_q_reg[4]_0\,
      \w_num_beats_q_reg[5]\ => \w_num_beats_q_reg[5]\,
      \w_num_beats_q_reg[5]_0\ => \w_num_beats_q_reg[5]_0\,
      \w_num_beats_q_reg[6]\ => \w_num_beats_q_reg[6]\,
      \w_num_beats_q_reg[7]\(5 downto 0) => \w_num_beats_q_reg[7]\(5 downto 0),
      \w_num_beats_q_reg[7]_0\ => \w_num_beats_q_reg[7]_0\,
      \w_num_beats_q_reg[7]_1\ => \w_num_beats_q_reg[7]_1\,
      \write_pointer_q_reg[1]\(1 downto 0) => \write_pointer_q_reg[1]\(1 downto 0),
      \write_pointer_q_reg[1]_0\(0) => \write_pointer_q_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_2\ is
  port (
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \read_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_req_r_ready : out STD_LOGIC;
    first_r_q_reg : out STD_LOGIC;
    axi_mst_rsp_r_valid_0 : out STD_LOGIC;
    axi_mst_rsp_r_valid_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \w_num_beats_q_reg[7]\ : out STD_LOGIC;
    w_cnt_valid_q_reg : out STD_LOGIC;
    first_r_q_reg_0 : out STD_LOGIC;
    \mem_q_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_r_ready_0 : in STD_LOGIC;
    axi_mst_req_r_ready_1 : in STD_LOGIC;
    \mem_q_reg[2][0]\ : in STD_LOGIC;
    axi_mst_req_r_ready_2 : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_2\ : in STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    axi_mst_rsp_r_valid : in STD_LOGIC;
    \status_cnt_q_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_q_reg[1]\ : in STD_LOGIC;
    axi_mst_req_w_valid : in STD_LOGIC;
    axi_mst_req_w_valid_0 : in STD_LOGIC;
    axi_mst_req_w_valid_1 : in STD_LOGIC;
    axi_mst_req_w_valid_2 : in STD_LOGIC;
    w_cnt_valid_q_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    w_cnt_valid_q : in STD_LOGIC;
    axi_mst_rsp_r_last : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    \mem_q_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_2\ : entity is "idma_stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_2\ is
begin
\gen_fifo.i_stream_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized2\
     port map (
      E(0) => E(0),
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_r_ready_0 => axi_mst_req_r_ready_0,
      axi_mst_req_r_ready_1 => axi_mst_req_r_ready_1,
      axi_mst_req_r_ready_2 => axi_mst_req_r_ready_2,
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_req_w_valid_0 => axi_mst_req_w_valid_0,
      axi_mst_req_w_valid_1 => axi_mst_req_w_valid_1,
      axi_mst_req_w_valid_2 => axi_mst_req_w_valid_2,
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid => axi_mst_rsp_r_valid,
      axi_mst_rsp_r_valid_0 => axi_mst_rsp_r_valid_0,
      axi_mst_rsp_r_valid_1(0) => axi_mst_rsp_r_valid_1(0),
      clk => clk,
      first_r_q_reg => first_r_q_reg,
      first_r_q_reg_0 => first_r_q_reg_0,
      \mem_q_reg[0][7]\(7 downto 0) => \mem_q_reg[0][7]\(7 downto 0),
      \mem_q_reg[1][7]\(7 downto 0) => \mem_q_reg[1][7]\(7 downto 0),
      \mem_q_reg[1][7]_0\(7 downto 0) => \mem_q_reg[1][7]_0\(7 downto 0),
      \mem_q_reg[2][0]\ => \mem_q_reg[2][0]\,
      \mem_q_reg[2][7]\(7 downto 0) => \mem_q_reg[2][7]\(7 downto 0),
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \read_pointer_q_reg[0]\(0) => \read_pointer_q_reg[0]\(0),
      \read_pointer_q_reg[1]\(1 downto 0) => \read_pointer_q_reg[1]\(1 downto 0),
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_1\,
      \status_cnt_q_reg[2]_2\ => \status_cnt_q_reg[2]_2\,
      \status_cnt_q_reg[2]_3\(1 downto 0) => \status_cnt_q_reg[2]_3\(1 downto 0),
      w_cnt_valid_q => w_cnt_valid_q,
      w_cnt_valid_q_reg => w_cnt_valid_q_reg,
      w_cnt_valid_q_reg_0(7 downto 0) => w_cnt_valid_q_reg_0(7 downto 0),
      \w_num_beats_q_reg[7]\ => \w_num_beats_q_reg[7]\,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[1]\ => \write_pointer_q_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opt_tf_q_reg[decouple_rw]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    axi_mst_req_aw_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_aw_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_aw_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[2][aw][burst][0]\ : in STD_LOGIC;
    \r_req[ar_req][burst]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    \read_pointer_q_reg[0]\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_b_ready_INST_0_i_5_0 : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \mem_q_reg[2][aw][len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized2\ : entity is "idma_stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized2\ is
begin
\gen_fifo.i_stream_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized3\
     port map (
      D(29 downto 0) => D(29 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      axi_mst_req_aw_addr(29 downto 0) => axi_mst_req_aw_addr(29 downto 0),
      axi_mst_req_aw_burst(0) => axi_mst_req_aw_burst(0),
      axi_mst_req_aw_len(7 downto 0) => axi_mst_req_aw_len(7 downto 0),
      axi_mst_req_aw_size(0) => axi_mst_req_aw_size(0),
      axi_mst_req_b_ready_INST_0_i_5(0) => axi_mst_req_b_ready_INST_0_i_5(0),
      axi_mst_req_b_ready_INST_0_i_5_0 => axi_mst_req_b_ready_INST_0_i_5_0,
      axi_mst_req_b_ready_INST_0_i_5_1 => axi_mst_req_b_ready_INST_0_i_5_1,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      clk => clk,
      \mem_q_reg[2][aw][burst][0]\ => \mem_q_reg[2][aw][burst][0]\,
      \mem_q_reg[2][aw][len][7]\(7 downto 0) => \mem_q_reg[2][aw][len][7]\(7 downto 0),
      \opt_tf_q_reg[decouple_rw]\ => \opt_tf_q_reg[decouple_rw]\,
      \p_0_in__0\(0) => \p_0_in__0\(0),
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \r_req[ar_req][burst]\(0) => \r_req[ar_req][burst]\(0),
      \read_pointer_q_reg[0]\ => \read_pointer_q_reg[0]\,
      \read_pointer_q_reg[0]_0\ => \read_pointer_q_reg[0]_0\,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]_0\,
      write_pointer_q0 => write_pointer_q0,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized3\ is
  port (
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    first_r_q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_w_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_r_valid : out STD_LOGIC_VECTOR ( 0 to 0 );
    first_r_q_reg_0 : out STD_LOGIC;
    \opt_tf_q_reg[decouple_rw]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \mem_q_reg[1][tailer][1]\ : out STD_LOGIC;
    \mem_q_reg[0][shift][0]\ : out STD_LOGIC;
    \axi_mst_rsp_r_data[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_mst_rsp_r_data[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_mst_rsp_r_data[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q[0][data][0]_i_5\ : in STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \status_cnt_q_reg[0]_0\ : in STD_LOGIC;
    \mem_q_reg[0][7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    axi_mst_rsp_r_last : in STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_rsp_r_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \mem_q_reg[1][shift][0]\ : in STD_LOGIC;
    \mem_q_reg[0][offset][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][tailer][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][shift][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized3\ : entity is "idma_stream_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized3\ is
begin
\gen_fifo.i_stream_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_fifo__parameterized4\
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      axi_mst_req_b_ready_INST_0_i_5(1 downto 0) => axi_mst_req_b_ready_INST_0_i_5(1 downto 0),
      axi_mst_rsp_r_data(31 downto 0) => axi_mst_rsp_r_data(31 downto 0),
      \axi_mst_rsp_r_data[15]\(7 downto 0) => \axi_mst_rsp_r_data[15]\(7 downto 0),
      \axi_mst_rsp_r_data[23]\(7 downto 0) => \axi_mst_rsp_r_data[23]\(7 downto 0),
      \axi_mst_rsp_r_data[31]\(7 downto 0) => \axi_mst_rsp_r_data[31]\(7 downto 0),
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid(0) => axi_mst_rsp_r_valid(0),
      axi_mst_rsp_w_ready(0) => axi_mst_rsp_w_ready(0),
      clk => clk,
      first_r_q_reg(0) => first_r_q_reg(0),
      first_r_q_reg_0 => first_r_q_reg_0,
      \mem_q[0][data][0]_i_5\ => \mem_q[0][data][0]_i_5\,
      \mem_q_reg[0][7]\(1 downto 0) => \mem_q_reg[0][7]\(1 downto 0),
      \mem_q_reg[0][offset][1]\(1 downto 0) => \mem_q_reg[0][offset][1]\(1 downto 0),
      \mem_q_reg[0][shift][0]\ => \mem_q_reg[0][shift][0]\,
      \mem_q_reg[0][shift][1]\(1 downto 0) => \mem_q_reg[0][shift][1]\(1 downto 0),
      \mem_q_reg[0][tailer][1]\(1 downto 0) => \mem_q_reg[0][tailer][1]\(1 downto 0),
      \mem_q_reg[1][shift][0]\ => \mem_q_reg[1][shift][0]\,
      \mem_q_reg[1][tailer][1]\ => \mem_q_reg[1][tailer][1]\,
      \opt_tf_q_reg[decouple_rw]\ => \opt_tf_q_reg[decouple_rw]\,
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[0]_1\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[0]_2\ => \status_cnt_q_reg[0]_2\,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      write_pointer_n06_out => write_pointer_n06_out,
      \write_pointer_q_reg[0]\(0) => \write_pointer_q_reg[0]\(0),
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_0\,
      \write_pointer_q_reg[0]_1\ => \write_pointer_q_reg[0]_1\,
      \write_pointer_q_reg[1]\(0) => \write_pointer_q_reg[1]\(0),
      \write_pointer_q_reg[1]_0\(0) => \write_pointer_q_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_arbiter is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ : out STD_LOGIC;
    \next_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\ : in STD_LOGIC;
    \dma_regs_rsp[ready]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    read_pointer_q0_2 : in STD_LOGIC;
    \mem_q_reg[0][error]__0\ : in STD_LOGIC;
    \mem_q_reg[0][data][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q[0][data][31]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q[0][data][31]_i_3_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_arbiter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_arbiter is
begin
i_arb: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_arbiter_flushable
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      clk => clk,
      \dma_regs_rsp[ready]\ => \dma_regs_rsp[ready]\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\(1 downto 0),
      \gen_arbiter.gen_int_rr.rr_q_reg[0]\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\,
      \mem_q[0][data][31]_i_3\(0) => \mem_q[0][data][31]_i_3\(0),
      \mem_q[0][data][31]_i_3_0\ => \mem_q[0][data][31]_i_3_0\,
      \mem_q_reg[0][data][0]\(0) => \mem_q_reg[0][data][0]\(0),
      \mem_q_reg[0][error]__0\ => \mem_q_reg[0][error]__0\,
      \next_q_reg[0]\ => \next_q_reg[0]\,
      read_pointer_q0_2 => read_pointer_q0_2,
      \status_cnt_q_reg[1]\(1 downto 0) => \status_cnt_q_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_ax_chan is
  port (
    axi_slv_req_aw_len_5_sp_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : out STD_LOGIC;
    \counter_q_reg[4]\ : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    axi_slv_req_aw_valid_0 : out STD_LOGIC;
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg_0 : out STD_LOGIC;
    state_q : out STD_LOGIC;
    \counter_q_reg[8]\ : out STD_LOGIC;
    axi_slv_req_aw_len_0_sp_1 : out STD_LOGIC;
    \counter_q_reg[4]_1\ : out STD_LOGIC;
    b_state_q_reg : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \err_q_reg[1]\ : out STD_LOGIC;
    axi_slv_req_w_valid_0 : out STD_LOGIC;
    axi_slv_req_b_ready_0 : out STD_LOGIC;
    \axi_slv_req_aw_addr[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \splitted_req[aw][id]\ : out STD_LOGIC;
    \gen_data_ffs[1].linked_data_q_reg[1][free]\ : out STD_LOGIC;
    axi_slv_req_aw_burst_0_sp_1 : out STD_LOGIC;
    b_state_q_reg_0 : out STD_LOGIC;
    b_err_q_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\ : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \status_cnt_q_reg[1]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_3\ : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_q_reg[0]\ : in STD_LOGIC;
    write_pointer_n06_out : in STD_LOGIC;
    axi_slv_rsp_aw_ready_0 : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    id_d : in STD_LOGIC;
    write_pointer_q0_1 : in STD_LOGIC;
    state_q_reg_1 : in STD_LOGIC;
    sel_aw_unsupported : in STD_LOGIC;
    state_q_reg_2 : in STD_LOGIC;
    \counter_q_reg[8]_0\ : in STD_LOGIC;
    \ax_q_reg[len][7]_0\ : in STD_LOGIC;
    \ax_q_reg[len][6]_0\ : in STD_LOGIC;
    \ax_q_reg[len][4]_0\ : in STD_LOGIC;
    \ax_q_reg[len][2]_0\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]\ : in STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\ : in STD_LOGIC;
    b_state_q_reg_1 : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    \err_q_reg[1]_0\ : in STD_LOGIC;
    \err_q_reg[1]_1\ : in STD_LOGIC;
    \err_q_reg[1]_2\ : in STD_LOGIC;
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_req_w_last : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_b_ready : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][next][0]\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_8\ : in STD_LOGIC;
    state_q_reg_3 : in STD_LOGIC;
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    b_state_q_reg_2 : in STD_LOGIC;
    b_err_q : in STD_LOGIC;
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_ax_chan;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_ax_chan is
  signal \ax_d0_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \ax_d[addr]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ax_d[len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ax_q[len][3]_i_2_n_0\ : STD_LOGIC;
  signal \ax_q[len][4]_i_2_n_0\ : STD_LOGIC;
  signal \ax_q[len][5]_i_2_n_0\ : STD_LOGIC;
  signal \ax_q[len][6]_i_2_n_0\ : STD_LOGIC;
  signal \ax_q[len][7]_i_3_n_0\ : STD_LOGIC;
  signal \ax_q[len][7]_i_4_n_0\ : STD_LOGIC;
  signal \ax_q_reg[addr]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ax_q_reg[burst_n_0_][0]\ : STD_LOGIC;
  signal \ax_q_reg[burst_n_0_][1]\ : STD_LOGIC;
  signal \ax_q_reg[id_n_0_][0]\ : STD_LOGIC;
  signal \ax_q_reg[len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ax_q_reg[size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_slv_req_aw_burst_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_5_sn_1 : STD_LOGIC;
  signal i_axi_burst_splitter_counters_n_0 : STD_LOGIC;
  signal i_axi_burst_splitter_counters_n_10 : STD_LOGIC;
  signal i_axi_burst_splitter_counters_n_26 : STD_LOGIC;
  signal i_axi_burst_splitter_counters_n_30 : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_out_carry_i_1_n_0 : STD_LOGIC;
  signal p_1_out_carry_i_2_n_0 : STD_LOGIC;
  signal p_1_out_carry_i_3_n_0 : STD_LOGIC;
  signal p_1_out_carry_i_4_n_0 : STD_LOGIC;
  signal p_1_out_carry_i_5_n_0 : STD_LOGIC;
  signal p_1_out_carry_i_6_n_0 : STD_LOGIC;
  signal p_1_out_carry_n_3 : STD_LOGIC;
  signal p_1_out_carry_n_4 : STD_LOGIC;
  signal p_1_out_carry_n_5 : STD_LOGIC;
  signal p_1_out_carry_n_6 : STD_LOGIC;
  signal p_1_out_carry_n_7 : STD_LOGIC;
  signal \^state_q\ : STD_LOGIC;
  signal \state_q_i_3__0_n_0\ : STD_LOGIC;
  signal \NLW_ax_d0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ax_d0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_1_out_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_p_1_out_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ax_q[addr][0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ax_q[addr][1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ax_q[addr][2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ax_q[addr][3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ax_q[addr][4]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ax_q[addr][5]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ax_q[len][4]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ax_q[len][5]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ax_q[len][7]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \state_q_i_3__0\ : label is "soft_lutpair184";
begin
  axi_slv_req_aw_burst_0_sp_1 <= axi_slv_req_aw_burst_0_sn_1;
  axi_slv_req_aw_len_0_sp_1 <= axi_slv_req_aw_len_0_sn_1;
  axi_slv_req_aw_len_5_sp_1 <= axi_slv_req_aw_len_5_sn_1;
  state_q <= \^state_q\;
\ax_d0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ax_d0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ax_d0_inferred__0/i__carry_n_3\,
      CO(3) => \ax_d0_inferred__0/i__carry_n_4\,
      CO(2) => \ax_d0_inferred__0/i__carry_n_5\,
      CO(1) => \ax_d0_inferred__0/i__carry_n_6\,
      CO(0) => \ax_d0_inferred__0/i__carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => axi_slv_req_aw_addr(4 downto 0),
      O(7 downto 6) => \NLW_ax_d0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 6),
      O(5) => \ax_d0_inferred__0/i__carry_n_10\,
      O(4) => \ax_d0_inferred__0/i__carry_n_11\,
      O(3) => \ax_d0_inferred__0/i__carry_n_12\,
      O(2) => \ax_d0_inferred__0/i__carry_n_13\,
      O(1) => \ax_d0_inferred__0/i__carry_n_14\,
      O(0) => \ax_d0_inferred__0/i__carry_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => S(5 downto 0)
    );
\ax_q[addr][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(0),
      I1 => \^state_q\,
      I2 => \ax_d0_inferred__0/i__carry_n_15\,
      O => \ax_d[addr]\(0)
    );
\ax_q[addr][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(1),
      I1 => \^state_q\,
      I2 => \ax_d0_inferred__0/i__carry_n_14\,
      O => \ax_d[addr]\(1)
    );
\ax_q[addr][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(2),
      I1 => \^state_q\,
      I2 => \ax_d0_inferred__0/i__carry_n_13\,
      O => \ax_d[addr]\(2)
    );
\ax_q[addr][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(3),
      I1 => \^state_q\,
      I2 => \ax_d0_inferred__0/i__carry_n_12\,
      O => \ax_d[addr]\(3)
    );
\ax_q[addr][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(4),
      I1 => \^state_q\,
      I2 => \ax_d0_inferred__0/i__carry_n_11\,
      O => \ax_d[addr]\(4)
    );
\ax_q[addr][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(5),
      I1 => \^state_q\,
      I2 => \ax_d0_inferred__0/i__carry_n_10\,
      O => \ax_d[addr]\(5)
    );
\ax_q[len][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4774"
    )
        port map (
      I0 => \ax_q_reg[len]\(0),
      I1 => \^state_q\,
      I2 => axi_slv_req_aw_len(0),
      I3 => \ax_q_reg[len][4]_0\,
      O => \ax_d[len]\(0)
    );
\ax_q[len][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90909F9F909F90"
    )
        port map (
      I0 => \ax_q_reg[len]\(0),
      I1 => \ax_q_reg[len]\(1),
      I2 => \^state_q\,
      I3 => axi_slv_req_aw_len(1),
      I4 => axi_slv_req_aw_len(0),
      I5 => \ax_q_reg[len][4]_0\,
      O => \ax_d[len]\(1)
    );
\ax_q[len][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A9FFA9FFA900"
    )
        port map (
      I0 => \ax_q_reg[len]\(2),
      I1 => \ax_q_reg[len]\(1),
      I2 => \ax_q_reg[len]\(0),
      I3 => \^state_q\,
      I4 => axi_slv_req_aw_len(2),
      I5 => \ax_q_reg[len][2]_0\,
      O => \ax_d[len]\(2)
    );
\ax_q[len][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F6F606F60"
    )
        port map (
      I0 => \ax_q_reg[len]\(3),
      I1 => \ax_q[len][3]_i_2_n_0\,
      I2 => \^state_q\,
      I3 => axi_slv_req_aw_len(3),
      I4 => axi_slv_req_aw_len(2),
      I5 => \ax_q_reg[len][2]_0\,
      O => \ax_d[len]\(3)
    );
\ax_q[len][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ax_q_reg[len]\(1),
      I1 => \ax_q_reg[len]\(0),
      I2 => \ax_q_reg[len]\(2),
      O => \ax_q[len][3]_i_2_n_0\
    );
\ax_q[len][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F909F909F90"
    )
        port map (
      I0 => \ax_q_reg[len]\(4),
      I1 => \ax_q[len][4]_i_2_n_0\,
      I2 => \^state_q\,
      I3 => axi_slv_req_aw_len(4),
      I4 => \ax_q_reg[len][4]_0\,
      I5 => axi_slv_req_aw_len_0_sn_1,
      O => \ax_d[len]\(4)
    );
\ax_q[len][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ax_q_reg[len]\(3),
      I1 => \ax_q_reg[len]\(2),
      I2 => \ax_q_reg[len]\(0),
      I3 => \ax_q_reg[len]\(1),
      O => \ax_q[len][4]_i_2_n_0\
    );
\ax_q[len][4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => axi_slv_req_aw_len(0),
      I1 => axi_slv_req_aw_len(1),
      I2 => axi_slv_req_aw_len(3),
      I3 => axi_slv_req_aw_len(2),
      O => axi_slv_req_aw_len_0_sn_1
    );
\ax_q[len][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => \ax_q_reg[len]\(5),
      I1 => \ax_q[len][5]_i_2_n_0\,
      I2 => \^state_q\,
      I3 => axi_slv_req_aw_len(5),
      I4 => \ax_q_reg[len][6]_0\,
      O => \ax_d[len]\(5)
    );
\ax_q[len][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ax_q_reg[len]\(4),
      I1 => \ax_q_reg[len]\(1),
      I2 => \ax_q_reg[len]\(0),
      I3 => \ax_q_reg[len]\(2),
      I4 => \ax_q_reg[len]\(3),
      O => \ax_q[len][5]_i_2_n_0\
    );
\ax_q[len][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F606F60606F"
    )
        port map (
      I0 => \ax_q_reg[len]\(6),
      I1 => \ax_q[len][6]_i_2_n_0\,
      I2 => \^state_q\,
      I3 => axi_slv_req_aw_len(6),
      I4 => \ax_q_reg[len][6]_0\,
      I5 => axi_slv_req_aw_len(5),
      O => \ax_d[len]\(6)
    );
\ax_q[len][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ax_q_reg[len]\(3),
      I1 => \ax_q_reg[len]\(2),
      I2 => \ax_q_reg[len]\(0),
      I3 => \ax_q_reg[len]\(1),
      I4 => \ax_q_reg[len]\(4),
      I5 => \ax_q_reg[len]\(5),
      O => \ax_q[len][6]_i_2_n_0\
    );
\ax_q[len][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F6F606F60"
    )
        port map (
      I0 => \ax_q_reg[len]\(7),
      I1 => \ax_q[len][7]_i_4_n_0\,
      I2 => \^state_q\,
      I3 => axi_slv_req_aw_len(7),
      I4 => axi_slv_req_aw_len(6),
      I5 => \ax_q_reg[len][7]_0\,
      O => \ax_d[len]\(7)
    );
\ax_q[len][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => state_q_reg_1,
      I1 => \^state_q\,
      I2 => \ax_q_reg[len]\(6),
      I3 => \ax_q[len][6]_i_2_n_0\,
      I4 => \ax_q_reg[len]\(7),
      O => \ax_q[len][7]_i_3_n_0\
    );
\ax_q[len][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ax_q[len][6]_i_2_n_0\,
      I1 => \ax_q_reg[len]\(6),
      O => \ax_q[len][7]_i_4_n_0\
    );
\ax_q_reg[addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_0,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(0),
      Q => \ax_q_reg[addr]\(0)
    );
\ax_q_reg[addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_0,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(1),
      Q => \ax_q_reg[addr]\(1)
    );
\ax_q_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_0,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(2),
      Q => \ax_q_reg[addr]\(2)
    );
\ax_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_0,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(3),
      Q => \ax_q_reg[addr]\(3)
    );
\ax_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_0,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(4),
      Q => \ax_q_reg[addr]\(4)
    );
\ax_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_0,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(5),
      Q => \ax_q_reg[addr]\(5)
    );
\ax_q_reg[burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_26,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_aw_burst(0),
      Q => \ax_q_reg[burst_n_0_][0]\
    );
\ax_q_reg[burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_26,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_aw_burst(1),
      Q => \ax_q_reg[burst_n_0_][1]\
    );
\ax_q_reg[id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_26,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_aw_id(0),
      Q => \ax_q_reg[id_n_0_][0]\
    );
\ax_q_reg[len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_10,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(0),
      Q => \ax_q_reg[len]\(0)
    );
\ax_q_reg[len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_10,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(1),
      Q => \ax_q_reg[len]\(1)
    );
\ax_q_reg[len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_10,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(2),
      Q => \ax_q_reg[len]\(2)
    );
\ax_q_reg[len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_10,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(3),
      Q => \ax_q_reg[len]\(3)
    );
\ax_q_reg[len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_10,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(4),
      Q => \ax_q_reg[len]\(4)
    );
\ax_q_reg[len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_10,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(5),
      Q => \ax_q_reg[len]\(5)
    );
\ax_q_reg[len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_10,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(6),
      Q => \ax_q_reg[len]\(6)
    );
\ax_q_reg[len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_10,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(7),
      Q => \ax_q_reg[len]\(7)
    );
\ax_q_reg[size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_26,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_aw_size(0),
      Q => \ax_q_reg[size]\(0)
    );
\ax_q_reg[size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_26,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_aw_size(1),
      Q => \ax_q_reg[size]\(1)
    );
\ax_q_reg[size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_26,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_aw_size(2),
      Q => \ax_q_reg[size]\(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_slv_req_aw_burst(0),
      I1 => axi_slv_req_aw_burst(1),
      O => axi_slv_req_aw_burst_0_sn_1
    );
i_axi_burst_splitter_counters: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_counters
     port map (
      D(0) => D(0),
      E(0) => i_axi_burst_splitter_counters_n_0,
      \FSM_sequential_w_state_q_reg[2]\(0) => \FSM_sequential_w_state_q_reg[2]\(0),
      \FSM_sequential_w_state_q_reg[2]_0\(1 downto 0) => \FSM_sequential_w_state_q_reg[2]_0\(1 downto 0),
      Q(1) => \ax_q_reg[burst_n_0_][1]\,
      Q(0) => \ax_q_reg[burst_n_0_][0]\,
      \ax_q_reg[addr][5]\ => \ax_q[len][7]_i_3_n_0\,
      \ax_q_reg[id][0]\ => axi_slv_req_aw_len_0_sn_1,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      \axi_slv_req_aw_addr[5]\(5 downto 0) => \axi_slv_req_aw_addr[5]\(5 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      \axi_slv_req_aw_len[5]_0\(0) => i_axi_burst_splitter_counters_n_10,
      \axi_slv_req_aw_len[5]_1\(0) => i_axi_burst_splitter_counters_n_26,
      axi_slv_req_aw_len_5_sp_1 => axi_slv_req_aw_len_5_sn_1,
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_aw_valid_0 => axi_slv_req_aw_valid_0,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_b_ready_0 => axi_slv_req_b_ready_0,
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_req_w_valid_0 => axi_slv_req_w_valid_0,
      axi_slv_rsp_aw_ready => axi_slv_rsp_aw_ready,
      axi_slv_rsp_aw_ready_0 => axi_slv_rsp_aw_ready_0,
      \axi_slv_rsp_b_resp[1]\ => \axi_slv_rsp_b_resp[1]\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_8\ => \axi_slv_rsp_b_resp[1]_INST_0_i_8\,
      b_err_q => b_err_q,
      b_err_q_reg => b_err_q_reg,
      b_state_q_reg => b_state_q_reg,
      b_state_q_reg_0 => b_state_q_reg_0,
      b_state_q_reg_1 => b_state_q_reg_1,
      b_state_q_reg_2 => b_state_q_reg_2,
      clk => clk,
      \counter_q_reg[0]\ => \counter_q_reg[0]\,
      \counter_q_reg[0]_0\ => \counter_q_reg[0]_0\,
      \counter_q_reg[0]_1\ => \counter_q_reg[0]_1\,
      \counter_q_reg[0]_2\ => \counter_q_reg[0]_2\,
      \counter_q_reg[4]\ => \counter_q_reg[4]\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_0\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_1\,
      \counter_q_reg[8]\ => \counter_q_reg[8]\,
      \counter_q_reg[8]_0\ => \counter_q_reg[8]_0\,
      \err_q_reg[1]_0\ => \err_q_reg[1]\,
      \err_q_reg[1]_1\ => \err_q_reg[1]_0\,
      \err_q_reg[1]_2\ => \err_q_reg[1]_1\,
      \err_q_reg[1]_3\ => \err_q_reg[1]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      \gen_data_ffs[0].linked_data_q_reg[0][next][0]\ => \gen_data_ffs[0].linked_data_q_reg[0][next][0]\,
      \gen_data_ffs[1].linked_data_q_reg[1][free]\ => \gen_data_ffs[1].linked_data_q_reg[1][free]\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0) => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0),
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0) => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0),
      \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\ => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\ => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      id_d => id_d,
      \mem_q_reg[1][0]\ => \ax_q_reg[id_n_0_][0]\,
      \mem_q_reg[1][addr][5]\ => \^state_q\,
      \mem_q_reg[1][addr][5]_0\(5 downto 0) => \ax_q_reg[addr]\(5 downto 0),
      sel_aw_unsupported => sel_aw_unsupported,
      \splitted_req[aw][id]\ => \splitted_req[aw][id]\,
      state_q_reg => state_q_reg_0,
      state_q_reg_0 => i_axi_burst_splitter_counters_n_30,
      state_q_reg_1 => state_q_reg_2,
      state_q_reg_2 => state_q_reg_1,
      state_q_reg_3 => state_q_reg_3,
      state_q_reg_4 => \state_q_i_3__0_n_0\,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]_0\,
      \status_cnt_q_reg[1]_1\ => \status_cnt_q_reg[1]_1\,
      \status_cnt_q_reg[1]_2\ => \status_cnt_q_reg[1]_2\,
      \status_cnt_q_reg[1]_3\ => \status_cnt_q_reg[1]_3\,
      write_pointer_n06_out => write_pointer_n06_out,
      write_pointer_q0_1 => write_pointer_q0_1
    );
p_1_out_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_p_1_out_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => p_1_out_carry_n_3,
      CO(3) => p_1_out_carry_n_4,
      CO(2) => p_1_out_carry_n_5,
      CO(1) => p_1_out_carry_n_6,
      CO(0) => p_1_out_carry_n_7,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \ax_q_reg[addr]\(4 downto 0),
      O(7 downto 6) => NLW_p_1_out_carry_O_UNCONNECTED(7 downto 6),
      O(5 downto 0) => p_1_out(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => p_1_out_carry_i_1_n_0,
      S(4) => p_1_out_carry_i_2_n_0,
      S(3) => p_1_out_carry_i_3_n_0,
      S(2) => p_1_out_carry_i_4_n_0,
      S(1) => p_1_out_carry_i_5_n_0,
      S(0) => p_1_out_carry_i_6_n_0
    );
p_1_out_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \ax_q_reg[addr]\(5),
      I1 => \ax_q_reg[size]\(1),
      I2 => \ax_q_reg[size]\(0),
      I3 => \ax_q_reg[size]\(2),
      O => p_1_out_carry_i_1_n_0
    );
p_1_out_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => \ax_q_reg[addr]\(4),
      I1 => \ax_q_reg[size]\(0),
      I2 => \ax_q_reg[size]\(1),
      I3 => \ax_q_reg[size]\(2),
      O => p_1_out_carry_i_2_n_0
    );
p_1_out_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \ax_q_reg[addr]\(3),
      I1 => \ax_q_reg[size]\(2),
      I2 => \ax_q_reg[size]\(1),
      I3 => \ax_q_reg[size]\(0),
      O => p_1_out_carry_i_3_n_0
    );
p_1_out_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \ax_q_reg[addr]\(2),
      I1 => \ax_q_reg[size]\(2),
      I2 => \ax_q_reg[size]\(1),
      I3 => \ax_q_reg[size]\(0),
      O => p_1_out_carry_i_4_n_0
    );
p_1_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \ax_q_reg[addr]\(1),
      I1 => \ax_q_reg[size]\(1),
      I2 => \ax_q_reg[size]\(0),
      I3 => \ax_q_reg[size]\(2),
      O => p_1_out_carry_i_5_n_0
    );
p_1_out_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \ax_q_reg[addr]\(0),
      I1 => \ax_q_reg[size]\(0),
      I2 => \ax_q_reg[size]\(1),
      I3 => \ax_q_reg[size]\(2),
      O => p_1_out_carry_i_6_n_0
    );
\state_q_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ax_q_reg[len]\(6),
      I1 => \ax_q[len][6]_i_2_n_0\,
      I2 => \ax_q_reg[len]\(7),
      O => \state_q_i_3__0_n_0\
    );
state_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => i_axi_burst_splitter_counters_n_30,
      Q => \^state_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_ax_chan__parameterized0\ is
  port (
    \gen_ht_ffs[0].head_tail_q_reg[0][id]\ : out STD_LOGIC;
    state_q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready_0 : out STD_LOGIC;
    \gen_data_ffs[1].linked_data_q_reg[1][data][0]\ : out STD_LOGIC;
    state_q_reg_2 : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : out STD_LOGIC;
    r_state_d : out STD_LOGIC;
    \splitted_req[ar][id]\ : out STD_LOGIC;
    state_q_reg_3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    r_last_q_reg : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : out STD_LOGIC;
    axi_slv_req_ar_size_1_sp_1 : out STD_LOGIC;
    axi_slv_req_ar_burst_0_sp_1 : out STD_LOGIC;
    \FSM_sequential_r_state_q_reg[1]\ : out STD_LOGIC;
    r_last_q_reg_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\ : in STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    read_pointer_q0_0 : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\ : in STD_LOGIC;
    write_pointer_q : in STD_LOGIC;
    write_pointer_q_0 : in STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    state_q_reg_4 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    axi_slv_req_r_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_state_q_reg : in STD_LOGIC;
    r_last_q : in STD_LOGIC;
    r_state_q_reg_0 : in STD_LOGIC;
    axi_slv_rsp_r_last : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ : in STD_LOGIC;
    r_state_q_reg_1 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[len][3]_0\ : in STD_LOGIC;
    \ax_q_reg[len][5]_0\ : in STD_LOGIC;
    \ax_q_reg[len][7]_0\ : in STD_LOGIC;
    \ax_q_reg[len][4]_0\ : in STD_LOGIC;
    state_q_reg_5 : in STD_LOGIC;
    sel_ar_unsupported : in STD_LOGIC;
    axi_slv_req_ar_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_ar_burst : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_ax_chan__parameterized0\ : entity is "axi_burst_splitter_ax_chan";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_ax_chan__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_ax_chan__parameterized0\ is
  signal \ax_d0_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \ax_d0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \ax_d[addr]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ax_d[len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ax_q[addr][5]_i_3__0_n_0\ : STD_LOGIC;
  signal \ax_q[len][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ax_q[len][4]_i_2__0_n_0\ : STD_LOGIC;
  signal \ax_q[len][5]_i_2__0_n_0\ : STD_LOGIC;
  signal \ax_q[len][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \ax_q[len][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \ax_q_reg[addr]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ax_q_reg[burst_n_0_][0]\ : STD_LOGIC;
  signal \ax_q_reg[burst_n_0_][1]\ : STD_LOGIC;
  signal \ax_q_reg[id_n_0_][0]\ : STD_LOGIC;
  signal \ax_q_reg[len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ax_q_reg[size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_slv_req_ar_burst_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_size_1_sn_1 : STD_LOGIC;
  signal i_axi_burst_splitter_counters_n_17 : STD_LOGIC;
  signal i_axi_burst_splitter_counters_n_18 : STD_LOGIC;
  signal i_axi_burst_splitter_counters_n_21 : STD_LOGIC;
  signal i_axi_burst_splitter_counters_n_22 : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_1_out_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \p_1_out_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \p_1_out_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \p_1_out_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \p_1_out_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \p_1_out_carry_i_6__0_n_0\ : STD_LOGIC;
  signal p_1_out_carry_n_3 : STD_LOGIC;
  signal p_1_out_carry_n_4 : STD_LOGIC;
  signal p_1_out_carry_n_5 : STD_LOGIC;
  signal p_1_out_carry_n_6 : STD_LOGIC;
  signal p_1_out_carry_n_7 : STD_LOGIC;
  signal state_q : STD_LOGIC;
  signal state_q_i_4_n_0 : STD_LOGIC;
  signal \NLW_ax_d0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ax_d0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_1_out_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_p_1_out_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ax_q[addr][0]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ax_q[addr][1]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ax_q[addr][2]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ax_q[addr][3]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ax_q[addr][4]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ax_q[addr][5]_i_2__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ax_q[addr][5]_i_3__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ax_q[len][4]_i_2__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ax_q[len][5]_i_2__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i__carry_i_7__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \i__carry_i_8\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of state_q_i_4 : label is "soft_lutpair161";
begin
  axi_slv_req_ar_burst_0_sp_1 <= axi_slv_req_ar_burst_0_sn_1;
  axi_slv_req_ar_size_1_sp_1 <= axi_slv_req_ar_size_1_sn_1;
\ax_d0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ax_d0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ax_d0_inferred__0/i__carry_n_3\,
      CO(3) => \ax_d0_inferred__0/i__carry_n_4\,
      CO(2) => \ax_d0_inferred__0/i__carry_n_5\,
      CO(1) => \ax_d0_inferred__0/i__carry_n_6\,
      CO(0) => \ax_d0_inferred__0/i__carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => axi_slv_req_ar_addr(4 downto 0),
      O(7 downto 6) => \NLW_ax_d0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 6),
      O(5) => \ax_d0_inferred__0/i__carry_n_10\,
      O(4) => \ax_d0_inferred__0/i__carry_n_11\,
      O(3) => \ax_d0_inferred__0/i__carry_n_12\,
      O(2) => \ax_d0_inferred__0/i__carry_n_13\,
      O(1) => \ax_d0_inferred__0/i__carry_n_14\,
      O(0) => \ax_d0_inferred__0/i__carry_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => S(5 downto 0)
    );
\ax_q[addr][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(0),
      I1 => state_q,
      I2 => \ax_d0_inferred__0/i__carry_n_15\,
      O => \ax_d[addr]\(0)
    );
\ax_q[addr][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(1),
      I1 => state_q,
      I2 => \ax_d0_inferred__0/i__carry_n_14\,
      O => \ax_d[addr]\(1)
    );
\ax_q[addr][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(2),
      I1 => state_q,
      I2 => \ax_d0_inferred__0/i__carry_n_13\,
      O => \ax_d[addr]\(2)
    );
\ax_q[addr][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(3),
      I1 => state_q,
      I2 => \ax_d0_inferred__0/i__carry_n_12\,
      O => \ax_d[addr]\(3)
    );
\ax_q[addr][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(4),
      I1 => state_q,
      I2 => \ax_d0_inferred__0/i__carry_n_11\,
      O => \ax_d[addr]\(4)
    );
\ax_q[addr][5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_out(5),
      I1 => state_q,
      I2 => \ax_d0_inferred__0/i__carry_n_10\,
      O => \ax_d[addr]\(5)
    );
\ax_q[addr][5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB000000"
    )
        port map (
      I0 => \ax_q_reg[len]\(7),
      I1 => \ax_q[len][7]_i_3__0_n_0\,
      I2 => \ax_q_reg[len]\(6),
      I3 => state_q_reg_4,
      I4 => state_q,
      O => \ax_q[addr][5]_i_3__0_n_0\
    );
\ax_q[len][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4774"
    )
        port map (
      I0 => \ax_q_reg[len]\(0),
      I1 => state_q,
      I2 => axi_slv_req_ar_len(0),
      I3 => state_q_reg_4,
      O => \ax_d[len]\(0)
    );
\ax_q[len][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90909F9F909F90"
    )
        port map (
      I0 => \ax_q_reg[len]\(0),
      I1 => \ax_q_reg[len]\(1),
      I2 => state_q,
      I3 => axi_slv_req_ar_len(1),
      I4 => axi_slv_req_ar_len(0),
      I5 => state_q_reg_4,
      O => \ax_d[len]\(1)
    );
\ax_q[len][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9FFA900A900A9FF"
    )
        port map (
      I0 => \ax_q_reg[len]\(2),
      I1 => \ax_q_reg[len]\(1),
      I2 => \ax_q_reg[len]\(0),
      I3 => state_q,
      I4 => axi_slv_req_ar_len(2),
      I5 => \ax_q_reg[len][3]_0\,
      O => \ax_d[len]\(2)
    );
\ax_q[len][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F606F60606F"
    )
        port map (
      I0 => \ax_q_reg[len]\(3),
      I1 => \ax_q[len][3]_i_2__0_n_0\,
      I2 => state_q,
      I3 => axi_slv_req_ar_len(3),
      I4 => \ax_q_reg[len][3]_0\,
      I5 => axi_slv_req_ar_len(2),
      O => \ax_d[len]\(3)
    );
\ax_q[len][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ax_q_reg[len]\(1),
      I1 => \ax_q_reg[len]\(0),
      I2 => \ax_q_reg[len]\(2),
      O => \ax_q[len][3]_i_2__0_n_0\
    );
\ax_q[len][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90909F"
    )
        port map (
      I0 => \ax_q_reg[len]\(4),
      I1 => \ax_q[len][4]_i_2__0_n_0\,
      I2 => state_q,
      I3 => axi_slv_req_ar_len(4),
      I4 => \ax_q_reg[len][4]_0\,
      O => \ax_d[len]\(4)
    );
\ax_q[len][4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ax_q_reg[len]\(3),
      I1 => \ax_q_reg[len]\(2),
      I2 => \ax_q_reg[len]\(0),
      I3 => \ax_q_reg[len]\(1),
      O => \ax_q[len][4]_i_2__0_n_0\
    );
\ax_q[len][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \ax_q_reg[len]\(5),
      I1 => \ax_q[len][5]_i_2__0_n_0\,
      I2 => state_q,
      I3 => axi_slv_req_ar_len(5),
      I4 => \ax_q_reg[len][5]_0\,
      O => \ax_d[len]\(5)
    );
\ax_q[len][5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ax_q_reg[len]\(4),
      I1 => \ax_q_reg[len]\(1),
      I2 => \ax_q_reg[len]\(0),
      I3 => \ax_q_reg[len]\(2),
      I4 => \ax_q_reg[len]\(3),
      O => \ax_q[len][5]_i_2__0_n_0\
    );
\ax_q[len][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F6F606F60"
    )
        port map (
      I0 => \ax_q_reg[len]\(6),
      I1 => \ax_q[len][7]_i_3__0_n_0\,
      I2 => state_q,
      I3 => axi_slv_req_ar_len(6),
      I4 => axi_slv_req_ar_len(5),
      I5 => \ax_q_reg[len][5]_0\,
      O => \ax_d[len]\(6)
    );
\ax_q[len][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F6F606F60"
    )
        port map (
      I0 => \ax_q_reg[len]\(7),
      I1 => \ax_q[len][7]_i_4__0_n_0\,
      I2 => state_q,
      I3 => axi_slv_req_ar_len(7),
      I4 => axi_slv_req_ar_len(6),
      I5 => \ax_q_reg[len][7]_0\,
      O => \ax_d[len]\(7)
    );
\ax_q[len][7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ax_q_reg[len]\(3),
      I1 => \ax_q_reg[len]\(2),
      I2 => \ax_q_reg[len]\(0),
      I3 => \ax_q_reg[len]\(1),
      I4 => \ax_q_reg[len]\(4),
      I5 => \ax_q_reg[len]\(5),
      O => \ax_q[len][7]_i_3__0_n_0\
    );
\ax_q[len][7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ax_q[len][7]_i_3__0_n_0\,
      I1 => \ax_q_reg[len]\(6),
      O => \ax_q[len][7]_i_4__0_n_0\
    );
\ax_q_reg[addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_21,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(0),
      Q => \ax_q_reg[addr]\(0)
    );
\ax_q_reg[addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_21,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(1),
      Q => \ax_q_reg[addr]\(1)
    );
\ax_q_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_21,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(2),
      Q => \ax_q_reg[addr]\(2)
    );
\ax_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_21,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(3),
      Q => \ax_q_reg[addr]\(3)
    );
\ax_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_21,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(4),
      Q => \ax_q_reg[addr]\(4)
    );
\ax_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_21,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[addr]\(5),
      Q => \ax_q_reg[addr]\(5)
    );
\ax_q_reg[burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_18,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_ar_burst(0),
      Q => \ax_q_reg[burst_n_0_][0]\
    );
\ax_q_reg[burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_18,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_ar_burst(1),
      Q => \ax_q_reg[burst_n_0_][1]\
    );
\ax_q_reg[id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_18,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_ar_id(0),
      Q => \ax_q_reg[id_n_0_][0]\
    );
\ax_q_reg[len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_22,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(0),
      Q => \ax_q_reg[len]\(0)
    );
\ax_q_reg[len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_22,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(1),
      Q => \ax_q_reg[len]\(1)
    );
\ax_q_reg[len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_22,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(2),
      Q => \ax_q_reg[len]\(2)
    );
\ax_q_reg[len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_22,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(3),
      Q => \ax_q_reg[len]\(3)
    );
\ax_q_reg[len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_22,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(4),
      Q => \ax_q_reg[len]\(4)
    );
\ax_q_reg[len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_22,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(5),
      Q => \ax_q_reg[len]\(5)
    );
\ax_q_reg[len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_22,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(6),
      Q => \ax_q_reg[len]\(6)
    );
\ax_q_reg[len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_22,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => \ax_d[len]\(7),
      Q => \ax_q_reg[len]\(7)
    );
\ax_q_reg[size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_18,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_ar_size(0),
      Q => \ax_q_reg[size]\(0)
    );
\ax_q_reg[size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_18,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_ar_size(1),
      Q => \ax_q_reg[size]\(1)
    );
\ax_q_reg[size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => i_axi_burst_splitter_counters_n_18,
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => axi_slv_req_ar_size(2),
      Q => \ax_q_reg[size]\(2)
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => axi_slv_req_ar_size(1),
      I1 => axi_slv_req_ar_burst(1),
      I2 => axi_slv_req_ar_burst(0),
      O => axi_slv_req_ar_size_1_sn_1
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_slv_req_ar_burst(0),
      I1 => axi_slv_req_ar_burst(1),
      O => axi_slv_req_ar_burst_0_sn_1
    );
i_axi_burst_splitter_counters: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_counters_19
     port map (
      E(0) => E(0),
      \FSM_sequential_r_state_q_reg[1]\ => \FSM_sequential_r_state_q_reg[1]\,
      Q(5 downto 0) => \ax_q_reg[addr]\(5 downto 0),
      \ax_q_reg[addr][0]\(1) => \ax_q_reg[burst_n_0_][1]\,
      \ax_q_reg[addr][0]\(0) => \ax_q_reg[burst_n_0_][0]\,
      \ax_q_reg[addr][0]_0\ => \ax_q[addr][5]_i_3__0_n_0\,
      \ax_q_reg[burst][1]\(0) => i_axi_burst_splitter_counters_n_21,
      \ax_q_reg[len][0]\(1 downto 0) => \ax_q_reg[len]\(7 downto 6),
      \ax_q_reg[len][0]_0\ => \ax_q[len][7]_i_3__0_n_0\,
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_r_ready_0 => axi_slv_req_r_ready_0,
      axi_slv_rsp_r_last => axi_slv_rsp_r_last,
      clk => clk,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\(1 downto 0),
      \gen_data_ffs[1].linked_data_q_reg[1][data][0]\ => \gen_data_ffs[1].linked_data_q_reg[1][data][0]\,
      \gen_ht_ffs[0].head_tail_q_reg[0][id]\ => \gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      \gen_ht_ffs[0].head_tail_q_reg[0][id][0]\ => r_state_d,
      \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\ => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\ => \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\,
      \mem_q_reg[1][0]\ => \ax_q_reg[id_n_0_][0]\,
      r_last_q => r_last_q,
      r_last_q_reg => r_last_q_reg,
      r_last_q_reg_0 => r_last_q_reg_0,
      r_state_q_reg(0) => Q(0),
      r_state_q_reg_0 => r_state_q_reg,
      r_state_q_reg_1 => r_state_q_reg_0,
      r_state_q_reg_2 => r_state_q_reg_1,
      read_pointer_q0_0 => read_pointer_q0_0,
      sel_ar_unsupported => sel_ar_unsupported,
      \splitted_req[ar][id]\ => \splitted_req[ar][id]\,
      state_q => state_q,
      state_q_reg(0) => state_q_reg_0(0),
      state_q_reg_0 => state_q_reg_1,
      state_q_reg_1 => state_q_reg_2,
      state_q_reg_2(5 downto 0) => state_q_reg_3(5 downto 0),
      state_q_reg_3 => i_axi_burst_splitter_counters_n_17,
      state_q_reg_4 => i_axi_burst_splitter_counters_n_18,
      state_q_reg_5(0) => i_axi_burst_splitter_counters_n_22,
      state_q_reg_6 => state_q_reg_4,
      state_q_reg_7 => state_q_i_4_n_0,
      state_q_reg_8 => state_q_reg_5,
      \status_cnt_q_reg[1]\(1 downto 0) => \status_cnt_q_reg[1]\(1 downto 0),
      write_pointer_q => write_pointer_q,
      write_pointer_q_0 => write_pointer_q_0,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_0\
    );
p_1_out_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_p_1_out_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => p_1_out_carry_n_3,
      CO(3) => p_1_out_carry_n_4,
      CO(2) => p_1_out_carry_n_5,
      CO(1) => p_1_out_carry_n_6,
      CO(0) => p_1_out_carry_n_7,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \ax_q_reg[addr]\(4 downto 0),
      O(7 downto 6) => NLW_p_1_out_carry_O_UNCONNECTED(7 downto 6),
      O(5 downto 0) => p_1_out(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \p_1_out_carry_i_1__0_n_0\,
      S(4) => \p_1_out_carry_i_2__0_n_0\,
      S(3) => \p_1_out_carry_i_3__0_n_0\,
      S(2) => \p_1_out_carry_i_4__0_n_0\,
      S(1) => \p_1_out_carry_i_5__0_n_0\,
      S(0) => \p_1_out_carry_i_6__0_n_0\
    );
\p_1_out_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \ax_q_reg[addr]\(5),
      I1 => \ax_q_reg[size]\(1),
      I2 => \ax_q_reg[size]\(0),
      I3 => \ax_q_reg[size]\(2),
      O => \p_1_out_carry_i_1__0_n_0\
    );
\p_1_out_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => \ax_q_reg[addr]\(4),
      I1 => \ax_q_reg[size]\(0),
      I2 => \ax_q_reg[size]\(1),
      I3 => \ax_q_reg[size]\(2),
      O => \p_1_out_carry_i_2__0_n_0\
    );
\p_1_out_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \ax_q_reg[addr]\(3),
      I1 => \ax_q_reg[size]\(2),
      I2 => \ax_q_reg[size]\(1),
      I3 => \ax_q_reg[size]\(0),
      O => \p_1_out_carry_i_3__0_n_0\
    );
\p_1_out_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \ax_q_reg[addr]\(2),
      I1 => \ax_q_reg[size]\(2),
      I2 => \ax_q_reg[size]\(1),
      I3 => \ax_q_reg[size]\(0),
      O => \p_1_out_carry_i_4__0_n_0\
    );
\p_1_out_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \ax_q_reg[addr]\(1),
      I1 => \ax_q_reg[size]\(1),
      I2 => \ax_q_reg[size]\(0),
      I3 => \ax_q_reg[size]\(2),
      O => \p_1_out_carry_i_5__0_n_0\
    );
\p_1_out_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \ax_q_reg[addr]\(0),
      I1 => \ax_q_reg[size]\(0),
      I2 => \ax_q_reg[size]\(1),
      I3 => \ax_q_reg[size]\(2),
      O => \p_1_out_carry_i_6__0_n_0\
    );
state_q_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ax_q_reg[len]\(6),
      I1 => \ax_q[len][7]_i_3__0_n_0\,
      I2 => \ax_q_reg[len]\(7),
      O => state_q_i_4_n_0
    );
state_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\,
      D => i_axi_burst_splitter_counters_n_17,
      Q => state_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_to_reg is
  port (
    \mem_q_reg[0][error]\ : out STD_LOGIC;
    \mem_q_reg[1][error]\ : out STD_LOGIC;
    write_pointer_q : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : out STD_LOGIC;
    axi_slv_rsp_r_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \read_pointer_q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][strb][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][addr][5]\ : out STD_LOGIC;
    \mem_q_reg[1][addr][4]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]\ : out STD_LOGIC;
    \mem_q_reg[1][addr][3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][addr][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_decouple_we : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    write_pointer_q0 : out STD_LOGIC;
    read_pointer_q0 : out STD_LOGIC;
    \status_cnt_q_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_q_0 : out STD_LOGIC;
    \mem_q_reg[0]\ : out STD_LOGIC;
    \mem_q_reg[0]_0\ : out STD_LOGIC;
    \read_pointer_q_reg[0]_0\ : out STD_LOGIC;
    \mem_q_reg[1]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    axi_slv_req_ar_len_3_sp_1 : out STD_LOGIC;
    axi_slv_req_ar_len_0_sp_1 : out STD_LOGIC;
    b_state_q_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_data_31_sp_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[1]_3\ : in STD_LOGIC;
    write_pointer_q0_1 : in STD_LOGIC;
    \dma_regs_rsp[ready]\ : in STD_LOGIC;
    read_pointer_q0_2 : in STD_LOGIC;
    \mem_q_reg[0][data][0]\ : in STD_LOGIC;
    \mem_q_reg[0][data][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_q_reg[0][data][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_q_reg[0][data][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_q_reg[0][data][31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \burst_req_d[opt][beo][src_reduce_len]\ : in STD_LOGIC;
    \^q\ : in STD_LOGIC;
    \mem_q_reg[0][data][31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \burst_req_d[opt][beo][decouple_rw]\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_1\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[0][0]\ : in STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ax_q_reg[len][3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    b_state_q : in STD_LOGIC;
    b_err_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_req_w_strb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \read_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_2\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_3\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_4\ : in STD_LOGIC;
    \read_pointer_q_reg[0]_5\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][addr][5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mem_q_reg[1][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_to_reg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_to_reg is
  signal axi_slv_req_ar_len_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_len_3_sn_1 : STD_LOGIC;
  signal axi_slv_rsp_r_data_31_sn_1 : STD_LOGIC;
  signal \dma_regs_req[addr]\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \dma_regs_rsp[error]\ : STD_LOGIC;
  signal \dma_regs_rsp[rdata]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.rr_q_reg[0]\ : STD_LOGIC;
  signal i_fifo_read_n_10 : STD_LOGIC;
  signal i_fifo_read_n_5 : STD_LOGIC;
  signal i_fifo_read_n_6 : STD_LOGIC;
  signal i_fifo_read_n_7 : STD_LOGIC;
  signal i_fifo_read_n_8 : STD_LOGIC;
  signal i_fifo_read_n_9 : STD_LOGIC;
  signal i_fifo_write_req_n_0 : STD_LOGIC;
  signal i_fifo_write_resp_n_3 : STD_LOGIC;
  signal i_stream_arbiter_n_3 : STD_LOGIC;
  signal i_stream_arbiter_n_4 : STD_LOGIC;
  signal i_stream_arbiter_n_5 : STD_LOGIC;
  signal \^mem_q_reg[1][addr][5]\ : STD_LOGIC;
  signal \^read_pointer_q0\ : STD_LOGIC;
  signal status_cnt_n : STD_LOGIC;
  signal status_cnt_n_0 : STD_LOGIC;
  signal \^status_cnt_q_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^status_cnt_q_reg[1]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^status_cnt_q_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  axi_slv_req_ar_len_0_sp_1 <= axi_slv_req_ar_len_0_sn_1;
  axi_slv_req_ar_len_3_sp_1 <= axi_slv_req_ar_len_3_sn_1;
  axi_slv_rsp_r_data_31_sn_1 <= axi_slv_rsp_r_data_31_sp_1;
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\;
  \gen_arbiter.gen_int_rr.rr_q_reg[0]\ <= \^gen_arbiter.gen_int_rr.rr_q_reg[0]\;
  \mem_q_reg[1][addr][5]\ <= \^mem_q_reg[1][addr][5]\;
  read_pointer_q0 <= \^read_pointer_q0\;
  \status_cnt_q_reg[1]\(1 downto 0) <= \^status_cnt_q_reg[1]\(1 downto 0);
  \status_cnt_q_reg[1]_0\(1 downto 0) <= \^status_cnt_q_reg[1]_0\(1 downto 0);
  \status_cnt_q_reg[1]_1\(1 downto 0) <= \^status_cnt_q_reg[1]_1\(1 downto 0);
  \status_cnt_q_reg[1]_2\(1 downto 0) <= \^status_cnt_q_reg[1]_2\(1 downto 0);
i_fifo_read: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized5\
     port map (
      Q(1 downto 0) => \^status_cnt_q_reg[1]_2\(1 downto 0),
      \ax_q_reg[len][3]\(1 downto 0) => \ax_q_reg[len][3]\(1 downto 0),
      axi_slv_req_ar_len(5 downto 0) => axi_slv_req_ar_len(5 downto 0),
      axi_slv_req_ar_len_0_sp_1 => axi_slv_req_ar_len_0_sn_1,
      axi_slv_req_ar_len_3_sp_1 => axi_slv_req_ar_len_3_sn_1,
      clk => clk,
      \mem_q_reg[0][0]_0\ => \mem_q_reg[0][0]\,
      \mem_q_reg[1][0]_0\ => i_fifo_read_n_10,
      \mem_q_reg[1][1]_0\ => i_fifo_read_n_9,
      \mem_q_reg[1][2]_0\ => i_fifo_read_n_8,
      \mem_q_reg[1][3]_0\ => i_fifo_read_n_7,
      \mem_q_reg[1][4]_0\ => i_fifo_read_n_6,
      \mem_q_reg[1][5]_0\ => i_fifo_read_n_5,
      \mem_q_reg[1][5]_1\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \mem_q_reg[1][5]_2\(5 downto 0) => \mem_q_reg[1][5]\(5 downto 0),
      read_pointer_q0 => \^read_pointer_q0\,
      \status_cnt_q_reg[1]_0\(0) => \status_cnt_q_reg[1]_5\(0),
      write_pointer_q => write_pointer_q,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]\
    );
i_fifo_read_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized6\
     port map (
      D(31 downto 0) => \dma_regs_rsp[rdata]\(31 downto 0),
      E(0) => status_cnt_n_0,
      Q(0) => Q(0),
      axi_slv_rsp_r_data(31 downto 0) => axi_slv_rsp_r_data(31 downto 0),
      axi_slv_rsp_r_data_31_sp_1 => axi_slv_rsp_r_data_31_sn_1,
      clk => clk,
      \dma_regs_rsp[error]\ => \dma_regs_rsp[error]\,
      \dma_regs_rsp[ready]\ => \dma_regs_rsp[ready]\,
      \mem_q_reg[0][error]\ => \mem_q_reg[0][error]\,
      \mem_q_reg[1][error]\ => \mem_q_reg[1][error]\,
      \mem_q_reg[1][error]__0_0\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \mem_q_reg[1][error]__0_1\ => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \mem_q_reg[1][error]__0_2\ => \^gen_arbiter.gen_int_rr.rr_q_reg[0]\,
      read_pointer_q0 => \^read_pointer_q0\,
      read_pointer_q0_2 => read_pointer_q0_2,
      \read_pointer_q_reg[0]_0\ => \read_pointer_q_reg[0]\,
      \read_pointer_q_reg[0]_1\(1 downto 0) => \^status_cnt_q_reg[1]_2\(1 downto 0),
      \status_cnt_q_reg[1]_0\(1 downto 0) => \^status_cnt_q_reg[1]_1\(1 downto 0)
    );
i_fifo_write_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized3\
     port map (
      CO(0) => CO(0),
      D(31 downto 0) => \dma_regs_rsp[rdata]\(31 downto 0),
      E(0) => status_cnt_n,
      Q(1 downto 0) => \^status_cnt_q_reg[1]\(1 downto 0),
      axi_slv_req_w_data(31 downto 0) => axi_slv_req_w_data(31 downto 0),
      axi_slv_req_w_strb(3 downto 0) => axi_slv_req_w_strb(3 downto 0),
      \axi_slv_rsp_b_resp[1]_INST_0_i_15\(1 downto 0) => \axi_slv_rsp_b_resp[1]_INST_0_i_15\(1 downto 0),
      \burst_req_d[opt][beo][decouple_rw]\ => \burst_req_d[opt][beo][decouple_rw]\,
      \burst_req_d[opt][beo][src_reduce_len]\ => \burst_req_d[opt][beo][src_reduce_len]\,
      clk => clk,
      conf_decouple_we => conf_decouple_we,
      \dma_regs_rsp[error]\ => \dma_regs_rsp[error]\,
      \mem_q[0][data][31]_i_10_0\ => i_fifo_read_n_8,
      \mem_q[0][data][31]_i_9_0\ => i_fifo_read_n_9,
      \mem_q[0][error]_i_3\ => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \mem_q[0][error]_i_4_0\ => i_fifo_read_n_10,
      \mem_q_reg[0][addr][0]_0\ => i_fifo_write_req_n_0,
      \mem_q_reg[0][addr][0]_1\(0) => E(0),
      \mem_q_reg[0][data][0]_0\ => \mem_q_reg[0][data][0]\,
      \mem_q_reg[0][data][0]_1\ => i_stream_arbiter_n_4,
      \mem_q_reg[0][data][1]_0\ => i_stream_arbiter_n_5,
      \mem_q_reg[0][data][31]_0\(31 downto 0) => D(31 downto 0),
      \mem_q_reg[0][data][31]_1\(31 downto 0) => \mem_q_reg[0][data][31]\(31 downto 0),
      \mem_q_reg[0][data][31]_2\(31 downto 0) => \mem_q_reg[0][data][31]_0\(31 downto 0),
      \mem_q_reg[0][data][31]_3\(31 downto 0) => \mem_q_reg[0][data][31]_1\(31 downto 0),
      \mem_q_reg[0][data][31]_4\(31 downto 0) => \mem_q_reg[0][data][31]_2\(31 downto 0),
      \mem_q_reg[0][data][31]_5\(30 downto 0) => \mem_q_reg[0][data][31]_3\(31 downto 1),
      \mem_q_reg[0][error]__0\ => i_stream_arbiter_n_3,
      \mem_q_reg[0][error]__0_0\ => i_fifo_read_n_7,
      \mem_q_reg[0][strb][0]_0\(0) => \mem_q_reg[0][strb][0]\(0),
      \mem_q_reg[1][addr][3]_0\(0) => \dma_regs_req[addr]\(3),
      \mem_q_reg[1][addr][3]_1\(0) => \mem_q_reg[1][addr][3]\(0),
      \mem_q_reg[1][addr][3]_2\(0) => \mem_q_reg[1][addr][3]_0\(0),
      \mem_q_reg[1][addr][4]_0\ => \mem_q_reg[1][addr][4]\,
      \mem_q_reg[1][addr][5]_0\ => \^mem_q_reg[1][addr][5]\,
      \mem_q_reg[1][addr][5]_1\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \mem_q_reg[1][addr][5]_2\(5 downto 0) => \mem_q_reg[1][addr][5]_0\(5 downto 0),
      \^q\ => \^q\,
      \q_reg[0]\ => \^gen_arbiter.gen_int_rr.rr_q_reg[0]\,
      \q_reg[0]_0\ => i_fifo_read_n_5,
      \q_reg[0]_1\ => i_fifo_read_n_6,
      \read_pointer_q_reg[0]_0\ => \status_cnt_q_reg[1]_3\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[1]_0\(1 downto 0) => \^status_cnt_q_reg[1]_0\(1 downto 0),
      \status_cnt_q_reg[1]_1\(0) => i_fifo_write_resp_n_3,
      write_pointer_q0_1 => write_pointer_q0_1,
      write_pointer_q_0 => write_pointer_q_0
    );
i_fifo_write_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_v3__parameterized4\
     port map (
      E(0) => status_cnt_n,
      Q(1 downto 0) => \^status_cnt_q_reg[1]\(1 downto 0),
      \axi_slv_rsp_b_resp[1]_INST_0_i_1\ => \axi_slv_rsp_b_resp[1]_INST_0_i_1\,
      b_err_q => b_err_q,
      b_state_q => b_state_q,
      b_state_q_reg => b_state_q_reg,
      clk => clk,
      \dma_regs_rsp[error]\ => \dma_regs_rsp[error]\,
      \mem_q_reg[0]_0\ => \mem_q_reg[0]\,
      \mem_q_reg[0]_1\ => \mem_q_reg[0]_0\,
      \mem_q_reg[1]_0\ => \mem_q_reg[1]\,
      \read_pointer_q_reg[0]_0\ => \read_pointer_q_reg[0]_0\,
      \read_pointer_q_reg[0]_1\ => \read_pointer_q_reg[0]_1\,
      \read_pointer_q_reg[0]_2\ => \read_pointer_q_reg[0]_2\,
      \read_pointer_q_reg[0]_3\ => \read_pointer_q_reg[0]_3\,
      \read_pointer_q_reg[0]_4\ => \read_pointer_q_reg[0]_4\,
      \read_pointer_q_reg[0]_5\ => \read_pointer_q_reg[0]_5\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_1\ => write_pointer_q0,
      \status_cnt_q_reg[0]_2\(0) => \status_cnt_q_reg[0]_1\(0),
      \status_cnt_q_reg[1]_0\(0) => i_fifo_write_resp_n_3,
      \status_cnt_q_reg[1]_1\(1 downto 0) => \^status_cnt_q_reg[1]_0\(1 downto 0),
      \status_cnt_q_reg[1]_2\ => \status_cnt_q_reg[1]_3\,
      \status_cnt_q_reg[1]_3\(0) => \status_cnt_q_reg[1]_4\(0),
      write_pointer_q0_1 => write_pointer_q0_1,
      \write_pointer_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\
    );
i_stream_arbiter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_arbiter
     port map (
      CO(0) => CO(0),
      E(0) => status_cnt_n_0,
      clk => clk,
      \dma_regs_rsp[ready]\ => \dma_regs_rsp[ready]\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0) => \^status_cnt_q_reg[1]_0\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(1 downto 0) => \^status_cnt_q_reg[1]\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\(1 downto 0) => \^status_cnt_q_reg[1]_2\(1 downto 0),
      \gen_arbiter.gen_int_rr.rr_q_reg[0]\ => \^gen_arbiter.gen_int_rr.rr_q_reg[0]\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ => i_stream_arbiter_n_3,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\ => i_stream_arbiter_n_5,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\,
      \mem_q[0][data][31]_i_3\(0) => \dma_regs_req[addr]\(3),
      \mem_q[0][data][31]_i_3_0\ => \^mem_q_reg[1][addr][5]\,
      \mem_q_reg[0][data][0]\(0) => \mem_q_reg[0][data][31]_3\(0),
      \mem_q_reg[0][error]__0\ => i_fifo_write_req_n_0,
      \next_q_reg[0]\ => i_stream_arbiter_n_4,
      read_pointer_q0_2 => read_pointer_q0_2,
      \status_cnt_q_reg[1]\(1 downto 0) => \^status_cnt_q_reg[1]_1\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_buffer is
  port (
    axi_mst_rsp_w_ready_0 : out STD_LOGIC;
    axi_mst_rsp_w_ready_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_pointer_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_pointer_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_req_r_ready : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    axi_mst_req_w_valid : out STD_LOGIC;
    axi_mst_rsp_r_valid_0 : out STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    first_r_q_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_num_beats_q_reg[7]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : out STD_LOGIC;
    \write_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    w_cnt_valid_q_reg : out STD_LOGIC;
    first_r_q_reg_0 : out STD_LOGIC;
    \mem_q_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[0][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[0][7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[2][7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[2]_2\ : in STD_LOGIC;
    axi_mst_req_r_ready_0 : in STD_LOGIC;
    \mem_q_reg[2][0]\ : in STD_LOGIC;
    axi_mst_req_r_ready_1 : in STD_LOGIC;
    axi_mst_req_w_valid_0 : in STD_LOGIC;
    axi_mst_req_w_valid_1 : in STD_LOGIC;
    axi_mst_rsp_w_ready : in STD_LOGIC;
    \status_cnt_q_reg[2]_3\ : in STD_LOGIC;
    \write_pointer_q_reg[1]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_3\ : in STD_LOGIC;
    \r_dp_rsp[first]\ : in STD_LOGIC;
    axi_mst_rsp_r_valid : in STD_LOGIC;
    \status_cnt_q_reg[2]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \w_num_beats_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_num_beats_q_reg[0]\ : in STD_LOGIC;
    \w_num_beats_q_reg[1]\ : in STD_LOGIC;
    \w_num_beats_q_reg[2]\ : in STD_LOGIC;
    \w_num_beats_q_reg[3]\ : in STD_LOGIC;
    \w_num_beats_q_reg[4]\ : in STD_LOGIC;
    \w_num_beats_q_reg[4]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[5]\ : in STD_LOGIC;
    \w_num_beats_q_reg[5]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]_1\ : in STD_LOGIC;
    \w_num_beats_q_reg[6]\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]_2\ : in STD_LOGIC;
    w_cnt_valid_q : in STD_LOGIC;
    w_cnt_valid_q_reg_0 : in STD_LOGIC;
    w_cnt_valid_q_reg_1 : in STD_LOGIC;
    w_cnt_valid_q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_r_last : in STD_LOGIC;
    clk : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \read_pointer_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][7]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \read_pointer_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_buffer is
  signal \^axi_mst_rsp_r_valid_0\ : STD_LOGIC;
  signal \^axi_mst_rsp_w_ready_1\ : STD_LOGIC;
  signal \gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\ : STD_LOGIC;
  signal \gen_fifo_buffer[0].i_byte_buffer_n_2\ : STD_LOGIC;
  signal \gen_fifo_buffer[0].i_byte_buffer_n_3\ : STD_LOGIC;
  signal \gen_fifo_buffer[1].i_byte_buffer_n_3\ : STD_LOGIC;
  signal \gen_fifo_buffer[2].i_byte_buffer_n_10\ : STD_LOGIC;
  signal \gen_fifo_buffer[2].i_byte_buffer_n_11\ : STD_LOGIC;
  signal \gen_fifo_buffer[2].i_byte_buffer_n_6\ : STD_LOGIC;
  signal \gen_fifo_buffer[3].i_byte_buffer_n_0\ : STD_LOGIC;
  signal \gen_fifo_buffer[3].i_byte_buffer_n_9\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]\ : STD_LOGIC;
  signal \^status_cnt_q_reg[2]\ : STD_LOGIC;
  signal \^status_cnt_q_reg[2]_0\ : STD_LOGIC;
  signal \^w_num_beats_q_reg[7]\ : STD_LOGIC;
begin
  axi_mst_rsp_r_valid_0 <= \^axi_mst_rsp_r_valid_0\;
  axi_mst_rsp_w_ready_1 <= \^axi_mst_rsp_w_ready_1\;
  \status_cnt_q_reg[0]\ <= \^status_cnt_q_reg[0]\;
  \status_cnt_q_reg[2]\ <= \^status_cnt_q_reg[2]\;
  \status_cnt_q_reg[2]_0\ <= \^status_cnt_q_reg[2]_0\;
  \w_num_beats_q_reg[7]\ <= \^w_num_beats_q_reg[7]\;
\gen_fifo_buffer[0].i_byte_buffer\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1\
     port map (
      E(0) => \gen_fifo_buffer[2].i_byte_buffer_n_11\,
      Q(1 downto 0) => Q(1 downto 0),
      axi_mst_req_r_ready => \write_pointer_q_reg[1]_0\,
      axi_mst_req_r_ready_0 => \gen_fifo_buffer[1].i_byte_buffer_n_3\,
      clk => clk,
      \mem_q_reg[0][7]\(7 downto 0) => \mem_q_reg[0][7]\(7 downto 0),
      \mem_q_reg[1][7]\(7 downto 0) => \mem_q_reg[1][7]\(7 downto 0),
      \mem_q_reg[1][7]_0\(7 downto 0) => \mem_q_reg[1][7]_3\(7 downto 0),
      \mem_q_reg[2][0]\ => \status_cnt_q_reg[0]_3\,
      \mem_q_reg[2][0]_0\ => \^axi_mst_rsp_r_valid_0\,
      \mem_q_reg[2][0]_1\ => \write_pointer_q_reg[0]\,
      \mem_q_reg[2][7]\(7 downto 0) => \mem_q_reg[2][7]\(7 downto 0),
      \read_pointer_q_reg[0]\(0) => E(0),
      \status_cnt_q_reg[1]\ => \gen_fifo_buffer[0].i_byte_buffer_n_2\,
      \status_cnt_q_reg[2]\ => \gen_fifo_buffer[0].i_byte_buffer_n_3\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[0]_2\,
      \status_cnt_q_reg[2]_1\ => \^axi_mst_rsp_w_ready_1\,
      \write_pointer_q_reg[1]\(0) => \write_pointer_q_reg[1]_1\(0)
    );
\gen_fifo_buffer[1].i_byte_buffer\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_0\
     port map (
      E(0) => \gen_fifo_buffer[2].i_byte_buffer_n_10\,
      clk => clk,
      \mem_q_reg[0][7]\(7 downto 0) => \mem_q_reg[0][7]_0\(7 downto 0),
      \mem_q_reg[0][7]_0\(7 downto 0) => \mem_q_reg[0][7]_3\(7 downto 0),
      \mem_q_reg[1][7]\(7 downto 0) => \mem_q_reg[1][7]_0\(7 downto 0),
      \mem_q_reg[2][0]\ => \^axi_mst_rsp_r_valid_0\,
      \mem_q_reg[2][0]_0\ => \write_pointer_q_reg[1]_0\,
      \mem_q_reg[2][7]\(7 downto 0) => \mem_q_reg[2][7]_0\(7 downto 0),
      \read_pointer_q_reg[0]\(0) => \read_pointer_q_reg[0]\(0),
      \read_pointer_q_reg[1]\(1 downto 0) => \read_pointer_q_reg[1]\(1 downto 0),
      \status_cnt_q_reg[0]\ => \gen_fifo_buffer[1].i_byte_buffer_n_3\,
      \status_cnt_q_reg[2]\ => \^status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_0\ => axi_mst_req_w_valid_1,
      \status_cnt_q_reg[2]_1\ => \^axi_mst_rsp_w_ready_1\,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[1]\(0) => \gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\
    );
\gen_fifo_buffer[2].i_byte_buffer\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_1\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => \gen_fifo_buffer[2].i_byte_buffer_n_6\,
      Q(2 downto 0) => \status_cnt_q_reg[2]_1\(2 downto 0),
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_req_w_valid_0 => axi_mst_req_w_valid_0,
      axi_mst_req_w_valid_1 => \^status_cnt_q_reg[2]\,
      axi_mst_req_w_valid_2 => \^status_cnt_q_reg[2]_0\,
      axi_mst_req_w_valid_3 => axi_mst_req_w_valid_1,
      axi_mst_rsp_w_ready => axi_mst_rsp_w_ready,
      axi_mst_rsp_w_ready_0 => axi_mst_rsp_w_ready_0,
      axi_mst_rsp_w_ready_1 => \^axi_mst_rsp_w_ready_1\,
      axi_mst_rsp_w_ready_2(0) => \gen_fifo_buffer[2].i_byte_buffer_n_10\,
      axi_mst_rsp_w_ready_3(0) => \gen_fifo_buffer[2].i_byte_buffer_n_11\,
      clk => clk,
      \mem_q[0][data][0]_i_9\ => \gen_fifo_buffer[3].i_byte_buffer_n_0\,
      \mem_q_reg[0][7]\(7 downto 0) => \mem_q_reg[0][7]_1\(7 downto 0),
      \mem_q_reg[0][7]_0\(0) => \mem_q_reg[0][7]_4\(0),
      \mem_q_reg[1][7]\(7 downto 0) => \mem_q_reg[1][7]_1\(7 downto 0),
      \mem_q_reg[1][7]_0\(7 downto 0) => \mem_q_reg[1][7]_4\(7 downto 0),
      \mem_q_reg[1][7]_1\(0) => \mem_q_reg[1][7]_5\(0),
      \mem_q_reg[2][7]\(7 downto 0) => \mem_q_reg[2][7]_1\(7 downto 0),
      \mem_q_reg[2][7]_0\(0) => \mem_q_reg[2][7]_3\(0),
      \read_pointer_q_reg[0]\(0) => \read_pointer_q_reg[0]_0\(0),
      \read_pointer_q_reg[1]\(1 downto 0) => \read_pointer_q_reg[1]_0\(1 downto 0),
      \status_cnt_q_reg[0]\ => \^status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[0]_1\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[0]_2\ => \status_cnt_q_reg[2]_3\,
      \status_cnt_q_reg[0]_3\ => \^axi_mst_rsp_r_valid_0\,
      \status_cnt_q_reg[0]_4\ => \mem_q_reg[2][0]\,
      \status_cnt_q_reg[0]_5\ => \write_pointer_q_reg[1]_0\,
      \status_cnt_q_reg[0]_6\ => \status_cnt_q_reg[0]_2\,
      \status_cnt_q_reg[0]_7\ => \status_cnt_q_reg[0]_3\,
      \status_cnt_q_reg[0]_8\ => \write_pointer_q_reg[0]\,
      \status_cnt_q_reg[0]_9\(0) => \status_cnt_q_reg[0]_4\(0),
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]_2\,
      w_cnt_valid_q => w_cnt_valid_q,
      w_cnt_valid_q_reg => w_cnt_valid_q_reg,
      w_cnt_valid_q_reg_0 => \gen_fifo_buffer[3].i_byte_buffer_n_9\,
      w_cnt_valid_q_reg_1 => w_cnt_valid_q_reg_0,
      w_cnt_valid_q_reg_2 => w_cnt_valid_q_reg_1,
      w_cnt_valid_q_reg_3 => \gen_fifo_buffer[0].i_byte_buffer_n_2\,
      w_cnt_valid_q_reg_4(0) => w_cnt_valid_q_reg_2(0),
      w_cnt_valid_q_reg_5 => \^w_num_beats_q_reg[7]\,
      \w_num_beats_q_reg[0]\ => \w_num_beats_q_reg[0]\,
      \w_num_beats_q_reg[1]\ => \w_num_beats_q_reg[1]\,
      \w_num_beats_q_reg[2]\ => \w_num_beats_q_reg[2]\,
      \w_num_beats_q_reg[3]\ => \w_num_beats_q_reg[3]\,
      \w_num_beats_q_reg[4]\ => \w_num_beats_q_reg[4]\,
      \w_num_beats_q_reg[4]_0\ => \w_num_beats_q_reg[4]_0\,
      \w_num_beats_q_reg[5]\ => \w_num_beats_q_reg[5]\,
      \w_num_beats_q_reg[5]_0\ => \w_num_beats_q_reg[5]_0\,
      \w_num_beats_q_reg[6]\ => \w_num_beats_q_reg[6]\,
      \w_num_beats_q_reg[7]\(5 downto 4) => \w_num_beats_q_reg[7]_0\(7 downto 6),
      \w_num_beats_q_reg[7]\(3 downto 0) => \w_num_beats_q_reg[7]_0\(3 downto 0),
      \w_num_beats_q_reg[7]_0\ => \w_num_beats_q_reg[7]_1\,
      \w_num_beats_q_reg[7]_1\ => \w_num_beats_q_reg[7]_2\,
      \write_pointer_q_reg[1]\(1 downto 0) => \write_pointer_q_reg[1]\(1 downto 0),
      \write_pointer_q_reg[1]_0\(0) => \write_pointer_q_reg[1]_2\(0)
    );
\gen_fifo_buffer[3].i_byte_buffer\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized1_2\
     port map (
      E(0) => \gen_fifo_buffer[2].i_byte_buffer_n_6\,
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_r_ready_0 => axi_mst_req_r_ready_0,
      axi_mst_req_r_ready_1 => \gen_fifo_buffer[0].i_byte_buffer_n_3\,
      axi_mst_req_r_ready_2 => axi_mst_req_r_ready_1,
      axi_mst_req_w_valid => \status_cnt_q_reg[0]_2\,
      axi_mst_req_w_valid_0 => \gen_fifo_buffer[0].i_byte_buffer_n_2\,
      axi_mst_req_w_valid_1 => \^status_cnt_q_reg[0]\,
      axi_mst_req_w_valid_2 => \^status_cnt_q_reg[2]_0\,
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid => axi_mst_rsp_r_valid,
      axi_mst_rsp_r_valid_0 => \^axi_mst_rsp_r_valid_0\,
      axi_mst_rsp_r_valid_1(0) => \gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\,
      clk => clk,
      first_r_q_reg => first_r_q_reg,
      first_r_q_reg_0 => first_r_q_reg_0,
      \mem_q_reg[0][7]\(7 downto 0) => \mem_q_reg[0][7]_2\(7 downto 0),
      \mem_q_reg[1][7]\(7 downto 0) => \mem_q_reg[1][7]_2\(7 downto 0),
      \mem_q_reg[1][7]_0\(7 downto 0) => \mem_q_reg[1][7]_6\(7 downto 0),
      \mem_q_reg[2][0]\ => \mem_q_reg[2][0]\,
      \mem_q_reg[2][7]\(7 downto 0) => \mem_q_reg[2][7]_2\(7 downto 0),
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \read_pointer_q_reg[0]\(0) => \read_pointer_q_reg[0]_1\(0),
      \read_pointer_q_reg[1]\(1 downto 0) => \read_pointer_q_reg[1]_1\(1 downto 0),
      \status_cnt_q_reg[2]\ => \gen_fifo_buffer[3].i_byte_buffer_n_0\,
      \status_cnt_q_reg[2]_0\ => \^status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_3\,
      \status_cnt_q_reg[2]_2\ => \^axi_mst_rsp_w_ready_1\,
      \status_cnt_q_reg[2]_3\(1 downto 0) => \status_cnt_q_reg[2]_4\(1 downto 0),
      w_cnt_valid_q => w_cnt_valid_q,
      w_cnt_valid_q_reg => \gen_fifo_buffer[3].i_byte_buffer_n_9\,
      w_cnt_valid_q_reg_0(7 downto 0) => \w_num_beats_q_reg[7]_0\(7 downto 0),
      \w_num_beats_q_reg[7]\ => \^w_num_beats_q_reg[7]\,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[1]\ => \write_pointer_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_channel_coupler is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_mst_req_aw_valid : out STD_LOGIC;
    \aw_to_send_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \opt_tf_q_reg[decouple_rw]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    axi_mst_req_aw_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_aw_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_aw_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \status_cnt_q_reg[1]\ : in STD_LOGIC;
    \r_req[ar_req][burst]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_dp_rsp[first]\ : in STD_LOGIC;
    \aw_to_send_q_reg[0]_0\ : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_b_ready_INST_0_i_5_0 : in STD_LOGIC;
    axi_mst_req_b_ready_INST_0_i_5_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \mem_q_reg[2][aw][len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_channel_coupler;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_channel_coupler is
  signal aw_to_send_d : STD_LOGIC;
  signal \aw_to_send_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \^aw_to_send_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fifo.i_stream_fifo/fifo_i/status_cnt_n\ : STD_LOGIC;
  signal i_fall_through_register_decouple_aw_valid_n_0 : STD_LOGIC;
  signal i_fall_through_register_decouple_aw_valid_n_3 : STD_LOGIC;
  signal i_fall_through_register_decouple_aw_valid_n_5 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \aw_to_send_q_reg[1]_0\(1 downto 0) <= \^aw_to_send_q_reg[1]_0\(1 downto 0);
\aw_to_send_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aw_to_send_q_reg[1]_0\(0),
      O => \aw_to_send_q[0]_i_1_n_0\
    );
\aw_to_send_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => aw_to_send_d,
      CLR => \status_cnt_q_reg[1]\,
      D => \aw_to_send_q[0]_i_1_n_0\,
      Q => \^aw_to_send_q_reg[1]_0\(0)
    );
\aw_to_send_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => aw_to_send_d,
      CLR => \status_cnt_q_reg[1]\,
      D => i_fall_through_register_decouple_aw_valid_n_3,
      Q => \^aw_to_send_q_reg[1]_0\(1)
    );
i_aw_store: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized2\
     port map (
      D(29 downto 0) => D(29 downto 0),
      E(0) => \gen_fifo.i_stream_fifo/fifo_i/status_cnt_n\,
      Q(2 downto 0) => Q(2 downto 0),
      axi_mst_req_aw_addr(29 downto 0) => axi_mst_req_aw_addr(29 downto 0),
      axi_mst_req_aw_burst(0) => axi_mst_req_aw_burst(0),
      axi_mst_req_aw_len(7 downto 0) => axi_mst_req_aw_len(7 downto 0),
      axi_mst_req_aw_size(0) => axi_mst_req_aw_size(0),
      axi_mst_req_b_ready_INST_0_i_5(0) => axi_mst_req_b_ready_INST_0_i_5(0),
      axi_mst_req_b_ready_INST_0_i_5_0 => axi_mst_req_b_ready_INST_0_i_5_0,
      axi_mst_req_b_ready_INST_0_i_5_1 => axi_mst_req_b_ready_INST_0_i_5_1,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      clk => clk,
      \mem_q_reg[2][aw][burst][0]\ => \status_cnt_q_reg[1]\,
      \mem_q_reg[2][aw][len][7]\(7 downto 0) => \mem_q_reg[2][aw][len][7]\(7 downto 0),
      \opt_tf_q_reg[decouple_rw]\ => \opt_tf_q_reg[decouple_rw]\,
      \p_0_in__0\(0) => \p_0_in__0\(0),
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \r_req[ar_req][burst]\(0) => \r_req[ar_req][burst]\(0),
      \read_pointer_q_reg[0]\ => i_fall_through_register_decouple_aw_valid_n_0,
      \read_pointer_q_reg[0]_0\ => \aw_to_send_q_reg[0]_0\,
      \status_cnt_q_reg[1]\ => i_fall_through_register_decouple_aw_valid_n_5,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]_0\,
      write_pointer_q0 => write_pointer_q0,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_0\
    );
i_fall_through_register_decouple_aw_valid: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fall_through_register
     port map (
      D(0) => i_fall_through_register_decouple_aw_valid_n_3,
      E(0) => \gen_fifo.i_stream_fifo/fifo_i/status_cnt_n\,
      Q(1 downto 0) => \^aw_to_send_q_reg[1]_0\(1 downto 0),
      \aw_to_send_q_reg[0]\(0) => aw_to_send_d,
      \aw_to_send_q_reg[0]_0\ => \aw_to_send_q_reg[0]_0\,
      \aw_to_send_q_reg[1]\ => i_fall_through_register_decouple_aw_valid_n_0,
      axi_mst_req_aw_valid => axi_mst_req_aw_valid,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      clk => clk,
      \p_0_in__0\(0) => \p_0_in__0\(0),
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \status_cnt_q_reg[0]\ => i_fall_through_register_decouple_aw_valid_n_5,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]_0\,
      write_pointer_q0 => write_pointer_q0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter is
  port (
    \unsupported_resp[r][id]\ : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][id]\ : out STD_LOGIC;
    state_q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg_0 : out STD_LOGIC;
    state_q_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : out STD_LOGIC;
    b_state_q_reg_0 : out STD_LOGIC;
    \counter_q_reg[4]\ : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : out STD_LOGIC;
    b_state_q_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready_0 : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : out STD_LOGIC;
    state_q_reg_2 : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : out STD_LOGIC;
    axi_slv_req_aw_valid_0 : out STD_LOGIC;
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    \gen_demux.w_select_q_reg[0]\ : out STD_LOGIC;
    \splitted_req[ar][id]\ : out STD_LOGIC;
    state_q_reg_3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \w_cnt_q_reg[cnt][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_last_0 : out STD_LOGIC;
    state_q_reg_4 : out STD_LOGIC;
    state_q_reg_5 : out STD_LOGIC;
    state_q_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    b_state_q_reg_2 : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : out STD_LOGIC;
    \err_q_reg[1]\ : out STD_LOGIC;
    axi_slv_req_b_ready_0 : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : out STD_LOGIC;
    axi_slv_req_w_valid_0 : out STD_LOGIC;
    axi_slv_req_b_ready_1 : out STD_LOGIC;
    axi_slv_req_b_ready_2 : out STD_LOGIC;
    axi_slv_req_aw_len_5_sp_1 : out STD_LOGIC;
    \axi_slv_req_aw_addr[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \splitted_req[aw][id]\ : out STD_LOGIC;
    r_state_q : out STD_LOGIC;
    r_last_q_reg_0 : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : out STD_LOGIC;
    axi_slv_rsp_ar_ready : out STD_LOGIC;
    axi_slv_req_ar_size_1_sp_1 : out STD_LOGIC;
    axi_slv_req_ar_burst_0_sp_1 : out STD_LOGIC;
    b_err_q : out STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[0][0]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : in STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    read_pointer_q0_0 : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[1]\ : in STD_LOGIC;
    \status_cnt_q_reg[0]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    \counter_q_reg[1]\ : in STD_LOGIC;
    \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\ : in STD_LOGIC;
    write_pointer_q : in STD_LOGIC;
    write_pointer_q_0 : in STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_q_reg[0]\ : in STD_LOGIC;
    axi_slv_rsp_aw_ready_0 : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    id_d : in STD_LOGIC;
    state_q_reg_7 : in STD_LOGIC;
    write_pointer_q0_1 : in STD_LOGIC;
    axi_slv_req_w_last : in STD_LOGIC;
    \write_pointer_q_reg[0]_2\ : in STD_LOGIC;
    \w_cnt_q_reg[cnt][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    write_pointer_q_2 : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]\ : in STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\ : in STD_LOGIC;
    \err_q_reg[1]_0\ : in STD_LOGIC;
    \err_q_reg[1]_1\ : in STD_LOGIC;
    \err_q_reg[1]_2\ : in STD_LOGIC;
    axi_slv_req_b_ready : in STD_LOGIC;
    \FSM_sequential_w_state_q_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_rsp_b_valid : in STD_LOGIC;
    \gen_data_ffs[0].linked_data_q_reg[0][next][0]\ : in STD_LOGIC;
    state_q_reg_8 : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_14\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg\ : in STD_LOGIC;
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.rr_q_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ : in STD_LOGIC;
    r_state_q_reg_0 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[len][3]\ : in STD_LOGIC;
    \ax_q_reg[len][5]\ : in STD_LOGIC;
    \ax_q_reg[len][7]\ : in STD_LOGIC;
    \ax_q_reg[len][4]\ : in STD_LOGIC;
    axi_slv_req_ar_valid : in STD_LOGIC;
    axi_slv_req_ar_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    b_state_q_reg_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter is
  signal axi_slv_req_ar_burst_0_sn_1 : STD_LOGIC;
  signal axi_slv_req_ar_size_1_sn_1 : STD_LOGIC;
  signal axi_slv_req_aw_len_5_sn_1 : STD_LOGIC;
  signal \^axi_slv_req_aw_valid_0\ : STD_LOGIC;
  signal \^b_err_q\ : STD_LOGIC;
  signal \^b_state_q_reg_0\ : STD_LOGIC;
  signal \^b_state_q_reg_1\ : STD_LOGIC;
  signal \^b_state_q_reg_2\ : STD_LOGIC;
  signal \^counter_q_reg[4]\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : STD_LOGIC;
  signal \gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en\ : STD_LOGIC;
  signal \gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[1].cnt_en\ : STD_LOGIC;
  signal \gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_demux.w_select_q_reg[0]\ : STD_LOGIC;
  signal \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : STD_LOGIC;
  signal i_axi_burst_splitter_ar_chan_n_18 : STD_LOGIC;
  signal i_axi_burst_splitter_ar_chan_n_21 : STD_LOGIC;
  signal i_axi_burst_splitter_ar_chan_n_22 : STD_LOGIC;
  signal i_axi_burst_splitter_ar_chan_n_5 : STD_LOGIC;
  signal i_axi_burst_splitter_aw_chan_n_0 : STD_LOGIC;
  signal i_axi_burst_splitter_aw_chan_n_11 : STD_LOGIC;
  signal i_axi_burst_splitter_aw_chan_n_12 : STD_LOGIC;
  signal i_axi_burst_splitter_aw_chan_n_26 : STD_LOGIC;
  signal i_axi_burst_splitter_aw_chan_n_27 : STD_LOGIC;
  signal i_axi_burst_splitter_aw_chan_n_28 : STD_LOGIC;
  signal i_axi_burst_splitter_aw_chan_n_29 : STD_LOGIC;
  signal i_axi_burst_splitter_aw_chan_n_5 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_0 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_1 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_10 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_16 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_17 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_18 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_19 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_2 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_20 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_21 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_22 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_23 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_3 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_30 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_32 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_33 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_34 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_35 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_36 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_37 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_38 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_4 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_7 : STD_LOGIC;
  signal i_demux_supported_vs_unsupported_n_9 : STD_LOGIC;
  signal i_err_slv_n_10 : STD_LOGIC;
  signal i_err_slv_n_14 : STD_LOGIC;
  signal i_err_slv_n_15 : STD_LOGIC;
  signal i_err_slv_n_16 : STD_LOGIC;
  signal i_err_slv_n_2 : STD_LOGIC;
  signal i_err_slv_n_3 : STD_LOGIC;
  signal i_err_slv_n_4 : STD_LOGIC;
  signal i_err_slv_n_6 : STD_LOGIC;
  signal i_err_slv_n_7 : STD_LOGIC;
  signal i_err_slv_n_8 : STD_LOGIC;
  signal \i_w_fifo/write_pointer_n06_out\ : STD_LOGIC;
  signal r_last_q : STD_LOGIC;
  signal r_state_d : STD_LOGIC;
  signal \^r_state_q\ : STD_LOGIC;
  signal sel_ar_unsupported : STD_LOGIC;
  signal sel_aw_unsupported : STD_LOGIC;
  signal state_q : STD_LOGIC;
  signal \^state_q_reg_1\ : STD_LOGIC;
  signal \^state_q_reg_2\ : STD_LOGIC;
  signal \^state_q_reg_5\ : STD_LOGIC;
  signal \^unsupported_resp[r][id]\ : STD_LOGIC;
  signal \unsupported_resp[r_valid]\ : STD_LOGIC;
begin
  axi_slv_req_ar_burst_0_sp_1 <= axi_slv_req_ar_burst_0_sn_1;
  axi_slv_req_ar_size_1_sp_1 <= axi_slv_req_ar_size_1_sn_1;
  axi_slv_req_aw_len_5_sp_1 <= axi_slv_req_aw_len_5_sn_1;
  axi_slv_req_aw_valid_0 <= \^axi_slv_req_aw_valid_0\;
  b_err_q <= \^b_err_q\;
  b_state_q_reg_0 <= \^b_state_q_reg_0\;
  b_state_q_reg_1 <= \^b_state_q_reg_1\;
  b_state_q_reg_2 <= \^b_state_q_reg_2\;
  \counter_q_reg[4]\ <= \^counter_q_reg[4]\;
  \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ <= \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\;
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\;
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\;
  \gen_demux.w_select_q_reg[0]\ <= \^gen_demux.w_select_q_reg[0]\;
  \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ <= \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\;
  r_state_q <= \^r_state_q\;
  state_q_reg_1 <= \^state_q_reg_1\;
  state_q_reg_2 <= \^state_q_reg_2\;
  state_q_reg_5 <= \^state_q_reg_5\;
  \unsupported_resp[r][id]\ <= \^unsupported_resp[r][id]\;
b_err_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]\,
      D => i_axi_burst_splitter_aw_chan_n_29,
      Q => \^b_err_q\
    );
b_state_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]\,
      D => i_axi_burst_splitter_aw_chan_n_28,
      Q => \^b_state_q_reg_1\
    );
i_axi_burst_splitter_ar_chan: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_ax_chan__parameterized0\
     port map (
      E(0) => E(0),
      \FSM_sequential_r_state_q_reg[1]\ => i_axi_burst_splitter_ar_chan_n_21,
      Q(0) => Q(0),
      S(5 downto 0) => S(5 downto 0),
      \ax_q_reg[len][3]_0\ => \ax_q_reg[len][3]\,
      \ax_q_reg[len][4]_0\ => \ax_q_reg[len][4]\,
      \ax_q_reg[len][5]_0\ => \ax_q_reg[len][5]\,
      \ax_q_reg[len][7]_0\ => \ax_q_reg[len][7]\,
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_burst(1 downto 0) => axi_slv_req_ar_burst(1 downto 0),
      axi_slv_req_ar_burst_0_sp_1 => axi_slv_req_ar_burst_0_sn_1,
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      axi_slv_req_ar_size(2 downto 0) => axi_slv_req_ar_size(2 downto 0),
      axi_slv_req_ar_size_1_sp_1 => axi_slv_req_ar_size_1_sn_1,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_r_ready_0 => axi_slv_req_r_ready_0,
      axi_slv_rsp_r_last => i_err_slv_n_4,
      clk => clk,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => i_axi_burst_splitter_ar_chan_n_18,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0) => \gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ => i_demux_supported_vs_unsupported_n_0,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ => \counter_q_reg[1]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\(1 downto 0),
      \gen_data_ffs[1].linked_data_q_reg[1][data][0]\ => i_axi_burst_splitter_ar_chan_n_5,
      \gen_ht_ffs[0].head_tail_q_reg[0][id]\ => \gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\ => \mem_q_reg[0][0]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\ => \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\,
      r_last_q => r_last_q,
      r_last_q_reg => r_last_q_reg_0,
      r_last_q_reg_0 => i_axi_burst_splitter_ar_chan_n_22,
      r_state_d => r_state_d,
      r_state_q_reg => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      r_state_q_reg_0 => \^r_state_q\,
      r_state_q_reg_1 => r_state_q_reg_0,
      read_pointer_q0_0 => read_pointer_q0_0,
      sel_ar_unsupported => sel_ar_unsupported,
      \splitted_req[ar][id]\ => \splitted_req[ar][id]\,
      state_q_reg_0(0) => state_q_reg(0),
      state_q_reg_1 => state_q_reg_0,
      state_q_reg_2 => \^state_q_reg_2\,
      state_q_reg_3(5 downto 0) => state_q_reg_3(5 downto 0),
      state_q_reg_4 => state_q_reg_7,
      state_q_reg_5 => i_demux_supported_vs_unsupported_n_9,
      \status_cnt_q_reg[1]\(1 downto 0) => \status_cnt_q_reg[1]_2\(1 downto 0),
      write_pointer_q => write_pointer_q,
      write_pointer_q_0 => write_pointer_q_0,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_0\
    );
i_axi_burst_splitter_aw_chan: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter_ax_chan
     port map (
      D(0) => D(0),
      \FSM_sequential_w_state_q_reg[2]\(0) => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \FSM_sequential_w_state_q_reg[2]_0\(1 downto 0) => \FSM_sequential_w_state_q_reg[2]\(1 downto 0),
      S(5) => i_demux_supported_vs_unsupported_n_16,
      S(4) => i_demux_supported_vs_unsupported_n_17,
      S(3) => i_demux_supported_vs_unsupported_n_18,
      S(2) => i_demux_supported_vs_unsupported_n_19,
      S(1) => i_demux_supported_vs_unsupported_n_20,
      S(0) => i_demux_supported_vs_unsupported_n_21,
      \ax_q_reg[len][2]_0\ => i_demux_supported_vs_unsupported_n_23,
      \ax_q_reg[len][4]_0\ => \^state_q_reg_1\,
      \ax_q_reg[len][6]_0\ => i_demux_supported_vs_unsupported_n_22,
      \ax_q_reg[len][7]_0\ => i_demux_supported_vs_unsupported_n_4,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      \axi_slv_req_aw_addr[5]\(5 downto 0) => \axi_slv_req_aw_addr[5]\(5 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      axi_slv_req_aw_burst(1 downto 0) => axi_slv_req_aw_burst(1 downto 0),
      axi_slv_req_aw_burst_0_sp_1 => i_axi_burst_splitter_aw_chan_n_27,
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      axi_slv_req_aw_len_0_sp_1 => i_axi_burst_splitter_aw_chan_n_12,
      axi_slv_req_aw_len_5_sp_1 => i_axi_burst_splitter_aw_chan_n_0,
      axi_slv_req_aw_size(2 downto 0) => axi_slv_req_aw_size(2 downto 0),
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_aw_valid_0 => \^axi_slv_req_aw_valid_0\,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_b_ready_0 => axi_slv_req_b_ready_1,
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_req_w_valid_0 => axi_slv_req_w_valid_0,
      axi_slv_rsp_aw_ready => axi_slv_rsp_aw_ready,
      axi_slv_rsp_aw_ready_0 => axi_slv_rsp_aw_ready_0,
      \axi_slv_rsp_b_resp[1]\ => \axi_slv_rsp_b_resp[1]\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_8\ => i_demux_supported_vs_unsupported_n_32,
      b_err_q => \^b_err_q\,
      b_err_q_reg => i_axi_burst_splitter_aw_chan_n_29,
      b_state_q_reg => \^b_state_q_reg_2\,
      b_state_q_reg_0 => i_axi_burst_splitter_aw_chan_n_28,
      b_state_q_reg_1 => \^b_state_q_reg_1\,
      b_state_q_reg_2 => b_state_q_reg_3,
      clk => clk,
      \counter_q_reg[0]\ => \counter_q_reg[0]\,
      \counter_q_reg[0]_0\ => i_demux_supported_vs_unsupported_n_36,
      \counter_q_reg[0]_1\ => i_err_slv_n_10,
      \counter_q_reg[0]_2\ => i_demux_supported_vs_unsupported_n_30,
      \counter_q_reg[4]\ => \^counter_q_reg[4]\,
      \counter_q_reg[4]_0\ => i_axi_burst_splitter_aw_chan_n_5,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\,
      \counter_q_reg[8]\ => i_axi_burst_splitter_aw_chan_n_11,
      \counter_q_reg[8]_0\ => i_demux_supported_vs_unsupported_n_3,
      \err_q_reg[1]\ => \err_q_reg[1]\,
      \err_q_reg[1]_0\ => \err_q_reg[1]_0\,
      \err_q_reg[1]_1\ => \err_q_reg[1]_1\,
      \err_q_reg[1]_2\ => \err_q_reg[1]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\(0) => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => i_demux_supported_vs_unsupported_n_38,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => i_demux_supported_vs_unsupported_n_37,
      \gen_data_ffs[0].linked_data_q_reg[0][next][0]\ => \gen_data_ffs[0].linked_data_q_reg[0][next][0]\,
      \gen_data_ffs[1].linked_data_q_reg[1][free]\ => i_axi_burst_splitter_aw_chan_n_26,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0) => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0),
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0) => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0),
      \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\ => \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\,
      \gen_ht_ffs[1].head_tail_q_reg[1][id][0]\ => \mem_q_reg[0][0]\,
      id_d => id_d,
      sel_aw_unsupported => sel_aw_unsupported,
      \splitted_req[aw][id]\ => \splitted_req[aw][id]\,
      state_q => state_q,
      state_q_reg_0 => \^state_q_reg_5\,
      state_q_reg_1 => \^gen_demux.w_select_q_reg[0]\,
      state_q_reg_2 => i_demux_supported_vs_unsupported_n_10,
      state_q_reg_3 => axi_slv_req_aw_len_5_sn_1,
      \status_cnt_q_reg[1]\ => \^b_state_q_reg_0\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[1]_1\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[1]_2\ => \status_cnt_q_reg[1]_0\,
      \status_cnt_q_reg[1]_3\ => \status_cnt_q_reg[1]_1\,
      write_pointer_n06_out => \i_w_fifo/write_pointer_n06_out\,
      write_pointer_q0_1 => write_pointer_q0_1
    );
i_demux_supported_vs_unsupported: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_demux
     port map (
      D(0) => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      E(0) => \gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en\,
      \FSM_sequential_r_state_q_reg[0]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      \FSM_sequential_w_state_q_reg[0]\(0) => \FSM_sequential_w_state_q_reg[2]\(0),
      Q(1) => i_err_slv_n_6,
      Q(0) => i_err_slv_n_7,
      S(5) => i_demux_supported_vs_unsupported_n_16,
      S(4) => i_demux_supported_vs_unsupported_n_17,
      S(3) => i_demux_supported_vs_unsupported_n_18,
      S(2) => i_demux_supported_vs_unsupported_n_19,
      S(1) => i_demux_supported_vs_unsupported_n_20,
      S(0) => i_demux_supported_vs_unsupported_n_21,
      \ax_d0_inferred__0/i__carry\ => i_axi_burst_splitter_aw_chan_n_27,
      \ax_q_reg[len][7]\ => i_axi_burst_splitter_aw_chan_n_12,
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_valid => axi_slv_req_ar_valid,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      axi_slv_req_aw_burst(1 downto 0) => axi_slv_req_aw_burst(1 downto 0),
      axi_slv_req_aw_burst_0_sp_1 => i_demux_supported_vs_unsupported_n_34,
      axi_slv_req_aw_cache(0) => axi_slv_req_aw_cache(0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      \axi_slv_req_aw_len[0]_0\ => i_demux_supported_vs_unsupported_n_23,
      \axi_slv_req_aw_len[5]_0\ => axi_slv_req_aw_len_5_sn_1,
      axi_slv_req_aw_len_0_sp_1 => i_demux_supported_vs_unsupported_n_22,
      axi_slv_req_aw_len_5_sp_1 => i_demux_supported_vs_unsupported_n_4,
      axi_slv_req_aw_len_7_sp_1 => i_demux_supported_vs_unsupported_n_3,
      axi_slv_req_aw_size(2 downto 0) => axi_slv_req_aw_size(2 downto 0),
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_b_ready_0 => axi_slv_req_b_ready_0,
      axi_slv_req_b_ready_1 => axi_slv_req_b_ready_2,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_last_0 => axi_slv_req_w_last_0,
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      \axi_slv_rsp_b_resp[1]_INST_0_i_12\ => i_axi_burst_splitter_aw_chan_n_26,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\ => \axi_slv_rsp_b_resp[1]_INST_0_i_14\,
      axi_slv_rsp_b_valid => axi_slv_rsp_b_valid,
      axi_slv_rsp_w_ready_INST_0_i_1 => i_err_slv_n_8,
      b_state_q_reg => \^b_state_q_reg_0\,
      clk => clk,
      \counter_q[1]_i_3__0\(0) => Q(0),
      \counter_q_reg[0]\ => i_demux_supported_vs_unsupported_n_32,
      \counter_q_reg[0]_0\ => i_demux_supported_vs_unsupported_n_33,
      \counter_q_reg[0]_1\ => i_err_slv_n_14,
      \counter_q_reg[0]_2\ => \counter_q_reg[1]\,
      \counter_q_reg[0]_3\ => \^unsupported_resp[r][id]\,
      \counter_q_reg[0]_4\ => i_err_slv_n_2,
      \counter_q_reg[0]_5\ => \^b_state_q_reg_2\,
      \counter_q_reg[0]_6\ => i_err_slv_n_4,
      \counter_q_reg[0]_7\ => i_axi_burst_splitter_ar_chan_n_5,
      \counter_q_reg[1]\(0) => \gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[1].cnt_en\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ => i_demux_supported_vs_unsupported_n_0,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ => i_demux_supported_vs_unsupported_n_37,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\ => i_demux_supported_vs_unsupported_n_38,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3\ => \status_cnt_q_reg[1]\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_4\ => i_axi_burst_splitter_aw_chan_n_5,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_5\ => \^b_state_q_reg_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(0) => \gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ => \^gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ => i_axi_burst_splitter_ar_chan_n_18,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]\ => i_demux_supported_vs_unsupported_n_36,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ => \mem_q_reg[0][0]\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_1\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]\,
      \gen_counters[0].mst_select_q_reg[0][0]\ => i_demux_supported_vs_unsupported_n_1,
      \gen_counters[0].mst_select_q_reg[0][0]_0\ => i_err_slv_n_15,
      \gen_counters[1].mst_select_q_reg[1][0]\ => i_demux_supported_vs_unsupported_n_2,
      \gen_counters[1].mst_select_q_reg[1][0]_0\ => i_err_slv_n_16,
      \gen_data_ffs[0].linked_data_q[0][next][0]_i_2\ => \^state_q_reg_5\,
      \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_0\ => \counter_q_reg[0]\,
      \gen_demux.lock_ar_valid_q_reg_0\ => i_demux_supported_vs_unsupported_n_9,
      \gen_demux.lock_ar_valid_q_reg_1\ => i_err_slv_n_3,
      \gen_demux.lock_aw_valid_q_reg_0\ => i_demux_supported_vs_unsupported_n_10,
      \gen_demux.lock_aw_valid_q_reg_1\ => i_axi_burst_splitter_aw_chan_n_0,
      \gen_demux.lock_aw_valid_q_reg_2\ => \gen_demux.lock_aw_valid_q_reg\,
      \gen_demux.w_select_q_reg[0]_0\ => \^gen_demux.w_select_q_reg[0]\,
      \gen_demux.w_select_q_reg[0]_1\ => i_demux_supported_vs_unsupported_n_30,
      \gen_demux.w_select_q_reg[0]_2\ => i_demux_supported_vs_unsupported_n_35,
      r_last_q => r_last_q,
      r_state_d => r_state_d,
      r_state_q => \^r_state_q\,
      r_state_q_reg => i_demux_supported_vs_unsupported_n_7,
      sel_ar_unsupported => sel_ar_unsupported,
      sel_aw_unsupported => sel_aw_unsupported,
      state_q => state_q,
      state_q_reg => \^state_q_reg_1\,
      state_q_reg_0 => state_q_reg_4,
      state_q_reg_1(0) => state_q_reg_6(0),
      state_q_reg_2 => state_q_reg_8,
      \status_cnt_q_reg[0]\ => i_axi_burst_splitter_aw_chan_n_11,
      \status_cnt_q_reg[0]_0\ => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      \status_cnt_q_reg[0]_1\ => \^counter_q_reg[4]\,
      \status_cnt_q_reg[0]_2\ => \status_cnt_q_reg[0]\,
      \unsupported_resp[r_valid]\ => \unsupported_resp[r_valid]\,
      \w_cnt_q_reg[cnt][0]\(0) => \w_cnt_q_reg[cnt][0]\(0),
      \w_cnt_q_reg[cnt][0]_0\ => \^axi_slv_req_aw_valid_0\,
      \w_cnt_q_reg[cnt][0]_1\(0) => \w_cnt_q_reg[cnt][0]_0\(0),
      \w_cnt_q_reg[cnt][0]_2\ => \write_pointer_q_reg[0]_2\,
      write_pointer_n06_out => \i_w_fifo/write_pointer_n06_out\,
      write_pointer_q_2 => write_pointer_q_2,
      \write_pointer_q_reg[0]\(0) => \write_pointer_q_reg[0]_1\(0)
    );
i_err_slv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_err_slv
     port map (
      E(0) => \gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en\,
      Q(0) => Q(0),
      axi_slv_req_ar_burst(1 downto 0) => axi_slv_req_ar_burst(1 downto 0),
      axi_slv_req_ar_cache(0) => axi_slv_req_ar_cache(0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      \axi_slv_req_ar_id[0]_0\(0) => \gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[1].cnt_en\,
      \axi_slv_req_ar_id[0]_1\ => i_err_slv_n_14,
      \axi_slv_req_ar_id[0]_2\ => i_err_slv_n_15,
      \axi_slv_req_ar_id[0]_3\ => i_err_slv_n_16,
      axi_slv_req_ar_id_0_sp_1 => i_err_slv_n_2,
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_rsp_ar_ready => axi_slv_rsp_ar_ready,
      axi_slv_rsp_ar_ready_0 => \^state_q_reg_2\,
      axi_slv_rsp_w_ready_INST_0_i_5 => i_demux_supported_vs_unsupported_n_35,
      axi_slv_rsp_w_ready_INST_0_i_5_0 => i_demux_supported_vs_unsupported_n_33,
      clk => clk,
      \counter_q_reg[1]\ => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      \counter_q_reg[1]_0\ => i_demux_supported_vs_unsupported_n_7,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]\,
      \counter_q_reg[6]\ => i_err_slv_n_4,
      \gen_counters[0].mst_select_q_reg[0][0]\ => i_demux_supported_vs_unsupported_n_1,
      \gen_counters[1].mst_select_q_reg[1][0]\ => i_demux_supported_vs_unsupported_n_2,
      \mem_q_reg[0][0]\ => \mem_q_reg[0][0]\,
      \mem_q_reg[0][id][0]\ => \^unsupported_resp[r][id]\,
      \mem_q_reg[1][0]\ => i_err_slv_n_10,
      sel_ar_unsupported => sel_ar_unsupported,
      \status_cnt_q_reg[0]\ => i_err_slv_n_8,
      \status_cnt_q_reg[0]_0\ => i_demux_supported_vs_unsupported_n_34,
      \status_cnt_q_reg[0]_1\ => i_demux_supported_vs_unsupported_n_9,
      \status_cnt_q_reg[0]_2\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]\,
      \status_cnt_q_reg[1]\ => i_err_slv_n_3,
      \status_cnt_q_reg[1]_0\(1) => i_err_slv_n_6,
      \status_cnt_q_reg[1]_0\(0) => i_err_slv_n_7,
      \status_cnt_q_reg[1]_1\ => \^b_state_q_reg_0\,
      \status_cnt_q_reg[1]_2\ => \status_cnt_q_reg[1]\,
      \unsupported_resp[r_valid]\ => \unsupported_resp[r_valid]\,
      write_pointer_n06_out => \i_w_fifo/write_pointer_n06_out\,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]_2\
    );
r_last_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]\,
      D => i_axi_burst_splitter_ar_chan_n_22,
      Q => r_last_q
    );
r_state_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \mem_q_reg[0][0]\,
      D => i_axi_burst_splitter_ar_chan_n_21,
      Q => \^r_state_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_axi_transport_layer is
  port (
    axi_mst_rsp_w_ready_0 : out STD_LOGIC;
    axi_mst_rsp_w_ready_1 : out STD_LOGIC;
    axi_mst_req_r_ready : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    axi_mst_req_w_valid : out STD_LOGIC;
    axi_mst_rsp_r_valid_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    first_r_q_reg_0 : out STD_LOGIC;
    \r_dp_rsp[first]\ : out STD_LOGIC;
    \w_num_beats_q_reg[7]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : out STD_LOGIC;
    \write_pointer_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_req_w_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    axi_mst_req_r_ready_0 : in STD_LOGIC;
    \mem_q_reg[2][0]\ : in STD_LOGIC;
    axi_mst_req_r_ready_1 : in STD_LOGIC;
    axi_mst_req_w_valid_0 : in STD_LOGIC;
    axi_mst_req_w_valid_1 : in STD_LOGIC;
    axi_mst_rsp_w_ready : in STD_LOGIC;
    \status_cnt_q_reg[2]_2\ : in STD_LOGIC;
    \write_pointer_q_reg[1]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[0]_3\ : in STD_LOGIC;
    axi_mst_rsp_r_valid : in STD_LOGIC;
    \status_cnt_q_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \w_num_beats_q_reg[0]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[1]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[2]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[3]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[4]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[5]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[6]_0\ : in STD_LOGIC;
    \w_num_beats_q_reg[7]_1\ : in STD_LOGIC;
    w_cnt_valid_q_reg_0 : in STD_LOGIC;
    w_cnt_valid_q_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \write_pointer_q_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \read_pointer_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \read_pointer_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_q_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \read_pointer_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \w_num_beats_q_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_r_last : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_axi_transport_layer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_axi_transport_layer is
  signal \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_idma_buffer_n_100 : STD_LOGIC;
  signal i_idma_buffer_n_101 : STD_LOGIC;
  signal i_idma_buffer_n_102 : STD_LOGIC;
  signal i_idma_buffer_n_103 : STD_LOGIC;
  signal i_idma_buffer_n_104 : STD_LOGIC;
  signal i_idma_buffer_n_105 : STD_LOGIC;
  signal i_idma_buffer_n_106 : STD_LOGIC;
  signal i_idma_buffer_n_107 : STD_LOGIC;
  signal i_idma_buffer_n_108 : STD_LOGIC;
  signal i_idma_buffer_n_109 : STD_LOGIC;
  signal i_idma_buffer_n_110 : STD_LOGIC;
  signal i_idma_buffer_n_111 : STD_LOGIC;
  signal i_idma_buffer_n_112 : STD_LOGIC;
  signal i_idma_buffer_n_113 : STD_LOGIC;
  signal i_idma_buffer_n_114 : STD_LOGIC;
  signal i_idma_buffer_n_115 : STD_LOGIC;
  signal i_idma_buffer_n_116 : STD_LOGIC;
  signal i_idma_buffer_n_117 : STD_LOGIC;
  signal i_idma_buffer_n_118 : STD_LOGIC;
  signal i_idma_buffer_n_119 : STD_LOGIC;
  signal i_idma_buffer_n_120 : STD_LOGIC;
  signal i_idma_buffer_n_121 : STD_LOGIC;
  signal i_idma_buffer_n_122 : STD_LOGIC;
  signal i_idma_buffer_n_123 : STD_LOGIC;
  signal i_idma_buffer_n_124 : STD_LOGIC;
  signal i_idma_buffer_n_125 : STD_LOGIC;
  signal i_idma_buffer_n_126 : STD_LOGIC;
  signal i_idma_buffer_n_127 : STD_LOGIC;
  signal i_idma_buffer_n_128 : STD_LOGIC;
  signal i_idma_buffer_n_129 : STD_LOGIC;
  signal i_idma_buffer_n_130 : STD_LOGIC;
  signal i_idma_buffer_n_20 : STD_LOGIC;
  signal i_idma_buffer_n_21 : STD_LOGIC;
  signal i_idma_buffer_n_22 : STD_LOGIC;
  signal i_idma_buffer_n_23 : STD_LOGIC;
  signal i_idma_buffer_n_24 : STD_LOGIC;
  signal i_idma_buffer_n_25 : STD_LOGIC;
  signal i_idma_buffer_n_26 : STD_LOGIC;
  signal i_idma_buffer_n_27 : STD_LOGIC;
  signal i_idma_buffer_n_33 : STD_LOGIC;
  signal i_idma_buffer_n_34 : STD_LOGIC;
  signal i_idma_buffer_n_59 : STD_LOGIC;
  signal i_idma_buffer_n_60 : STD_LOGIC;
  signal i_idma_buffer_n_61 : STD_LOGIC;
  signal i_idma_buffer_n_62 : STD_LOGIC;
  signal i_idma_buffer_n_63 : STD_LOGIC;
  signal i_idma_buffer_n_64 : STD_LOGIC;
  signal i_idma_buffer_n_65 : STD_LOGIC;
  signal i_idma_buffer_n_66 : STD_LOGIC;
  signal i_idma_buffer_n_67 : STD_LOGIC;
  signal i_idma_buffer_n_68 : STD_LOGIC;
  signal i_idma_buffer_n_69 : STD_LOGIC;
  signal i_idma_buffer_n_70 : STD_LOGIC;
  signal i_idma_buffer_n_71 : STD_LOGIC;
  signal i_idma_buffer_n_72 : STD_LOGIC;
  signal i_idma_buffer_n_73 : STD_LOGIC;
  signal i_idma_buffer_n_74 : STD_LOGIC;
  signal i_idma_buffer_n_75 : STD_LOGIC;
  signal i_idma_buffer_n_76 : STD_LOGIC;
  signal i_idma_buffer_n_77 : STD_LOGIC;
  signal i_idma_buffer_n_78 : STD_LOGIC;
  signal i_idma_buffer_n_79 : STD_LOGIC;
  signal i_idma_buffer_n_80 : STD_LOGIC;
  signal i_idma_buffer_n_81 : STD_LOGIC;
  signal i_idma_buffer_n_82 : STD_LOGIC;
  signal i_idma_buffer_n_83 : STD_LOGIC;
  signal i_idma_buffer_n_84 : STD_LOGIC;
  signal i_idma_buffer_n_85 : STD_LOGIC;
  signal i_idma_buffer_n_86 : STD_LOGIC;
  signal i_idma_buffer_n_87 : STD_LOGIC;
  signal i_idma_buffer_n_88 : STD_LOGIC;
  signal i_idma_buffer_n_89 : STD_LOGIC;
  signal i_idma_buffer_n_90 : STD_LOGIC;
  signal i_idma_buffer_n_91 : STD_LOGIC;
  signal i_idma_buffer_n_92 : STD_LOGIC;
  signal i_idma_buffer_n_93 : STD_LOGIC;
  signal i_idma_buffer_n_94 : STD_LOGIC;
  signal i_idma_buffer_n_95 : STD_LOGIC;
  signal i_idma_buffer_n_96 : STD_LOGIC;
  signal i_idma_buffer_n_97 : STD_LOGIC;
  signal i_idma_buffer_n_98 : STD_LOGIC;
  signal i_idma_buffer_n_99 : STD_LOGIC;
  signal \mem_q_reg[0]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[1]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[2]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_dp_rsp[first]\ : STD_LOGIC;
  signal w_cnt_valid_q : STD_LOGIC;
  signal w_num_beats_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \w_num_beats_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \w_num_beats_q[5]_i_3_n_0\ : STD_LOGIC;
  signal \w_num_beats_q[7]_i_3_n_0\ : STD_LOGIC;
begin
  \r_dp_rsp[first]\ <= \^r_dp_rsp[first]\;
\axi_mst_req_w_data[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2]_14\(0),
      I1 => \mem_q_reg[0]_12\(0),
      I2 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => \mem_q_reg[1]_13\(0),
      O => axi_mst_req_w_data(0)
    );
\axi_mst_req_w_data[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_80,
      I1 => i_idma_buffer_n_64,
      I2 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_72,
      O => axi_mst_req_w_data(10)
    );
\axi_mst_req_w_data[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_79,
      I1 => i_idma_buffer_n_63,
      I2 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_71,
      O => axi_mst_req_w_data(11)
    );
\axi_mst_req_w_data[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_78,
      I1 => i_idma_buffer_n_62,
      I2 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_70,
      O => axi_mst_req_w_data(12)
    );
\axi_mst_req_w_data[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_77,
      I1 => i_idma_buffer_n_61,
      I2 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_69,
      O => axi_mst_req_w_data(13)
    );
\axi_mst_req_w_data[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_76,
      I1 => i_idma_buffer_n_60,
      I2 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_68,
      O => axi_mst_req_w_data(14)
    );
\axi_mst_req_w_data[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_75,
      I1 => i_idma_buffer_n_59,
      I2 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_67,
      O => axi_mst_req_w_data(15)
    );
\axi_mst_req_w_data[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_106,
      I1 => i_idma_buffer_n_90,
      I2 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_98,
      O => axi_mst_req_w_data(16)
    );
\axi_mst_req_w_data[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_105,
      I1 => i_idma_buffer_n_89,
      I2 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_97,
      O => axi_mst_req_w_data(17)
    );
\axi_mst_req_w_data[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_104,
      I1 => i_idma_buffer_n_88,
      I2 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_96,
      O => axi_mst_req_w_data(18)
    );
\axi_mst_req_w_data[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_103,
      I1 => i_idma_buffer_n_87,
      I2 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_95,
      O => axi_mst_req_w_data(19)
    );
\axi_mst_req_w_data[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2]_14\(1),
      I1 => \mem_q_reg[0]_12\(1),
      I2 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => \mem_q_reg[1]_13\(1),
      O => axi_mst_req_w_data(1)
    );
\axi_mst_req_w_data[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_102,
      I1 => i_idma_buffer_n_86,
      I2 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_94,
      O => axi_mst_req_w_data(20)
    );
\axi_mst_req_w_data[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_101,
      I1 => i_idma_buffer_n_85,
      I2 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_93,
      O => axi_mst_req_w_data(21)
    );
\axi_mst_req_w_data[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_100,
      I1 => i_idma_buffer_n_84,
      I2 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_92,
      O => axi_mst_req_w_data(22)
    );
\axi_mst_req_w_data[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_99,
      I1 => i_idma_buffer_n_83,
      I2 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_91,
      O => axi_mst_req_w_data(23)
    );
\axi_mst_req_w_data[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_130,
      I1 => i_idma_buffer_n_114,
      I2 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_122,
      O => axi_mst_req_w_data(24)
    );
\axi_mst_req_w_data[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_129,
      I1 => i_idma_buffer_n_113,
      I2 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_121,
      O => axi_mst_req_w_data(25)
    );
\axi_mst_req_w_data[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_128,
      I1 => i_idma_buffer_n_112,
      I2 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_120,
      O => axi_mst_req_w_data(26)
    );
\axi_mst_req_w_data[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_127,
      I1 => i_idma_buffer_n_111,
      I2 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_119,
      O => axi_mst_req_w_data(27)
    );
\axi_mst_req_w_data[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_126,
      I1 => i_idma_buffer_n_110,
      I2 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_118,
      O => axi_mst_req_w_data(28)
    );
\axi_mst_req_w_data[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_125,
      I1 => i_idma_buffer_n_109,
      I2 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_117,
      O => axi_mst_req_w_data(29)
    );
\axi_mst_req_w_data[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2]_14\(2),
      I1 => \mem_q_reg[0]_12\(2),
      I2 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => \mem_q_reg[1]_13\(2),
      O => axi_mst_req_w_data(2)
    );
\axi_mst_req_w_data[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_124,
      I1 => i_idma_buffer_n_108,
      I2 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_116,
      O => axi_mst_req_w_data(30)
    );
\axi_mst_req_w_data[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_123,
      I1 => i_idma_buffer_n_107,
      I2 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_115,
      O => axi_mst_req_w_data(31)
    );
\axi_mst_req_w_data[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2]_14\(3),
      I1 => \mem_q_reg[0]_12\(3),
      I2 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => \mem_q_reg[1]_13\(3),
      O => axi_mst_req_w_data(3)
    );
\axi_mst_req_w_data[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2]_14\(4),
      I1 => \mem_q_reg[0]_12\(4),
      I2 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => \mem_q_reg[1]_13\(4),
      O => axi_mst_req_w_data(4)
    );
\axi_mst_req_w_data[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2]_14\(5),
      I1 => \mem_q_reg[0]_12\(5),
      I2 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => \mem_q_reg[1]_13\(5),
      O => axi_mst_req_w_data(5)
    );
\axi_mst_req_w_data[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2]_14\(6),
      I1 => \mem_q_reg[0]_12\(6),
      I2 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => \mem_q_reg[1]_13\(6),
      O => axi_mst_req_w_data(6)
    );
\axi_mst_req_w_data[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \mem_q_reg[2]_14\(7),
      I1 => \mem_q_reg[0]_12\(7),
      I2 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => \mem_q_reg[1]_13\(7),
      O => axi_mst_req_w_data(7)
    );
\axi_mst_req_w_data[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_82,
      I1 => i_idma_buffer_n_66,
      I2 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_74,
      O => axi_mst_req_w_data(8)
    );
\axi_mst_req_w_data[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => i_idma_buffer_n_81,
      I1 => i_idma_buffer_n_65,
      I2 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1),
      I3 => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(0),
      I4 => i_idma_buffer_n_73,
      O => axi_mst_req_w_data(9)
    );
first_r_q_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => i_idma_buffer_n_34,
      PRE => \write_pointer_q_reg[0]\,
      Q => \^r_dp_rsp[first]\
    );
i_idma_buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_buffer
     port map (
      D(7) => i_idma_buffer_n_20,
      D(6) => i_idma_buffer_n_21,
      D(5) => i_idma_buffer_n_22,
      D(4) => i_idma_buffer_n_23,
      D(3) => i_idma_buffer_n_24,
      D(2) => i_idma_buffer_n_25,
      D(1) => i_idma_buffer_n_26,
      D(0) => i_idma_buffer_n_27,
      E(0) => E(0),
      Q(1 downto 0) => \gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1 downto 0),
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_r_ready_0 => axi_mst_req_r_ready_0,
      axi_mst_req_r_ready_1 => axi_mst_req_r_ready_1,
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_req_w_valid_0 => axi_mst_req_w_valid_0,
      axi_mst_req_w_valid_1 => axi_mst_req_w_valid_1,
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid => axi_mst_rsp_r_valid,
      axi_mst_rsp_r_valid_0 => axi_mst_rsp_r_valid_0,
      axi_mst_rsp_w_ready => axi_mst_rsp_w_ready,
      axi_mst_rsp_w_ready_0 => axi_mst_rsp_w_ready_0,
      axi_mst_rsp_w_ready_1 => axi_mst_rsp_w_ready_1,
      clk => clk,
      first_r_q_reg => first_r_q_reg_0,
      first_r_q_reg_0 => i_idma_buffer_n_34,
      \mem_q_reg[0][7]\(7 downto 0) => \mem_q_reg[0]_12\(7 downto 0),
      \mem_q_reg[0][7]_0\(7) => i_idma_buffer_n_59,
      \mem_q_reg[0][7]_0\(6) => i_idma_buffer_n_60,
      \mem_q_reg[0][7]_0\(5) => i_idma_buffer_n_61,
      \mem_q_reg[0][7]_0\(4) => i_idma_buffer_n_62,
      \mem_q_reg[0][7]_0\(3) => i_idma_buffer_n_63,
      \mem_q_reg[0][7]_0\(2) => i_idma_buffer_n_64,
      \mem_q_reg[0][7]_0\(1) => i_idma_buffer_n_65,
      \mem_q_reg[0][7]_0\(0) => i_idma_buffer_n_66,
      \mem_q_reg[0][7]_1\(7) => i_idma_buffer_n_83,
      \mem_q_reg[0][7]_1\(6) => i_idma_buffer_n_84,
      \mem_q_reg[0][7]_1\(5) => i_idma_buffer_n_85,
      \mem_q_reg[0][7]_1\(4) => i_idma_buffer_n_86,
      \mem_q_reg[0][7]_1\(3) => i_idma_buffer_n_87,
      \mem_q_reg[0][7]_1\(2) => i_idma_buffer_n_88,
      \mem_q_reg[0][7]_1\(1) => i_idma_buffer_n_89,
      \mem_q_reg[0][7]_1\(0) => i_idma_buffer_n_90,
      \mem_q_reg[0][7]_2\(7) => i_idma_buffer_n_107,
      \mem_q_reg[0][7]_2\(6) => i_idma_buffer_n_108,
      \mem_q_reg[0][7]_2\(5) => i_idma_buffer_n_109,
      \mem_q_reg[0][7]_2\(4) => i_idma_buffer_n_110,
      \mem_q_reg[0][7]_2\(3) => i_idma_buffer_n_111,
      \mem_q_reg[0][7]_2\(2) => i_idma_buffer_n_112,
      \mem_q_reg[0][7]_2\(1) => i_idma_buffer_n_113,
      \mem_q_reg[0][7]_2\(0) => i_idma_buffer_n_114,
      \mem_q_reg[0][7]_3\(7 downto 0) => \mem_q_reg[0][7]\(7 downto 0),
      \mem_q_reg[0][7]_4\(0) => \mem_q_reg[0][7]_0\(0),
      \mem_q_reg[1][7]\(7 downto 0) => \mem_q_reg[1]_13\(7 downto 0),
      \mem_q_reg[1][7]_0\(7) => i_idma_buffer_n_67,
      \mem_q_reg[1][7]_0\(6) => i_idma_buffer_n_68,
      \mem_q_reg[1][7]_0\(5) => i_idma_buffer_n_69,
      \mem_q_reg[1][7]_0\(4) => i_idma_buffer_n_70,
      \mem_q_reg[1][7]_0\(3) => i_idma_buffer_n_71,
      \mem_q_reg[1][7]_0\(2) => i_idma_buffer_n_72,
      \mem_q_reg[1][7]_0\(1) => i_idma_buffer_n_73,
      \mem_q_reg[1][7]_0\(0) => i_idma_buffer_n_74,
      \mem_q_reg[1][7]_1\(7) => i_idma_buffer_n_91,
      \mem_q_reg[1][7]_1\(6) => i_idma_buffer_n_92,
      \mem_q_reg[1][7]_1\(5) => i_idma_buffer_n_93,
      \mem_q_reg[1][7]_1\(4) => i_idma_buffer_n_94,
      \mem_q_reg[1][7]_1\(3) => i_idma_buffer_n_95,
      \mem_q_reg[1][7]_1\(2) => i_idma_buffer_n_96,
      \mem_q_reg[1][7]_1\(1) => i_idma_buffer_n_97,
      \mem_q_reg[1][7]_1\(0) => i_idma_buffer_n_98,
      \mem_q_reg[1][7]_2\(7) => i_idma_buffer_n_115,
      \mem_q_reg[1][7]_2\(6) => i_idma_buffer_n_116,
      \mem_q_reg[1][7]_2\(5) => i_idma_buffer_n_117,
      \mem_q_reg[1][7]_2\(4) => i_idma_buffer_n_118,
      \mem_q_reg[1][7]_2\(3) => i_idma_buffer_n_119,
      \mem_q_reg[1][7]_2\(2) => i_idma_buffer_n_120,
      \mem_q_reg[1][7]_2\(1) => i_idma_buffer_n_121,
      \mem_q_reg[1][7]_2\(0) => i_idma_buffer_n_122,
      \mem_q_reg[1][7]_3\(7 downto 0) => D(7 downto 0),
      \mem_q_reg[1][7]_4\(7 downto 0) => \mem_q_reg[1][7]\(7 downto 0),
      \mem_q_reg[1][7]_5\(0) => \mem_q_reg[1][7]_0\(0),
      \mem_q_reg[1][7]_6\(7 downto 0) => \mem_q_reg[1][7]_1\(7 downto 0),
      \mem_q_reg[2][0]\ => \mem_q_reg[2][0]\,
      \mem_q_reg[2][7]\(7 downto 0) => \mem_q_reg[2]_14\(7 downto 0),
      \mem_q_reg[2][7]_0\(7) => i_idma_buffer_n_75,
      \mem_q_reg[2][7]_0\(6) => i_idma_buffer_n_76,
      \mem_q_reg[2][7]_0\(5) => i_idma_buffer_n_77,
      \mem_q_reg[2][7]_0\(4) => i_idma_buffer_n_78,
      \mem_q_reg[2][7]_0\(3) => i_idma_buffer_n_79,
      \mem_q_reg[2][7]_0\(2) => i_idma_buffer_n_80,
      \mem_q_reg[2][7]_0\(1) => i_idma_buffer_n_81,
      \mem_q_reg[2][7]_0\(0) => i_idma_buffer_n_82,
      \mem_q_reg[2][7]_1\(7) => i_idma_buffer_n_99,
      \mem_q_reg[2][7]_1\(6) => i_idma_buffer_n_100,
      \mem_q_reg[2][7]_1\(5) => i_idma_buffer_n_101,
      \mem_q_reg[2][7]_1\(4) => i_idma_buffer_n_102,
      \mem_q_reg[2][7]_1\(3) => i_idma_buffer_n_103,
      \mem_q_reg[2][7]_1\(2) => i_idma_buffer_n_104,
      \mem_q_reg[2][7]_1\(1) => i_idma_buffer_n_105,
      \mem_q_reg[2][7]_1\(0) => i_idma_buffer_n_106,
      \mem_q_reg[2][7]_2\(7) => i_idma_buffer_n_123,
      \mem_q_reg[2][7]_2\(6) => i_idma_buffer_n_124,
      \mem_q_reg[2][7]_2\(5) => i_idma_buffer_n_125,
      \mem_q_reg[2][7]_2\(4) => i_idma_buffer_n_126,
      \mem_q_reg[2][7]_2\(3) => i_idma_buffer_n_127,
      \mem_q_reg[2][7]_2\(2) => i_idma_buffer_n_128,
      \mem_q_reg[2][7]_2\(1) => i_idma_buffer_n_129,
      \mem_q_reg[2][7]_2\(0) => i_idma_buffer_n_130,
      \mem_q_reg[2][7]_3\(0) => \mem_q_reg[2][7]\(0),
      \r_dp_rsp[first]\ => \^r_dp_rsp[first]\,
      \read_pointer_q_reg[0]\(0) => \read_pointer_q_reg[0]\(0),
      \read_pointer_q_reg[0]_0\(0) => \read_pointer_q_reg[0]_0\(0),
      \read_pointer_q_reg[0]_1\(0) => \read_pointer_q_reg[0]_1\(0),
      \read_pointer_q_reg[1]\(1 downto 0) => \gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1 downto 0),
      \read_pointer_q_reg[1]_0\(1 downto 0) => \gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1 downto 0),
      \read_pointer_q_reg[1]_1\(1 downto 0) => \gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q\(1 downto 0),
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[0]_1\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[0]_2\ => \status_cnt_q_reg[0]_2\,
      \status_cnt_q_reg[0]_3\ => \status_cnt_q_reg[0]_3\,
      \status_cnt_q_reg[0]_4\(0) => \status_cnt_q_reg[0]_4\(0),
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_1\(2 downto 0) => Q(2 downto 0),
      \status_cnt_q_reg[2]_2\ => \status_cnt_q_reg[2]_1\,
      \status_cnt_q_reg[2]_3\ => \status_cnt_q_reg[2]_2\,
      \status_cnt_q_reg[2]_4\(1 downto 0) => \status_cnt_q_reg[2]_3\(1 downto 0),
      w_cnt_valid_q => w_cnt_valid_q,
      w_cnt_valid_q_reg => i_idma_buffer_n_33,
      w_cnt_valid_q_reg_0 => w_cnt_valid_q_reg_0,
      w_cnt_valid_q_reg_1 => w_cnt_valid_q_reg_1,
      w_cnt_valid_q_reg_2(0) => \w_num_beats_q_reg[7]_2\(0),
      \w_num_beats_q_reg[0]\ => \w_num_beats_q_reg[0]_0\,
      \w_num_beats_q_reg[1]\ => \w_num_beats_q_reg[1]_0\,
      \w_num_beats_q_reg[2]\ => \w_num_beats_q_reg[2]_0\,
      \w_num_beats_q_reg[3]\ => \w_num_beats_q_reg[3]_0\,
      \w_num_beats_q_reg[4]\ => \w_num_beats_q_reg[4]_0\,
      \w_num_beats_q_reg[4]_0\ => \w_num_beats_q[4]_i_3_n_0\,
      \w_num_beats_q_reg[5]\ => \w_num_beats_q_reg[5]_0\,
      \w_num_beats_q_reg[5]_0\ => \w_num_beats_q[5]_i_3_n_0\,
      \w_num_beats_q_reg[6]\ => \w_num_beats_q_reg[6]_0\,
      \w_num_beats_q_reg[7]\ => \w_num_beats_q_reg[7]_0\,
      \w_num_beats_q_reg[7]_0\(7 downto 0) => w_num_beats_q(7 downto 0),
      \w_num_beats_q_reg[7]_1\ => \w_num_beats_q[7]_i_3_n_0\,
      \w_num_beats_q_reg[7]_2\ => \w_num_beats_q_reg[7]_1\,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[1]\(1 downto 0) => \write_pointer_q_reg[1]\(1 downto 0),
      \write_pointer_q_reg[1]_0\ => \write_pointer_q_reg[1]_0\,
      \write_pointer_q_reg[1]_1\(0) => \write_pointer_q_reg[1]_1\(0),
      \write_pointer_q_reg[1]_2\(0) => \write_pointer_q_reg[1]_2\(0)
    );
w_cnt_valid_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \write_pointer_q_reg[0]\,
      D => i_idma_buffer_n_33,
      Q => w_cnt_valid_q
    );
\w_num_beats_q[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => w_num_beats_q(4),
      I1 => w_num_beats_q(3),
      I2 => w_num_beats_q(1),
      I3 => w_num_beats_q(0),
      I4 => w_num_beats_q(2),
      O => \w_num_beats_q[4]_i_3_n_0\
    );
\w_num_beats_q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => w_num_beats_q(5),
      I1 => w_num_beats_q(4),
      I2 => w_num_beats_q(2),
      I3 => w_num_beats_q(0),
      I4 => w_num_beats_q(1),
      I5 => w_num_beats_q(3),
      O => \w_num_beats_q[5]_i_3_n_0\
    );
\w_num_beats_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => w_num_beats_q(4),
      I1 => w_num_beats_q(2),
      I2 => w_num_beats_q(0),
      I3 => w_num_beats_q(1),
      I4 => w_num_beats_q(3),
      I5 => w_num_beats_q(5),
      O => \w_num_beats_q[7]_i_3_n_0\
    );
\w_num_beats_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_num_beats_q_reg[7]_2\(0),
      CLR => \write_pointer_q_reg[0]\,
      D => i_idma_buffer_n_27,
      Q => w_num_beats_q(0)
    );
\w_num_beats_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_num_beats_q_reg[7]_2\(0),
      CLR => \write_pointer_q_reg[0]\,
      D => i_idma_buffer_n_26,
      Q => w_num_beats_q(1)
    );
\w_num_beats_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_num_beats_q_reg[7]_2\(0),
      CLR => \write_pointer_q_reg[0]\,
      D => i_idma_buffer_n_25,
      Q => w_num_beats_q(2)
    );
\w_num_beats_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_num_beats_q_reg[7]_2\(0),
      CLR => \write_pointer_q_reg[0]\,
      D => i_idma_buffer_n_24,
      Q => w_num_beats_q(3)
    );
\w_num_beats_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_num_beats_q_reg[7]_2\(0),
      CLR => \write_pointer_q_reg[0]\,
      D => i_idma_buffer_n_23,
      Q => w_num_beats_q(4)
    );
\w_num_beats_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_num_beats_q_reg[7]_2\(0),
      CLR => \write_pointer_q_reg[0]\,
      D => i_idma_buffer_n_22,
      Q => w_num_beats_q(5)
    );
\w_num_beats_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_num_beats_q_reg[7]_2\(0),
      CLR => \write_pointer_q_reg[0]\,
      D => i_idma_buffer_n_21,
      Q => w_num_beats_q(6)
    );
\w_num_beats_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_num_beats_q_reg[7]_2\(0),
      CLR => \write_pointer_q_reg[0]\,
      D => i_idma_buffer_n_20,
      Q => w_num_beats_q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_axi_lite is
  port (
    state_q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_q_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_w_ready : out STD_LOGIC;
    write_pointer_q0 : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : out STD_LOGIC;
    b_state_q_reg : out STD_LOGIC;
    axi_slv_req_b_ready_0 : out STD_LOGIC;
    \counter_q_reg[4]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_valid : out STD_LOGIC;
    b_state_q : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    read_pointer_q0 : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    state_q_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_last : out STD_LOGIC;
    axi_slv_rsp_r_valid : out STD_LOGIC;
    axi_slv_rsp_r_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    \err_q_reg[1]\ : out STD_LOGIC;
    \axi_slv_req_aw_addr[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_rsp_r_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_rsp_ar_ready : out STD_LOGIC;
    b_err_q : out STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[1][0]\ : in STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    read_pointer_q0_0 : in STD_LOGIC;
    axi_slv_req_r_ready : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]\ : in STD_LOGIC;
    axi_slv_req_b_ready : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_q : in STD_LOGIC;
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    write_pointer_q0_1 : in STD_LOGIC;
    axi_slv_req_w_last : in STD_LOGIC;
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    write_pointer_q_2 : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_0\ : in STD_LOGIC;
    \err_q_reg[1]_0\ : in STD_LOGIC;
    \err_q_reg[1]_1\ : in STD_LOGIC;
    \err_q_reg[1]_2\ : in STD_LOGIC;
    axi_slv_req_w_valid : in STD_LOGIC;
    \axi_slv_rsp_b_resp[1]_INST_0_i_14\ : in STD_LOGIC;
    axi_slv_rsp_aw_ready_INST_0_i_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][error]\ : in STD_LOGIC;
    \axi_slv_rsp_r_resp[1]\ : in STD_LOGIC;
    \mem_q_reg[1][error]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    state_q_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ax_q_reg[len][3]\ : in STD_LOGIC;
    \ax_q_reg[len][7]\ : in STD_LOGIC;
    axi_slv_req_ar_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_ar_valid : in STD_LOGIC;
    axi_slv_req_ar_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_cache : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_axi_lite;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_axi_lite is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_slv_req_b_ready_0\ : STD_LOGIC;
  signal \^b_state_q\ : STD_LOGIC;
  signal \^b_state_q_reg\ : STD_LOGIC;
  signal \^counter_q_reg[4]\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : STD_LOGIC;
  signal \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ : STD_LOGIC;
  signal \i_ar_id_fifo/write_pointer_q\ : STD_LOGIC;
  signal \i_aw_id_fifo/status_cnt_n\ : STD_LOGIC;
  signal i_axi_atop_filter_n_12 : STD_LOGIC;
  signal i_axi_atop_filter_n_13 : STD_LOGIC;
  signal i_axi_atop_filter_n_14 : STD_LOGIC;
  signal i_axi_atop_filter_n_17 : STD_LOGIC;
  signal i_axi_atop_filter_n_19 : STD_LOGIC;
  signal i_axi_atop_filter_n_6 : STD_LOGIC;
  signal i_axi_atop_filter_n_7 : STD_LOGIC;
  signal \i_axi_burst_splitter_ar_chan/gen_ht_ffs[0].head_tail_q_reg[0][id]\ : STD_LOGIC;
  signal i_axi_burst_splitter_n_10 : STD_LOGIC;
  signal i_axi_burst_splitter_n_12 : STD_LOGIC;
  signal i_axi_burst_splitter_n_15 : STD_LOGIC;
  signal i_axi_burst_splitter_n_17 : STD_LOGIC;
  signal i_axi_burst_splitter_n_18 : STD_LOGIC;
  signal i_axi_burst_splitter_n_20 : STD_LOGIC;
  signal i_axi_burst_splitter_n_30 : STD_LOGIC;
  signal i_axi_burst_splitter_n_31 : STD_LOGIC;
  signal i_axi_burst_splitter_n_32 : STD_LOGIC;
  signal i_axi_burst_splitter_n_35 : STD_LOGIC;
  signal i_axi_burst_splitter_n_36 : STD_LOGIC;
  signal i_axi_burst_splitter_n_37 : STD_LOGIC;
  signal i_axi_burst_splitter_n_39 : STD_LOGIC;
  signal i_axi_burst_splitter_n_40 : STD_LOGIC;
  signal i_axi_burst_splitter_n_41 : STD_LOGIC;
  signal i_axi_burst_splitter_n_42 : STD_LOGIC;
  signal i_axi_burst_splitter_n_43 : STD_LOGIC;
  signal i_axi_burst_splitter_n_44 : STD_LOGIC;
  signal i_axi_burst_splitter_n_5 : STD_LOGIC;
  signal i_axi_burst_splitter_n_53 : STD_LOGIC;
  signal i_axi_burst_splitter_n_54 : STD_LOGIC;
  signal i_axi_burst_splitter_n_56 : STD_LOGIC;
  signal i_axi_burst_splitter_n_57 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_1 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_10 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_11 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_14 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_15 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_16 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_17 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_18 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_19 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_20 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_21 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_22 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_23 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_24 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_25 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_5 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_6 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_7 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_8 : STD_LOGIC;
  signal i_axi_to_axi_lite_id_reflect_n_9 : STD_LOGIC;
  signal id_d : STD_LOGIC;
  signal r_state_q : STD_LOGIC;
  signal \^read_pointer_q0\ : STD_LOGIC;
  signal \splitted_req[ar][id]\ : STD_LOGIC;
  signal \splitted_req[aw][id]\ : STD_LOGIC;
  signal \^state_q_reg_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \unsupported_resp[r][id]\ : STD_LOGIC;
  signal \w_cnt_d[cnt]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal w_state_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^write_pointer_q0\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  axi_slv_req_b_ready_0 <= \^axi_slv_req_b_ready_0\;
  b_state_q <= \^b_state_q\;
  b_state_q_reg <= \^b_state_q_reg\;
  \counter_q_reg[4]\ <= \^counter_q_reg[4]\;
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\;
  \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ <= \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\;
  read_pointer_q0 <= \^read_pointer_q0\;
  state_q_reg_0 <= \^state_q_reg_0\;
  \status_cnt_q_reg[0]\ <= \^status_cnt_q_reg[0]\;
  \status_cnt_q_reg[1]_0\(1 downto 0) <= \^status_cnt_q_reg[1]_0\(1 downto 0);
  write_pointer_q0 <= \^write_pointer_q0\;
i_axi_atop_filter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_atop_filter
     port map (
      D(0) => \w_cnt_d[cnt]\(0),
      \FSM_sequential_r_state_q_reg[0]_0\ => i_axi_burst_splitter_n_54,
      \FSM_sequential_r_state_q_reg[1]_0\ => i_axi_atop_filter_n_7,
      \FSM_sequential_w_state_q_reg[0]_0\ => i_axi_atop_filter_n_14,
      \FSM_sequential_w_state_q_reg[0]_1\ => i_axi_burst_splitter_n_10,
      \FSM_sequential_w_state_q_reg[0]_2\ => i_axi_burst_splitter_n_37,
      \FSM_sequential_w_state_q_reg[0]_3\ => i_axi_burst_splitter_n_43,
      \FSM_sequential_w_state_q_reg[0]_4\ => i_axi_burst_splitter_n_39,
      \FSM_sequential_w_state_q_reg[1]_0\(1 downto 0) => w_state_q(1 downto 0),
      \FSM_sequential_w_state_q_reg[2]_0\ => i_axi_atop_filter_n_17,
      \FSM_sequential_w_state_q_reg[2]_1\ => i_axi_burst_splitter_n_42,
      \FSM_sequential_w_state_q_reg[2]_2\ => i_axi_burst_splitter_n_41,
      Q(0) => \^q\(0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      \axi_slv_req_aw_atop[5]\ => i_axi_atop_filter_n_13,
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_b_ready_0 => \^axi_slv_req_b_ready_0\,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_r_ready_0 => i_axi_atop_filter_n_19,
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_req_w_valid_0 => i_axi_atop_filter_n_12,
      axi_slv_rsp_b_id(0) => axi_slv_rsp_b_id(0),
      axi_slv_rsp_b_id_0_sp_1 => i_axi_burst_splitter_n_36,
      axi_slv_rsp_b_resp(0) => axi_slv_rsp_b_resp(0),
      \axi_slv_rsp_b_resp[1]\ => i_axi_burst_splitter_n_35,
      \axi_slv_rsp_b_resp[1]_0\ => \axi_slv_rsp_b_resp[1]\,
      \axi_slv_rsp_b_resp[1]_1\ => \^b_state_q_reg\,
      axi_slv_rsp_b_valid => axi_slv_rsp_b_valid,
      axi_slv_rsp_b_valid_0 => i_axi_burst_splitter_n_40,
      axi_slv_rsp_r_id(0) => axi_slv_rsp_r_id(0),
      axi_slv_rsp_r_id_0_sp_1 => i_axi_to_axi_lite_id_reflect_n_15,
      axi_slv_rsp_r_last => axi_slv_rsp_r_last,
      axi_slv_rsp_r_last_0 => i_axi_burst_splitter_n_53,
      axi_slv_rsp_r_resp(0) => axi_slv_rsp_r_resp(0),
      \axi_slv_rsp_r_resp[1]\ => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \axi_slv_rsp_r_resp[1]_0\ => \axi_slv_rsp_r_resp[1]\,
      axi_slv_rsp_r_valid => axi_slv_rsp_r_valid,
      axi_slv_rsp_w_ready => axi_slv_rsp_w_ready,
      axi_slv_rsp_w_ready_0 => i_axi_burst_splitter_n_31,
      clk => clk,
      \data_o_reg[len][0]\ => \mem_q_reg[1][0]\,
      id_d => id_d,
      \mem_q_reg[0][error]\ => \mem_q_reg[0][error]\,
      \mem_q_reg[1][error]\ => \mem_q_reg[1][error]\,
      \unsupported_resp[r][id]\ => \unsupported_resp[r][id]\,
      \w_cnt_q_reg[cnt][0]_0\(0) => i_axi_atop_filter_n_6,
      \w_cnt_q_reg[underflow]_0\ => i_axi_burst_splitter_n_18,
      \w_cnt_q_reg[underflow]_1\ => i_axi_burst_splitter_n_30
    );
i_axi_burst_splitter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_burst_splitter
     port map (
      D(0) => i_axi_burst_splitter_n_5,
      E(0) => i_axi_burst_splitter_n_12,
      \FSM_sequential_w_state_q_reg[2]\(1 downto 0) => w_state_q(1 downto 0),
      Q(0) => \^q\(0),
      S(5) => i_axi_to_axi_lite_id_reflect_n_20,
      S(4) => i_axi_to_axi_lite_id_reflect_n_21,
      S(3) => i_axi_to_axi_lite_id_reflect_n_22,
      S(2) => i_axi_to_axi_lite_id_reflect_n_23,
      S(1) => i_axi_to_axi_lite_id_reflect_n_24,
      S(0) => i_axi_to_axi_lite_id_reflect_n_25,
      \ax_q_reg[len][3]\ => \ax_q_reg[len][3]\,
      \ax_q_reg[len][4]\ => i_axi_to_axi_lite_id_reflect_n_19,
      \ax_q_reg[len][5]\ => i_axi_to_axi_lite_id_reflect_n_5,
      \ax_q_reg[len][7]\ => \ax_q_reg[len][7]\,
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_burst(1 downto 0) => axi_slv_req_ar_burst(1 downto 0),
      axi_slv_req_ar_burst_0_sp_1 => i_axi_burst_splitter_n_57,
      axi_slv_req_ar_cache(0) => axi_slv_req_ar_cache(0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      axi_slv_req_ar_size(2 downto 0) => axi_slv_req_ar_size(2 downto 0),
      axi_slv_req_ar_size_1_sp_1 => i_axi_burst_splitter_n_56,
      axi_slv_req_ar_valid => axi_slv_req_ar_valid,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      \axi_slv_req_aw_addr[5]\(5 downto 0) => \axi_slv_req_aw_addr[5]\(5 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      axi_slv_req_aw_burst(1 downto 0) => axi_slv_req_aw_burst(1 downto 0),
      axi_slv_req_aw_cache(0) => axi_slv_req_aw_cache(0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      axi_slv_req_aw_len_5_sp_1 => i_axi_burst_splitter_n_44,
      axi_slv_req_aw_size(2 downto 0) => axi_slv_req_aw_size(2 downto 0),
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_aw_valid_0 => i_axi_burst_splitter_n_18,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_b_ready_0 => i_axi_burst_splitter_n_39,
      axi_slv_req_b_ready_1 => i_axi_burst_splitter_n_42,
      axi_slv_req_b_ready_2 => i_axi_burst_splitter_n_43,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_r_ready_0 => \^read_pointer_q0\,
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_last_0 => i_axi_burst_splitter_n_30,
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_req_w_valid_0 => i_axi_burst_splitter_n_41,
      axi_slv_rsp_ar_ready => axi_slv_rsp_ar_ready,
      axi_slv_rsp_aw_ready => axi_slv_rsp_aw_ready,
      axi_slv_rsp_aw_ready_0 => i_axi_atop_filter_n_14,
      \axi_slv_rsp_b_resp[1]\ => \axi_slv_rsp_b_resp[1]_0\,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\ => \axi_slv_rsp_b_resp[1]_INST_0_i_14\,
      axi_slv_rsp_b_valid => i_axi_atop_filter_n_17,
      b_err_q => b_err_q,
      b_state_q_reg_0 => \^b_state_q_reg\,
      b_state_q_reg_1 => \^b_state_q\,
      b_state_q_reg_2 => i_axi_burst_splitter_n_36,
      b_state_q_reg_3 => i_axi_to_axi_lite_id_reflect_n_11,
      clk => clk,
      \counter_q_reg[0]\ => i_axi_to_axi_lite_id_reflect_n_1,
      \counter_q_reg[1]\ => i_axi_to_axi_lite_id_reflect_n_15,
      \counter_q_reg[4]\ => \^counter_q_reg[4]\,
      \counter_q_reg[4]_0\ => i_axi_burst_splitter_n_35,
      \err_q_reg[1]\ => \err_q_reg[1]\,
      \err_q_reg[1]_0\ => \err_q_reg[1]_0\,
      \err_q_reg[1]_1\ => \err_q_reg[1]_1\,
      \err_q_reg[1]_2\ => \err_q_reg[1]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ => i_axi_burst_splitter_n_37,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ => i_axi_atop_filter_n_7,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => i_axi_burst_splitter_n_40,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => i_axi_burst_splitter_n_54,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ => i_axi_to_axi_lite_id_reflect_n_18,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ => i_axi_to_axi_lite_id_reflect_n_16,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\(1 downto 0) => \^status_cnt_q_reg[1]_0\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => i_axi_burst_splitter_n_10,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]\ => i_axi_atop_filter_n_19,
      \gen_data_ffs[0].linked_data_q_reg[0][next][0]\ => i_axi_to_axi_lite_id_reflect_n_8,
      \gen_demux.lock_aw_valid_q_reg\ => i_axi_atop_filter_n_13,
      \gen_demux.w_select_q_reg[0]\ => i_axi_burst_splitter_n_20,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0) => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0),
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0) => \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0),
      \gen_ht_ffs[0].head_tail_q_reg[0][id]\ => \i_axi_burst_splitter_ar_chan/gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]\ => i_axi_to_axi_lite_id_reflect_n_9,
      \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]\ => i_axi_to_axi_lite_id_reflect_n_14,
      id_d => id_d,
      \mem_q_reg[0][0]\ => \mem_q_reg[1][0]\,
      r_last_q_reg_0 => i_axi_burst_splitter_n_53,
      r_state_q => r_state_q,
      r_state_q_reg_0 => i_axi_to_axi_lite_id_reflect_n_17,
      read_pointer_q0_0 => read_pointer_q0_0,
      \splitted_req[ar][id]\ => \splitted_req[ar][id]\,
      \splitted_req[aw][id]\ => \splitted_req[aw][id]\,
      state_q_reg(0) => state_q_reg(0),
      state_q_reg_0 => \^state_q_reg_0\,
      state_q_reg_1 => \^write_pointer_q0\,
      state_q_reg_2 => i_axi_burst_splitter_n_15,
      state_q_reg_3(5 downto 0) => state_q_reg_1(5 downto 0),
      state_q_reg_4 => i_axi_burst_splitter_n_31,
      state_q_reg_5 => i_axi_burst_splitter_n_32,
      state_q_reg_6(0) => \i_aw_id_fifo/status_cnt_n\,
      state_q_reg_7 => i_axi_to_axi_lite_id_reflect_n_6,
      state_q_reg_8 => i_axi_to_axi_lite_id_reflect_n_10,
      \status_cnt_q_reg[0]\ => \^status_cnt_q_reg[0]\,
      \status_cnt_q_reg[1]\ => \^axi_slv_req_b_ready_0\,
      \status_cnt_q_reg[1]_0\ => i_axi_to_axi_lite_id_reflect_n_7,
      \status_cnt_q_reg[1]_1\ => \status_cnt_q_reg[1]_1\,
      \status_cnt_q_reg[1]_2\(1 downto 0) => state_q_reg_2(1 downto 0),
      \unsupported_resp[r][id]\ => \unsupported_resp[r][id]\,
      \w_cnt_q_reg[cnt][0]\(0) => \w_cnt_d[cnt]\(0),
      \w_cnt_q_reg[cnt][0]_0\(0) => i_axi_atop_filter_n_6,
      write_pointer_q => write_pointer_q,
      write_pointer_q0_1 => write_pointer_q0_1,
      write_pointer_q_0 => \i_ar_id_fifo/write_pointer_q\,
      write_pointer_q_2 => write_pointer_q_2,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_0\ => i_axi_burst_splitter_n_17,
      \write_pointer_q_reg[0]_1\(0) => E(0),
      \write_pointer_q_reg[0]_2\ => i_axi_atop_filter_n_12
    );
i_axi_to_axi_lite_id_reflect: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_axi_lite_id_reflect
     port map (
      D(0) => i_axi_burst_splitter_n_5,
      E(0) => \i_aw_id_fifo/status_cnt_n\,
      Q(1 downto 0) => \status_cnt_q_reg[1]\(1 downto 0),
      S(5) => i_axi_to_axi_lite_id_reflect_n_20,
      S(4) => i_axi_to_axi_lite_id_reflect_n_21,
      S(3) => i_axi_to_axi_lite_id_reflect_n_22,
      S(2) => i_axi_to_axi_lite_id_reflect_n_23,
      S(1) => i_axi_to_axi_lite_id_reflect_n_24,
      S(0) => i_axi_to_axi_lite_id_reflect_n_25,
      \ax_d0_inferred__0/i__carry\ => i_axi_burst_splitter_n_56,
      \ax_d0_inferred__0/i__carry_0\ => i_axi_burst_splitter_n_57,
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_id_0_sp_1 => i_axi_to_axi_lite_id_reflect_n_14,
      axi_slv_req_ar_len(4 downto 0) => axi_slv_req_ar_len(4 downto 0),
      axi_slv_req_ar_len_3_sp_1 => i_axi_to_axi_lite_id_reflect_n_19,
      axi_slv_req_ar_len_4_sp_1 => i_axi_to_axi_lite_id_reflect_n_5,
      axi_slv_req_ar_size(2 downto 0) => axi_slv_req_ar_size(2 downto 0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_id_0_sp_1 => i_axi_to_axi_lite_id_reflect_n_8,
      axi_slv_rsp_aw_ready_INST_0_i_7 => i_axi_atop_filter_n_12,
      axi_slv_rsp_aw_ready_INST_0_i_7_0(1 downto 0) => axi_slv_rsp_aw_ready_INST_0_i_7(1 downto 0),
      b_state_q => \^b_state_q\,
      b_state_q_reg => i_axi_to_axi_lite_id_reflect_n_1,
      clk => clk,
      \counter_q_reg[0]\(1 downto 0) => \counter_q_reg[0]\(1 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1 downto 0),
      \gen_ht_ffs[0].head_tail_q_reg[0][id]\ => \i_axi_burst_splitter_ar_chan/gen_ht_ffs[0].head_tail_q_reg[0][id]\,
      \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2\ => i_axi_burst_splitter_n_44,
      \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_0\ => i_axi_burst_splitter_n_32,
      \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2_1\ => i_axi_burst_splitter_n_20,
      \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0\ => i_axi_burst_splitter_n_15,
      \mem_q_reg[0][0]\ => \^state_q_reg_0\,
      \mem_q_reg[1][0]\ => i_axi_to_axi_lite_id_reflect_n_9,
      \mem_q_reg[1][0]_0\ => i_axi_to_axi_lite_id_reflect_n_15,
      \mem_q_reg[1][0]_1\ => i_axi_to_axi_lite_id_reflect_n_17,
      \mem_q_reg[1][0]_2\ => \mem_q_reg[1][0]\,
      r_state_q => r_state_q,
      r_state_q_reg => i_axi_to_axi_lite_id_reflect_n_16,
      r_state_q_reg_0 => i_axi_to_axi_lite_id_reflect_n_18,
      read_pointer_q0 => \^read_pointer_q0\,
      \read_pointer_q_reg[0]\ => \^gen_ht_ffs[0].head_tail_q_reg[0][free]__0\,
      \read_pointer_q_reg[0]_0\ => \^b_state_q_reg\,
      \read_pointer_q_reg[0]_1\ => \^axi_slv_req_b_ready_0\,
      \read_pointer_q_reg[0]_2\ => \^counter_q_reg[4]\,
      \splitted_req[ar][id]\ => \splitted_req[ar][id]\,
      \splitted_req[aw][id]\ => \splitted_req[aw][id]\,
      state_q_reg(1 downto 0) => state_q_reg_2(1 downto 0),
      \status_cnt_q_reg[0]\ => \^status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_0\ => i_axi_to_axi_lite_id_reflect_n_6,
      \status_cnt_q_reg[0]_1\ => i_axi_to_axi_lite_id_reflect_n_7,
      \status_cnt_q_reg[1]\ => i_axi_to_axi_lite_id_reflect_n_10,
      \status_cnt_q_reg[1]_0\ => i_axi_to_axi_lite_id_reflect_n_11,
      \status_cnt_q_reg[1]_1\(1 downto 0) => \^status_cnt_q_reg[1]_0\(1 downto 0),
      \status_cnt_q_reg[1]_2\(0) => i_axi_burst_splitter_n_12,
      write_pointer_q => \i_ar_id_fifo/write_pointer_q\,
      \write_pointer_q_reg[0]\ => i_axi_burst_splitter_n_17,
      \write_pointer_q_reg[0]_0\ => \^write_pointer_q0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_backend is
  port (
    rst_n_0 : out STD_LOGIC;
    \w_tf_q_reg[valid]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_pointer_q_reg[2]\ : out STD_LOGIC;
    axi_mst_req_r_ready : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    axi_mst_req_w_valid : out STD_LOGIC;
    axi_mst_req_w_last : out STD_LOGIC;
    \dma_regs_rsp[ready]\ : out STD_LOGIC;
    be_valid : out STD_LOGIC;
    axi_mst_req_ar_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_ar_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_ar_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_tf_q_reg[valid]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.rr_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : out STD_LOGIC;
    axi_mst_req_b_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_mst_req_aw_valid : out STD_LOGIC;
    axi_mst_req_ar_valid : out STD_LOGIC;
    axi_mst_req_w_strb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \w_tf_q_reg[addr][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_tf_q_reg[addr][31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[addr][31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_tf_q_reg[length][30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_w_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_mst_req_aw_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_aw_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_aw_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \burst_req_d[opt][beo][decouple_rw]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \burst_req_d[opt][beo][src_reduce_len]\ : in STD_LOGIC;
    axi_mst_rsp_b_valid : in STD_LOGIC;
    \w_tf_q_reg[addr][0]\ : in STD_LOGIC;
    axi_mst_rsp_w_ready : in STD_LOGIC;
    \next_q_reg[0]\ : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \mem_q_reg[0][data][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][data][0]_0\ : in STD_LOGIC;
    \dma_regs_req[write]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    axi_mst_rsp_r_valid : in STD_LOGIC;
    axi_mst_rsp_r_last : in STD_LOGIC;
    axi_mst_rsp_ar_ready : in STD_LOGIC;
    axi_mst_rsp_r_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \w_tf_q_reg[addr][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_tf_q_reg[addr][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_tf_q_reg[length][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \opt_tf_q_reg[shift][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_backend;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_backend is
  signal aw_to_send_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_0\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_1\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_10\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_11\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_13\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_14\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_15\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_3\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_4\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_5\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_7\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_8\ : STD_LOGIC;
  signal \gen_axi_transport_layer.i_idma_axi_transport_layer_n_9\ : STD_LOGIC;
  signal \gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0\ : STD_LOGIC;
  signal \gen_fifo.i_stream_fifo/fifo_i/status_cnt_n\ : STD_LOGIC;
  signal \gen_hw_legalizer.i_idma_legalizer_n_0\ : STD_LOGIC;
  signal \gen_hw_legalizer.i_idma_legalizer_n_5\ : STD_LOGIC;
  signal \gen_last_flag_fifo.i_w_last_n_2\ : STD_LOGIC;
  signal \gen_r_aw_coupler.i_idma_channel_coupler_n_6\ : STD_LOGIC;
  signal \gen_r_aw_coupler.i_idma_channel_coupler_n_7\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_0\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_1\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_10\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_12\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_18\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_19\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_2\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_20\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_21\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_22\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_23\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_24\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_25\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_26\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_27\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_3\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_4\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_5\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_6\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_7\ : STD_LOGIC;
  signal \gen_w_dp_fifo.i_w_dp_req_n_8\ : STD_LOGIC;
  signal i_ar_fall_through_register_n_8 : STD_LOGIC;
  signal i_ar_fall_through_register_n_9 : STD_LOGIC;
  signal \i_aw_store/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\ : STD_LOGIC;
  signal \i_fifo/i_fifo_v3/write_pointer_n06_out\ : STD_LOGIC;
  signal \i_idma_buffer/gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\ : STD_LOGIC;
  signal \i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q\ : STD_LOGIC;
  signal \i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\ : STD_LOGIC;
  signal i_r_dp_req_n_0 : STD_LOGIC;
  signal i_r_dp_req_n_1 : STD_LOGIC;
  signal i_r_dp_req_n_10 : STD_LOGIC;
  signal i_r_dp_req_n_11 : STD_LOGIC;
  signal i_r_dp_req_n_12 : STD_LOGIC;
  signal i_r_dp_req_n_21 : STD_LOGIC;
  signal i_r_dp_req_n_22 : STD_LOGIC;
  signal i_r_dp_req_n_23 : STD_LOGIC;
  signal i_r_dp_req_n_24 : STD_LOGIC;
  signal i_r_dp_req_n_25 : STD_LOGIC;
  signal i_r_dp_req_n_26 : STD_LOGIC;
  signal i_r_dp_req_n_27 : STD_LOGIC;
  signal i_r_dp_req_n_28 : STD_LOGIC;
  signal i_r_dp_req_n_29 : STD_LOGIC;
  signal i_r_dp_req_n_3 : STD_LOGIC;
  signal i_r_dp_req_n_30 : STD_LOGIC;
  signal i_r_dp_req_n_31 : STD_LOGIC;
  signal i_r_dp_req_n_32 : STD_LOGIC;
  signal i_r_dp_req_n_33 : STD_LOGIC;
  signal i_r_dp_req_n_34 : STD_LOGIC;
  signal i_r_dp_req_n_35 : STD_LOGIC;
  signal i_r_dp_req_n_36 : STD_LOGIC;
  signal i_r_dp_req_n_37 : STD_LOGIC;
  signal i_r_dp_req_n_38 : STD_LOGIC;
  signal i_r_dp_req_n_39 : STD_LOGIC;
  signal i_r_dp_req_n_4 : STD_LOGIC;
  signal i_r_dp_req_n_40 : STD_LOGIC;
  signal i_r_dp_req_n_41 : STD_LOGIC;
  signal i_r_dp_req_n_42 : STD_LOGIC;
  signal i_r_dp_req_n_43 : STD_LOGIC;
  signal i_r_dp_req_n_44 : STD_LOGIC;
  signal i_r_dp_req_n_6 : STD_LOGIC;
  signal i_r_dp_req_n_8 : STD_LOGIC;
  signal i_r_dp_req_n_9 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^q_reg[0]\ : STD_LOGIC;
  signal \r_dp_rsp[first]\ : STD_LOGIC;
  signal \r_req[ar_req][addr]\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \r_req[ar_req][burst]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_req[ar_req][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_req[r_dp_req][offset]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_req[r_dp_req][shift]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_req[r_dp_req][tailer]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rst_n_0\ : STD_LOGIC;
  signal w_num_beats_d : STD_LOGIC;
  signal \w_req[aw_req][addr]\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \w_req[aw_req][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \w_req[w_dp_req][is_single]\ : STD_LOGIC;
  signal \w_req[w_dp_req][offset]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \w_req[w_dp_req][tailer]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \q_reg[0]\ <= \^q_reg[0]\;
  rst_n_0 <= \^rst_n_0\;
\gen_axi_transport_layer.i_idma_axi_transport_layer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_axi_transport_layer
     port map (
      D(7) => i_r_dp_req_n_21,
      D(6) => i_r_dp_req_n_22,
      D(5) => i_r_dp_req_n_23,
      D(4) => i_r_dp_req_n_24,
      D(3) => i_r_dp_req_n_25,
      D(2) => i_r_dp_req_n_26,
      D(1) => i_r_dp_req_n_27,
      D(0) => i_r_dp_req_n_28,
      E(0) => \gen_w_dp_fifo.i_w_dp_req_n_6\,
      Q(2) => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_8\,
      Q(1) => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_9\,
      Q(0) => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_10\,
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_r_ready_0 => \^q_reg[0]\,
      axi_mst_req_r_ready_1 => i_r_dp_req_n_1,
      axi_mst_req_w_data(31 downto 0) => axi_mst_req_w_data(31 downto 0),
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_req_w_valid_0 => \gen_w_dp_fifo.i_w_dp_req_n_3\,
      axi_mst_req_w_valid_1 => \gen_w_dp_fifo.i_w_dp_req_n_5\,
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid => axi_mst_rsp_r_valid,
      axi_mst_rsp_r_valid_0 => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_7\,
      axi_mst_rsp_w_ready => axi_mst_rsp_w_ready,
      axi_mst_rsp_w_ready_0 => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_0\,
      axi_mst_rsp_w_ready_1 => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_1\,
      clk => clk,
      first_r_q_reg_0 => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_11\,
      \mem_q_reg[0][7]\(7 downto 0) => data_i(7 downto 0),
      \mem_q_reg[0][7]_0\(0) => i_r_dp_req_n_3,
      \mem_q_reg[1][7]\(7) => i_r_dp_req_n_29,
      \mem_q_reg[1][7]\(6) => i_r_dp_req_n_30,
      \mem_q_reg[1][7]\(5) => i_r_dp_req_n_31,
      \mem_q_reg[1][7]\(4) => i_r_dp_req_n_32,
      \mem_q_reg[1][7]\(3) => i_r_dp_req_n_33,
      \mem_q_reg[1][7]\(2) => i_r_dp_req_n_34,
      \mem_q_reg[1][7]\(1) => i_r_dp_req_n_35,
      \mem_q_reg[1][7]\(0) => i_r_dp_req_n_36,
      \mem_q_reg[1][7]_0\(0) => i_r_dp_req_n_4,
      \mem_q_reg[1][7]_1\(7) => i_r_dp_req_n_37,
      \mem_q_reg[1][7]_1\(6) => i_r_dp_req_n_38,
      \mem_q_reg[1][7]_1\(5) => i_r_dp_req_n_39,
      \mem_q_reg[1][7]_1\(4) => i_r_dp_req_n_40,
      \mem_q_reg[1][7]_1\(3) => i_r_dp_req_n_41,
      \mem_q_reg[1][7]_1\(2) => i_r_dp_req_n_42,
      \mem_q_reg[1][7]_1\(1) => i_r_dp_req_n_43,
      \mem_q_reg[1][7]_1\(0) => i_r_dp_req_n_44,
      \mem_q_reg[2][0]\ => i_r_dp_req_n_12,
      \mem_q_reg[2][7]\(0) => \i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q\,
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \read_pointer_q_reg[0]\(0) => \gen_w_dp_fifo.i_w_dp_req_n_4\,
      \read_pointer_q_reg[0]_0\(0) => \gen_w_dp_fifo.i_w_dp_req_n_2\,
      \read_pointer_q_reg[0]_1\(0) => \gen_w_dp_fifo.i_w_dp_req_n_0\,
      \status_cnt_q_reg[0]\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_3\,
      \status_cnt_q_reg[0]_0\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_14\,
      \status_cnt_q_reg[0]_1\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_15\,
      \status_cnt_q_reg[0]_2\ => \gen_w_dp_fifo.i_w_dp_req_n_7\,
      \status_cnt_q_reg[0]_3\ => i_r_dp_req_n_8,
      \status_cnt_q_reg[0]_4\(0) => i_r_dp_req_n_6,
      \status_cnt_q_reg[2]\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_4\,
      \status_cnt_q_reg[2]_0\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_5\,
      \status_cnt_q_reg[2]_1\ => \gen_w_dp_fifo.i_w_dp_req_n_10\,
      \status_cnt_q_reg[2]_2\ => \gen_w_dp_fifo.i_w_dp_req_n_1\,
      \status_cnt_q_reg[2]_3\(1 downto 0) => aw_to_send_q(1 downto 0),
      w_cnt_valid_q_reg_0 => \gen_w_dp_fifo.i_w_dp_req_n_18\,
      w_cnt_valid_q_reg_1 => \gen_w_dp_fifo.i_w_dp_req_n_27\,
      \w_num_beats_q_reg[0]_0\ => \gen_w_dp_fifo.i_w_dp_req_n_19\,
      \w_num_beats_q_reg[1]_0\ => \gen_w_dp_fifo.i_w_dp_req_n_20\,
      \w_num_beats_q_reg[2]_0\ => \gen_w_dp_fifo.i_w_dp_req_n_21\,
      \w_num_beats_q_reg[3]_0\ => \gen_w_dp_fifo.i_w_dp_req_n_22\,
      \w_num_beats_q_reg[4]_0\ => \gen_w_dp_fifo.i_w_dp_req_n_23\,
      \w_num_beats_q_reg[5]_0\ => \gen_w_dp_fifo.i_w_dp_req_n_24\,
      \w_num_beats_q_reg[6]_0\ => \gen_w_dp_fifo.i_w_dp_req_n_25\,
      \w_num_beats_q_reg[7]_0\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_13\,
      \w_num_beats_q_reg[7]_1\ => \gen_w_dp_fifo.i_w_dp_req_n_26\,
      \w_num_beats_q_reg[7]_2\(0) => w_num_beats_d,
      \write_pointer_q_reg[0]\ => \^rst_n_0\,
      \write_pointer_q_reg[1]\(1 downto 0) => \i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q\(1 downto 0),
      \write_pointer_q_reg[1]_0\ => i_r_dp_req_n_11,
      \write_pointer_q_reg[1]_1\(0) => \i_idma_buffer/gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\,
      \write_pointer_q_reg[1]_2\(0) => \i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\
    );
\gen_hw_legalizer.i_idma_legalizer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_legalizer
     port map (
      CO(0) => \gen_hw_legalizer.i_idma_legalizer_n_5\,
      D(7 downto 0) => \r_req[ar_req][len]\(7 downto 0),
      E(0) => E(0),
      O(7 downto 0) => O(7 downto 0),
      Q(31 downto 2) => \w_req[aw_req][addr]\(31 downto 2),
      Q(1 downto 0) => \w_req[w_dp_req][offset]\(1 downto 0),
      axi_mst_req_b_ready => axi_mst_req_b_ready,
      axi_mst_req_b_ready_0 => \gen_r_aw_coupler.i_idma_channel_coupler_n_7\,
      axi_mst_req_b_ready_1 => i_r_dp_req_n_10,
      \burst_req_d[opt][beo][decouple_rw]\ => \burst_req_d[opt][beo][decouple_rw]\,
      \burst_req_d[opt][beo][src_reduce_len]\ => \burst_req_d[opt][beo][src_reduce_len]\,
      clk => clk,
      \dma_regs_req[write]\ => \dma_regs_req[write]\,
      \dma_regs_rsp[ready]\ => \dma_regs_rsp[ready]\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]\ => \gen_arbiter.gen_int_rr.rr_q_reg[0]\,
      \next_q_reg[0]\ => \next_q_reg[0]\,
      \opt_tf_q_reg[decouple_rw]_0\ => \gen_hw_legalizer.i_idma_legalizer_n_0\,
      \opt_tf_q_reg[decouple_rw]_1\(7 downto 0) => \w_req[aw_req][len]\(7 downto 0),
      \opt_tf_q_reg[shift][1]_0\(1 downto 0) => \r_req[r_dp_req][shift]\(1 downto 0),
      \opt_tf_q_reg[shift][1]_1\(1 downto 0) => \opt_tf_q_reg[shift][1]\(1 downto 0),
      p_0_in(31 downto 0) => p_0_in(31 downto 0),
      \p_0_in__0\(0) => \p_0_in__0\(4),
      \q_reg[0]\ => \^q_reg[0]\,
      \r_req[ar_req][burst]\(0) => \r_req[ar_req][burst]\(0),
      \r_tf_q_reg[addr][10]_0\(7 downto 0) => \r_tf_q_reg[addr][10]\(7 downto 0),
      \r_tf_q_reg[addr][23]_0\(7 downto 0) => \r_tf_q_reg[addr][23]\(7 downto 0),
      \r_tf_q_reg[addr][31]_0\(31 downto 2) => \r_req[ar_req][addr]\(31 downto 2),
      \r_tf_q_reg[addr][31]_0\(1 downto 0) => \r_req[r_dp_req][offset]\(1 downto 0),
      \r_tf_q_reg[addr][31]_1\(7 downto 0) => \r_tf_q_reg[addr][31]\(7 downto 0),
      \r_tf_q_reg[addr][31]_2\(31 downto 0) => \r_tf_q_reg[addr][31]_0\(31 downto 0),
      \r_tf_q_reg[addr][7]_0\(7 downto 0) => \r_tf_q_reg[addr][7]\(7 downto 0),
      \r_tf_q_reg[length][15]_0\(7 downto 0) => \r_tf_q_reg[length][15]\(7 downto 0),
      \r_tf_q_reg[length][1]_0\(1 downto 0) => \r_req[r_dp_req][tailer]\(1 downto 0),
      \r_tf_q_reg[length][23]_0\(7 downto 0) => \r_tf_q_reg[length][23]\(7 downto 0),
      \r_tf_q_reg[length][30]_0\(7 downto 0) => \r_tf_q_reg[length][30]\(7 downto 0),
      \r_tf_q_reg[length][31]_0\(31 downto 0) => \r_tf_q_reg[length][31]\(31 downto 0),
      read_pointer_q0 => \gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0\,
      rst_n => rst_n,
      rst_n_0 => \^rst_n_0\,
      status_cnt_n => \gen_fifo.i_stream_fifo/fifo_i/status_cnt_n\,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]\ => be_valid,
      \w_req[w_dp_req][is_single]\ => \w_req[w_dp_req][is_single]\,
      \w_tf_q_reg[addr][0]_0\ => \w_tf_q_reg[addr][0]\,
      \w_tf_q_reg[addr][10]_0\(7 downto 0) => \w_tf_q_reg[addr][10]\(7 downto 0),
      \w_tf_q_reg[addr][23]_0\(7 downto 0) => \w_tf_q_reg[addr][23]\(7 downto 0),
      \w_tf_q_reg[addr][31]_0\(7 downto 0) => \w_tf_q_reg[addr][31]\(7 downto 0),
      \w_tf_q_reg[addr][31]_1\(31 downto 0) => \w_tf_q_reg[addr][31]_0\(31 downto 0),
      \w_tf_q_reg[addr][7]_0\(7 downto 0) => \w_tf_q_reg[addr][7]\(7 downto 0),
      \w_tf_q_reg[length][1]_0\(1 downto 0) => \w_req[w_dp_req][tailer]\(1 downto 0),
      \w_tf_q_reg[length][31]_0\(31 downto 0) => D(31 downto 0),
      \w_tf_q_reg[valid]_0\(0) => \w_tf_q_reg[valid]\(0),
      write_pointer_n06_out => \i_fifo/i_fifo_v3/write_pointer_n06_out\,
      write_pointer_q0 => \i_aw_store/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\,
      \write_pointer_q_reg[0]\ => i_r_dp_req_n_9,
      \write_pointer_q_reg[0]_0\ => \gen_r_aw_coupler.i_idma_channel_coupler_n_6\
    );
\gen_last_flag_fifo.i_w_last\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized0\
     port map (
      CO(0) => \gen_hw_legalizer.i_idma_legalizer_n_5\,
      axi_mst_rsp_b_valid => axi_mst_rsp_b_valid,
      clk => clk,
      read_pointer_q0 => \gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0\,
      \read_pointer_q_reg[2]\ => \read_pointer_q_reg[2]\,
      \read_pointer_q_reg[2]_0\ => \^q_reg[0]\,
      status_cnt_n => \gen_fifo.i_stream_fifo/fifo_i/status_cnt_n\,
      \status_cnt_q_reg[0]\ => \^rst_n_0\,
      \status_cnt_q_reg[2]\ => \gen_last_flag_fifo.i_w_last_n_2\,
      write_pointer_q0 => \i_aw_store/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\
    );
\gen_r_aw_coupler.i_idma_channel_coupler\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_channel_coupler
     port map (
      D(29 downto 0) => \w_req[aw_req][addr]\(31 downto 2),
      Q(2 downto 0) => Q(2 downto 0),
      \aw_to_send_q_reg[0]_0\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_7\,
      \aw_to_send_q_reg[1]_0\(1 downto 0) => aw_to_send_q(1 downto 0),
      axi_mst_req_aw_addr(29 downto 0) => axi_mst_req_aw_addr(29 downto 0),
      axi_mst_req_aw_burst(0) => axi_mst_req_aw_burst(0),
      axi_mst_req_aw_len(7 downto 0) => axi_mst_req_aw_len(7 downto 0),
      axi_mst_req_aw_size(0) => axi_mst_req_aw_size(0),
      axi_mst_req_aw_valid => axi_mst_req_aw_valid,
      axi_mst_req_b_ready_INST_0_i_5(0) => \gen_w_dp_fifo.i_w_dp_req_n_8\,
      axi_mst_req_b_ready_INST_0_i_5_0 => \gen_w_dp_fifo.i_w_dp_req_n_12\,
      axi_mst_req_b_ready_INST_0_i_5_1 => \gen_last_flag_fifo.i_w_last_n_2\,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      clk => clk,
      \mem_q_reg[2][aw][len][7]\(7 downto 0) => \w_req[aw_req][len]\(7 downto 0),
      \opt_tf_q_reg[decouple_rw]\ => \gen_r_aw_coupler.i_idma_channel_coupler_n_6\,
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \r_req[ar_req][burst]\(0) => \r_req[ar_req][burst]\(0),
      \status_cnt_q_reg[1]\ => \^rst_n_0\,
      \status_cnt_q_reg[2]\ => \gen_r_aw_coupler.i_idma_channel_coupler_n_7\,
      \status_cnt_q_reg[2]_0\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_11\,
      write_pointer_q0 => \i_aw_store/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\,
      \write_pointer_q_reg[0]\ => i_r_dp_req_n_10,
      \write_pointer_q_reg[0]_0\ => \gen_hw_legalizer.i_idma_legalizer_n_0\
    );
\gen_w_dp_fifo.i_w_dp_req\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo
     port map (
      D(1 downto 0) => \w_req[w_dp_req][offset]\(1 downto 0),
      E(0) => \gen_w_dp_fifo.i_w_dp_req_n_6\,
      Q(0) => \gen_w_dp_fifo.i_w_dp_req_n_8\,
      axi_mst_req_w_last => axi_mst_req_w_last,
      axi_mst_req_w_last_0 => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_3\,
      axi_mst_req_w_last_1 => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_4\,
      axi_mst_req_w_last_2 => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_5\,
      axi_mst_req_w_last_3 => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_13\,
      axi_mst_req_w_strb(3 downto 0) => axi_mst_req_w_strb(3 downto 0),
      \axi_mst_req_w_strb[2]_INST_0_i_1\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_14\,
      axi_mst_rsp_w_ready(0) => \gen_w_dp_fifo.i_w_dp_req_n_0\,
      axi_mst_rsp_w_ready_0(0) => \gen_w_dp_fifo.i_w_dp_req_n_2\,
      axi_mst_rsp_w_ready_1(0) => \gen_w_dp_fifo.i_w_dp_req_n_4\,
      clk => clk,
      \mem_q_reg[0][data][0]\(0) => \mem_q_reg[0][data][0]\(0),
      \mem_q_reg[0][data][0]_0\ => i_r_dp_req_n_0,
      \mem_q_reg[0][data][0]_1\ => \mem_q_reg[0][data][0]_0\,
      \mem_q_reg[0][num_beats][0]\ => \gen_w_dp_fifo.i_w_dp_req_n_19\,
      \mem_q_reg[0][num_beats][2]\ => \gen_w_dp_fifo.i_w_dp_req_n_21\,
      \mem_q_reg[0][num_beats][5]\ => \gen_w_dp_fifo.i_w_dp_req_n_24\,
      \mem_q_reg[0][num_beats][7]\ => \gen_w_dp_fifo.i_w_dp_req_n_26\,
      \mem_q_reg[0][num_beats][7]_0\(7 downto 0) => \w_req[aw_req][len]\(7 downto 0),
      \mem_q_reg[0][tailer][1]\(1 downto 0) => \w_req[w_dp_req][tailer]\(1 downto 0),
      \mem_q_reg[1][num_beats][0]\ => \^rst_n_0\,
      \mem_q_reg[1][num_beats][1]\ => \gen_w_dp_fifo.i_w_dp_req_n_20\,
      \mem_q_reg[1][num_beats][3]\ => \gen_w_dp_fifo.i_w_dp_req_n_22\,
      \mem_q_reg[1][num_beats][4]\ => \gen_w_dp_fifo.i_w_dp_req_n_23\,
      \mem_q_reg[1][offset][0]\ => \gen_w_dp_fifo.i_w_dp_req_n_27\,
      \mem_q_reg[1][offset][1]\ => \gen_w_dp_fifo.i_w_dp_req_n_18\,
      \mem_q_reg[1][tailer][1]\ => \gen_w_dp_fifo.i_w_dp_req_n_5\,
      \mem_q_reg[2][is_single]\ => \gen_w_dp_fifo.i_w_dp_req_n_1\,
      \mem_q_reg[2][is_single]_0\ => \gen_w_dp_fifo.i_w_dp_req_n_3\,
      \mem_q_reg[2][is_single]_1\ => \gen_w_dp_fifo.i_w_dp_req_n_10\,
      \mem_q_reg[2][is_single]_2\(0) => w_num_beats_d,
      \mem_q_reg[2][num_beats][6]\ => \gen_w_dp_fifo.i_w_dp_req_n_25\,
      \p_0_in__0\(0) => \p_0_in__0\(4),
      \r_tf_q_reg[valid]\ => \r_tf_q_reg[valid]\,
      \read_pointer_q_reg[0]\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_1\,
      \read_pointer_q_reg[1]\ => \gen_w_dp_fifo.i_w_dp_req_n_7\,
      \status_cnt_q_reg[0]\ => \gen_w_dp_fifo.i_w_dp_req_n_12\,
      \status_cnt_q_reg[2]\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_0\,
      \w_req[w_dp_req][is_single]\ => \w_req[w_dp_req][is_single]\,
      write_pointer_q0 => \i_aw_store/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\
    );
i_ar_fall_through_register: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fall_through_register__parameterized0\
     port map (
      D(7 downto 0) => \r_req[ar_req][len]\(7 downto 0),
      Q(1) => i_ar_fall_through_register_n_8,
      Q(0) => i_ar_fall_through_register_n_9,
      axi_mst_req_ar_addr(29 downto 0) => axi_mst_req_ar_addr(29 downto 0),
      axi_mst_req_ar_burst(0) => axi_mst_req_ar_burst(0),
      axi_mst_req_ar_len(7 downto 0) => axi_mst_req_ar_len(7 downto 0),
      axi_mst_req_ar_size(0) => axi_mst_req_ar_size(0),
      axi_mst_req_ar_valid => axi_mst_req_ar_valid,
      axi_mst_rsp_ar_ready => axi_mst_rsp_ar_ready,
      clk => clk,
      \mem_q_reg[0][addr][31]\(29 downto 0) => \r_req[ar_req][addr]\(31 downto 2),
      \mem_q_reg[0][size][1]\ => \^rst_n_0\,
      \r_req[ar_req][burst]\(0) => \r_req[ar_req][burst]\(0),
      write_pointer_n06_out => \i_fifo/i_fifo_v3/write_pointer_n06_out\
    );
i_r_dp_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_stream_fifo__parameterized3\
     port map (
      D(7) => i_r_dp_req_n_21,
      D(6) => i_r_dp_req_n_22,
      D(5) => i_r_dp_req_n_23,
      D(4) => i_r_dp_req_n_24,
      D(3) => i_r_dp_req_n_25,
      D(2) => i_r_dp_req_n_26,
      D(1) => i_r_dp_req_n_27,
      D(0) => i_r_dp_req_n_28,
      Q(2) => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_8\,
      Q(1) => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_9\,
      Q(0) => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_10\,
      axi_mst_req_b_ready_INST_0_i_5(1) => i_ar_fall_through_register_n_8,
      axi_mst_req_b_ready_INST_0_i_5(0) => i_ar_fall_through_register_n_9,
      axi_mst_rsp_r_data(31 downto 0) => axi_mst_rsp_r_data(31 downto 0),
      \axi_mst_rsp_r_data[15]\(7 downto 0) => data_i(7 downto 0),
      \axi_mst_rsp_r_data[23]\(7) => i_r_dp_req_n_29,
      \axi_mst_rsp_r_data[23]\(6) => i_r_dp_req_n_30,
      \axi_mst_rsp_r_data[23]\(5) => i_r_dp_req_n_31,
      \axi_mst_rsp_r_data[23]\(4) => i_r_dp_req_n_32,
      \axi_mst_rsp_r_data[23]\(3) => i_r_dp_req_n_33,
      \axi_mst_rsp_r_data[23]\(2) => i_r_dp_req_n_34,
      \axi_mst_rsp_r_data[23]\(1) => i_r_dp_req_n_35,
      \axi_mst_rsp_r_data[23]\(0) => i_r_dp_req_n_36,
      \axi_mst_rsp_r_data[31]\(7) => i_r_dp_req_n_37,
      \axi_mst_rsp_r_data[31]\(6) => i_r_dp_req_n_38,
      \axi_mst_rsp_r_data[31]\(5) => i_r_dp_req_n_39,
      \axi_mst_rsp_r_data[31]\(4) => i_r_dp_req_n_40,
      \axi_mst_rsp_r_data[31]\(3) => i_r_dp_req_n_41,
      \axi_mst_rsp_r_data[31]\(2) => i_r_dp_req_n_42,
      \axi_mst_rsp_r_data[31]\(1) => i_r_dp_req_n_43,
      \axi_mst_rsp_r_data[31]\(0) => i_r_dp_req_n_44,
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid(0) => \i_idma_buffer/gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\,
      axi_mst_rsp_w_ready(0) => i_r_dp_req_n_6,
      clk => clk,
      first_r_q_reg(0) => \i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0\,
      first_r_q_reg_0 => i_r_dp_req_n_8,
      \mem_q[0][data][0]_i_5\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_15\,
      \mem_q_reg[0][7]\(1 downto 0) => \i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q\(1 downto 0),
      \mem_q_reg[0][offset][1]\(1 downto 0) => \r_req[r_dp_req][offset]\(1 downto 0),
      \mem_q_reg[0][shift][0]\ => i_r_dp_req_n_12,
      \mem_q_reg[0][shift][1]\(1 downto 0) => \r_req[r_dp_req][shift]\(1 downto 0),
      \mem_q_reg[0][tailer][1]\(1 downto 0) => \r_req[r_dp_req][tailer]\(1 downto 0),
      \mem_q_reg[1][shift][0]\ => \^rst_n_0\,
      \mem_q_reg[1][tailer][1]\ => i_r_dp_req_n_11,
      \opt_tf_q_reg[decouple_rw]\ => i_r_dp_req_n_9,
      \r_dp_rsp[first]\ => \r_dp_rsp[first]\,
      \status_cnt_q_reg[0]\ => i_r_dp_req_n_0,
      \status_cnt_q_reg[0]_0\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_7\,
      \status_cnt_q_reg[0]_1\ => \gen_w_dp_fifo.i_w_dp_req_n_3\,
      \status_cnt_q_reg[0]_2\ => \gen_axi_transport_layer.i_idma_axi_transport_layer_n_1\,
      \status_cnt_q_reg[1]\ => i_r_dp_req_n_10,
      \status_cnt_q_reg[2]\ => i_r_dp_req_n_1,
      write_pointer_n06_out => \i_fifo/i_fifo_v3/write_pointer_n06_out\,
      \write_pointer_q_reg[0]\(0) => \i_idma_buffer/gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/mem_q\,
      \write_pointer_q_reg[0]_0\ => \gen_r_aw_coupler.i_idma_channel_coupler_n_7\,
      \write_pointer_q_reg[0]_1\ => \gen_hw_legalizer.i_idma_legalizer_n_0\,
      \write_pointer_q_reg[1]\(0) => i_r_dp_req_n_3,
      \write_pointer_q_reg[1]_0\(0) => i_r_dp_req_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_reg is
  port (
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : out STD_LOGIC;
    axi_slv_rsp_w_ready : out STD_LOGIC;
    axi_slv_rsp_b_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_valid : out STD_LOGIC;
    axi_slv_rsp_r_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_q_reg[0][strb][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][addr][5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][addr][4]\ : out STD_LOGIC;
    \dma_regs_req[write]\ : out STD_LOGIC;
    \mem_q_reg[1][addr][3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][addr][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    conf_decouple_we : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_rsp_r_last : out STD_LOGIC;
    axi_slv_rsp_r_valid : out STD_LOGIC;
    axi_slv_rsp_r_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_ar_ready : out STD_LOGIC;
    clk : in STD_LOGIC;
    \mem_q_reg[1][0]\ : in STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : in STD_LOGIC;
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_slv_req_b_ready : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[1]\ : in STD_LOGIC;
    \dma_regs_rsp[ready]\ : in STD_LOGIC;
    \mem_q_reg[0][data][0]\ : in STD_LOGIC;
    \mem_q_reg[0][data][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_q_reg[0][data][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_q_reg[0][data][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \burst_req_d[opt][beo][src_reduce_len]\ : in STD_LOGIC;
    \^q\ : in STD_LOGIC;
    \mem_q_reg[0][data][31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \burst_req_d[opt][beo][decouple_rw]\ : in STD_LOGIC;
    axi_slv_req_w_last : in STD_LOGIC;
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_ar_valid : in STD_LOGIC;
    axi_slv_req_ar_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_w_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_req_w_strb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_reg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_reg is
  signal \axi_lite_req[ar][addr]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \axi_lite_req[aw][addr]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i_axi_atop_filter/r_state_q\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \i_axi_burst_splitter/b_err_q\ : STD_LOGIC;
  signal \i_axi_burst_splitter/b_state_q\ : STD_LOGIC;
  signal i_axi_lite_to_reg_n_36 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_37 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_38 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_39 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_46 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_47 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_48 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_49 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_85 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_86 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_88 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_89 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_90 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_91 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_92 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_93 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_94 : STD_LOGIC;
  signal i_axi_lite_to_reg_n_95 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_0 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_1 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_10 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_14 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_15 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_17 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_18 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_30 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_32 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_40 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_41 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_5 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_6 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_7 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_8 : STD_LOGIC;
  signal i_axi_to_axi_lite_n_9 : STD_LOGIC;
  signal \i_fifo_read/read_pointer_q0\ : STD_LOGIC;
  signal \i_fifo_read/write_pointer_q\ : STD_LOGIC;
  signal \i_fifo_read_resp/read_pointer_q0\ : STD_LOGIC;
  signal \i_fifo_write_req/write_pointer_q\ : STD_LOGIC;
  signal \i_fifo_write_req/write_pointer_q0\ : STD_LOGIC;
  signal \i_fifo_write_resp/status_cnt_n\ : STD_LOGIC;
  signal \i_fifo_write_resp/write_pointer_q0\ : STD_LOGIC;
  signal \mem_q_reg[0][error]\ : STD_LOGIC;
  signal \mem_q_reg[1][error]\ : STD_LOGIC;
begin
i_axi_lite_to_reg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_to_reg
     port map (
      CO(0) => CO(0),
      D(31 downto 0) => D(31 downto 0),
      E(0) => i_axi_to_axi_lite_n_30,
      Q(0) => \i_axi_atop_filter/r_state_q\(1),
      \ax_q_reg[len][3]\(1) => i_axi_to_axi_lite_n_40,
      \ax_q_reg[len][3]\(0) => i_axi_to_axi_lite_n_41,
      axi_slv_req_ar_len(5 downto 0) => axi_slv_req_ar_len(5 downto 0),
      axi_slv_req_ar_len_0_sp_1 => i_axi_lite_to_reg_n_94,
      axi_slv_req_ar_len_3_sp_1 => i_axi_lite_to_reg_n_93,
      axi_slv_req_w_data(31 downto 0) => axi_slv_req_w_data(31 downto 0),
      axi_slv_req_w_strb(3 downto 0) => axi_slv_req_w_strb(3 downto 0),
      \axi_slv_rsp_b_resp[1]_INST_0_i_1\ => i_axi_to_axi_lite_n_32,
      \axi_slv_rsp_b_resp[1]_INST_0_i_15\(1) => i_axi_to_axi_lite_n_14,
      \axi_slv_rsp_b_resp[1]_INST_0_i_15\(0) => i_axi_to_axi_lite_n_15,
      axi_slv_rsp_r_data(31 downto 0) => axi_slv_rsp_r_data(31 downto 0),
      axi_slv_rsp_r_data_31_sp_1 => i_axi_to_axi_lite_n_17,
      b_err_q => \i_axi_burst_splitter/b_err_q\,
      b_state_q => \i_axi_burst_splitter/b_state_q\,
      b_state_q_reg => i_axi_lite_to_reg_n_95,
      \burst_req_d[opt][beo][decouple_rw]\ => \burst_req_d[opt][beo][decouple_rw]\,
      \burst_req_d[opt][beo][src_reduce_len]\ => \burst_req_d[opt][beo][src_reduce_len]\,
      clk => clk,
      conf_decouple_we => conf_decouple_we,
      \dma_regs_rsp[ready]\ => \dma_regs_rsp[ready]\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]\ => \dma_regs_req[write]\,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]_0\ => \mem_q_reg[1][0]\,
      \mem_q_reg[0]\ => i_axi_lite_to_reg_n_88,
      \mem_q_reg[0][0]\ => i_axi_to_axi_lite_n_1,
      \mem_q_reg[0][data][0]\ => \mem_q_reg[0][data][0]\,
      \mem_q_reg[0][data][31]\(31 downto 0) => \mem_q_reg[0][data][31]\(31 downto 0),
      \mem_q_reg[0][data][31]_0\(31 downto 0) => \mem_q_reg[0][data][31]_0\(31 downto 0),
      \mem_q_reg[0][data][31]_1\(31 downto 0) => Q(31 downto 0),
      \mem_q_reg[0][data][31]_2\(31 downto 0) => \mem_q_reg[0][data][31]_1\(31 downto 0),
      \mem_q_reg[0][data][31]_3\(31 downto 0) => \mem_q_reg[0][data][31]_2\(31 downto 0),
      \mem_q_reg[0][error]\ => \mem_q_reg[0][error]\,
      \mem_q_reg[0][strb][0]\(0) => \mem_q_reg[0][strb][0]\(0),
      \mem_q_reg[0]_0\ => i_axi_lite_to_reg_n_89,
      \mem_q_reg[1]\ => i_axi_lite_to_reg_n_91,
      \mem_q_reg[1][5]\(5 downto 0) => \axi_lite_req[ar][addr]\(5 downto 0),
      \mem_q_reg[1][addr][3]\(0) => \mem_q_reg[1][addr][3]\(0),
      \mem_q_reg[1][addr][3]_0\(0) => \mem_q_reg[1][addr][3]_0\(0),
      \mem_q_reg[1][addr][4]\ => \mem_q_reg[1][addr][4]\,
      \mem_q_reg[1][addr][5]\ => \mem_q_reg[1][addr][5]\(0),
      \mem_q_reg[1][addr][5]_0\(5 downto 0) => \axi_lite_req[aw][addr]\(5 downto 0),
      \mem_q_reg[1][error]\ => \mem_q_reg[1][error]\,
      \^q\ => \^q\,
      read_pointer_q0 => \i_fifo_read/read_pointer_q0\,
      read_pointer_q0_2 => \i_fifo_read_resp/read_pointer_q0\,
      \read_pointer_q_reg[0]\ => i_axi_lite_to_reg_n_36,
      \read_pointer_q_reg[0]_0\ => i_axi_lite_to_reg_n_90,
      \read_pointer_q_reg[0]_1\ => i_axi_to_axi_lite_n_5,
      \read_pointer_q_reg[0]_2\ => i_axi_to_axi_lite_n_6,
      \read_pointer_q_reg[0]_3\ => i_axi_to_axi_lite_n_7,
      \read_pointer_q_reg[0]_4\ => i_axi_to_axi_lite_n_8,
      \read_pointer_q_reg[0]_5\ => i_axi_to_axi_lite_n_9,
      \status_cnt_q_reg[0]\ => i_axi_lite_to_reg_n_37,
      \status_cnt_q_reg[0]_0\ => i_axi_lite_to_reg_n_92,
      \status_cnt_q_reg[0]_1\(0) => \i_fifo_write_resp/status_cnt_n\,
      \status_cnt_q_reg[1]\(1) => i_axi_lite_to_reg_n_38,
      \status_cnt_q_reg[1]\(0) => i_axi_lite_to_reg_n_39,
      \status_cnt_q_reg[1]_0\(1) => i_axi_lite_to_reg_n_46,
      \status_cnt_q_reg[1]_0\(0) => i_axi_lite_to_reg_n_47,
      \status_cnt_q_reg[1]_1\(1) => i_axi_lite_to_reg_n_48,
      \status_cnt_q_reg[1]_1\(0) => i_axi_lite_to_reg_n_49,
      \status_cnt_q_reg[1]_2\(1) => i_axi_lite_to_reg_n_85,
      \status_cnt_q_reg[1]_2\(0) => i_axi_lite_to_reg_n_86,
      \status_cnt_q_reg[1]_3\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[1]_4\(0) => i_axi_to_axi_lite_n_10,
      \status_cnt_q_reg[1]_5\(0) => i_axi_to_axi_lite_n_0,
      write_pointer_q => \i_fifo_read/write_pointer_q\,
      write_pointer_q0 => \i_fifo_write_resp/write_pointer_q0\,
      write_pointer_q0_1 => \i_fifo_write_req/write_pointer_q0\,
      write_pointer_q_0 => \i_fifo_write_req/write_pointer_q\,
      \write_pointer_q_reg[0]\ => i_axi_to_axi_lite_n_18
    );
i_axi_to_axi_lite: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_axi_lite
     port map (
      E(0) => i_axi_to_axi_lite_n_30,
      Q(0) => \i_axi_atop_filter/r_state_q\(1),
      \ax_q_reg[len][3]\ => i_axi_lite_to_reg_n_94,
      \ax_q_reg[len][7]\ => i_axi_lite_to_reg_n_93,
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_burst(1 downto 0) => axi_slv_req_ar_burst(1 downto 0),
      axi_slv_req_ar_cache(0) => axi_slv_req_ar_cache(0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      axi_slv_req_ar_size(2 downto 0) => axi_slv_req_ar_size(2 downto 0),
      axi_slv_req_ar_valid => axi_slv_req_ar_valid,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      \axi_slv_req_aw_addr[5]\(5 downto 0) => \axi_lite_req[aw][addr]\(5 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      axi_slv_req_aw_burst(1 downto 0) => axi_slv_req_aw_burst(1 downto 0),
      axi_slv_req_aw_cache(0) => axi_slv_req_aw_cache(0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      axi_slv_req_aw_size(2 downto 0) => axi_slv_req_aw_size(2 downto 0),
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_b_ready_0 => i_axi_to_axi_lite_n_7,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_rsp_ar_ready => axi_slv_rsp_ar_ready,
      axi_slv_rsp_aw_ready => axi_slv_rsp_aw_ready,
      axi_slv_rsp_aw_ready_INST_0_i_7(1) => i_axi_lite_to_reg_n_46,
      axi_slv_rsp_aw_ready_INST_0_i_7(0) => i_axi_lite_to_reg_n_47,
      axi_slv_rsp_b_id(0) => axi_slv_rsp_b_id(0),
      axi_slv_rsp_b_resp(0) => axi_slv_rsp_b_resp(0),
      \axi_slv_rsp_b_resp[1]\ => i_axi_lite_to_reg_n_95,
      \axi_slv_rsp_b_resp[1]_0\ => i_axi_lite_to_reg_n_88,
      \axi_slv_rsp_b_resp[1]_INST_0_i_14\ => i_axi_lite_to_reg_n_92,
      axi_slv_rsp_b_valid => axi_slv_rsp_b_valid,
      axi_slv_rsp_r_id(0) => axi_slv_rsp_r_id(0),
      axi_slv_rsp_r_last => axi_slv_rsp_r_last,
      axi_slv_rsp_r_resp(0) => axi_slv_rsp_r_resp(0),
      \axi_slv_rsp_r_resp[1]\ => i_axi_lite_to_reg_n_36,
      axi_slv_rsp_r_valid => axi_slv_rsp_r_valid,
      axi_slv_rsp_w_ready => axi_slv_rsp_w_ready,
      b_err_q => \i_axi_burst_splitter/b_err_q\,
      b_state_q => \i_axi_burst_splitter/b_state_q\,
      b_state_q_reg => i_axi_to_axi_lite_n_6,
      clk => clk,
      \counter_q_reg[0]\(1) => i_axi_lite_to_reg_n_38,
      \counter_q_reg[0]\(0) => i_axi_lite_to_reg_n_39,
      \counter_q_reg[4]\ => i_axi_to_axi_lite_n_8,
      \err_q_reg[1]\ => i_axi_to_axi_lite_n_32,
      \err_q_reg[1]_0\ => i_axi_lite_to_reg_n_89,
      \err_q_reg[1]_1\ => i_axi_lite_to_reg_n_90,
      \err_q_reg[1]_2\ => i_axi_lite_to_reg_n_91,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(1) => i_axi_lite_to_reg_n_48,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(0) => i_axi_lite_to_reg_n_49,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => i_axi_to_axi_lite_n_17,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0\ => i_axi_to_axi_lite_n_5,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_0\(0) => i_axi_to_axi_lite_n_10,
      \gen_ht_ffs[0].head_tail_q_reg[0][free]__0_1\(0) => \i_fifo_write_resp/status_cnt_n\,
      \mem_q_reg[0][error]\ => \mem_q_reg[0][error]\,
      \mem_q_reg[1][0]\ => \mem_q_reg[1][0]\,
      \mem_q_reg[1][error]\ => \mem_q_reg[1][error]\,
      read_pointer_q0 => \i_fifo_read_resp/read_pointer_q0\,
      read_pointer_q0_0 => \i_fifo_read/read_pointer_q0\,
      state_q_reg(0) => i_axi_to_axi_lite_n_0,
      state_q_reg_0 => i_axi_to_axi_lite_n_1,
      state_q_reg_1(5 downto 0) => \axi_lite_req[ar][addr]\(5 downto 0),
      state_q_reg_2(1) => i_axi_lite_to_reg_n_85,
      state_q_reg_2(0) => i_axi_lite_to_reg_n_86,
      \status_cnt_q_reg[0]\ => i_axi_to_axi_lite_n_9,
      \status_cnt_q_reg[1]\(1) => i_axi_to_axi_lite_n_14,
      \status_cnt_q_reg[1]\(0) => i_axi_to_axi_lite_n_15,
      \status_cnt_q_reg[1]_0\(1) => i_axi_to_axi_lite_n_40,
      \status_cnt_q_reg[1]_0\(0) => i_axi_to_axi_lite_n_41,
      \status_cnt_q_reg[1]_1\ => i_axi_lite_to_reg_n_37,
      write_pointer_q => \i_fifo_read/write_pointer_q\,
      write_pointer_q0 => \i_fifo_write_req/write_pointer_q0\,
      write_pointer_q0_1 => \i_fifo_write_resp/write_pointer_q0\,
      write_pointer_q_2 => \i_fifo_write_req/write_pointer_q\,
      \write_pointer_q_reg[0]\ => i_axi_to_axi_lite_n_18
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap is
  port (
    axi_slv_rsp_w_ready : out STD_LOGIC;
    axi_slv_rsp_b_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_valid : out STD_LOGIC;
    axi_slv_rsp_r_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    axi_mst_req_r_ready : out STD_LOGIC;
    axi_mst_req_w_valid : out STD_LOGIC;
    axi_mst_req_w_last : out STD_LOGIC;
    axi_mst_req_ar_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_ar_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_ar_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_last : out STD_LOGIC;
    axi_slv_rsp_r_valid : out STD_LOGIC;
    axi_slv_rsp_r_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_ar_ready : out STD_LOGIC;
    axi_mst_req_b_ready : out STD_LOGIC;
    axi_mst_req_aw_valid : out STD_LOGIC;
    axi_mst_req_ar_valid : out STD_LOGIC;
    axi_mst_req_w_strb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_w_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_mst_req_aw_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_aw_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_aw_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_slv_req_b_ready : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_rsp_b_valid : in STD_LOGIC;
    axi_mst_rsp_w_ready : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_ar_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_w_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_req_w_strb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_w_last : in STD_LOGIC;
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_req_aw_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_valid : in STD_LOGIC;
    axi_slv_req_ar_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_r_last : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    axi_mst_rsp_r_valid : in STD_LOGIC;
    axi_mst_rsp_ar_ready : in STD_LOGIC;
    axi_mst_rsp_r_data : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap is
  signal I2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal backend_idle_i0_n_0 : STD_LOGIC;
  signal be_valid : STD_LOGIC;
  signal \burst_req_d[dst_addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \burst_req_d[length]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \burst_req_d[opt][beo][decouple_rw]\ : STD_LOGIC;
  signal \burst_req_d[opt][beo][src_reduce_len]\ : STD_LOGIC;
  signal \burst_req_d[src_addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dma_hw2reg1 : STD_LOGIC;
  signal \dma_hw2reg[done][d]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dma_regs_req[addr]\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \dma_regs_req[write]\ : STD_LOGIC;
  signal \dma_regs_rsp[ready]\ : STD_LOGIC;
  signal \gen_hw_legalizer.i_idma_legalizer/p_0_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_hw_legalizer.i_idma_legalizer/p_1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_hw_legalizer.i_idma_legalizer/p_44_out\ : STD_LOGIC;
  signal \gen_hw_legalizer.i_idma_legalizer/r_tf_d[addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_hw_legalizer.i_idma_legalizer/r_tf_d[length]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_hw_legalizer.i_idma_legalizer/w_tf_d[addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_hw_legalizer.i_idma_legalizer/w_tf_d[length]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_one_d.i_dma_frontend_n_131\ : STD_LOGIC;
  signal \i_axi_lite_to_reg/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q\ : STD_LOGIC;
  signal i_axi_translate_n_0 : STD_LOGIC;
  signal i_axi_translate_n_38 : STD_LOGIC;
  signal \i_dma_conf_regs/conf_decouple_we\ : STD_LOGIC;
  signal \i_dma_conf_regs/dst_addr_we\ : STD_LOGIC;
  signal \i_dma_conf_regs/num_bytes_we\ : STD_LOGIC;
  signal \i_dma_conf_regs/src_addr_we\ : STD_LOGIC;
  signal i_idma_backend_n_0 : STD_LOGIC;
  signal i_idma_backend_n_100 : STD_LOGIC;
  signal i_idma_backend_n_101 : STD_LOGIC;
  signal i_idma_backend_n_102 : STD_LOGIC;
  signal i_idma_backend_n_103 : STD_LOGIC;
  signal i_idma_backend_n_104 : STD_LOGIC;
  signal i_idma_backend_n_105 : STD_LOGIC;
  signal i_idma_backend_n_106 : STD_LOGIC;
  signal i_idma_backend_n_107 : STD_LOGIC;
  signal i_idma_backend_n_108 : STD_LOGIC;
  signal i_idma_backend_n_109 : STD_LOGIC;
  signal i_idma_backend_n_110 : STD_LOGIC;
  signal i_idma_backend_n_111 : STD_LOGIC;
  signal i_idma_backend_n_112 : STD_LOGIC;
  signal i_idma_backend_n_113 : STD_LOGIC;
  signal i_idma_backend_n_114 : STD_LOGIC;
  signal i_idma_backend_n_115 : STD_LOGIC;
  signal i_idma_backend_n_116 : STD_LOGIC;
  signal i_idma_backend_n_117 : STD_LOGIC;
  signal i_idma_backend_n_118 : STD_LOGIC;
  signal i_idma_backend_n_119 : STD_LOGIC;
  signal i_idma_backend_n_120 : STD_LOGIC;
  signal i_idma_backend_n_121 : STD_LOGIC;
  signal i_idma_backend_n_122 : STD_LOGIC;
  signal i_idma_backend_n_123 : STD_LOGIC;
  signal i_idma_backend_n_124 : STD_LOGIC;
  signal i_idma_backend_n_125 : STD_LOGIC;
  signal i_idma_backend_n_126 : STD_LOGIC;
  signal i_idma_backend_n_127 : STD_LOGIC;
  signal i_idma_backend_n_128 : STD_LOGIC;
  signal i_idma_backend_n_129 : STD_LOGIC;
  signal i_idma_backend_n_130 : STD_LOGIC;
  signal i_idma_backend_n_131 : STD_LOGIC;
  signal i_idma_backend_n_132 : STD_LOGIC;
  signal i_idma_backend_n_133 : STD_LOGIC;
  signal i_idma_backend_n_134 : STD_LOGIC;
  signal i_idma_backend_n_135 : STD_LOGIC;
  signal i_idma_backend_n_136 : STD_LOGIC;
  signal i_idma_backend_n_137 : STD_LOGIC;
  signal i_idma_backend_n_138 : STD_LOGIC;
  signal i_idma_backend_n_139 : STD_LOGIC;
  signal i_idma_backend_n_140 : STD_LOGIC;
  signal i_idma_backend_n_141 : STD_LOGIC;
  signal i_idma_backend_n_142 : STD_LOGIC;
  signal i_idma_backend_n_143 : STD_LOGIC;
  signal i_idma_backend_n_144 : STD_LOGIC;
  signal i_idma_backend_n_145 : STD_LOGIC;
  signal i_idma_backend_n_146 : STD_LOGIC;
  signal i_idma_backend_n_147 : STD_LOGIC;
  signal i_idma_backend_n_148 : STD_LOGIC;
  signal i_idma_backend_n_149 : STD_LOGIC;
  signal i_idma_backend_n_150 : STD_LOGIC;
  signal i_idma_backend_n_151 : STD_LOGIC;
  signal i_idma_backend_n_152 : STD_LOGIC;
  signal i_idma_backend_n_153 : STD_LOGIC;
  signal i_idma_backend_n_154 : STD_LOGIC;
  signal i_idma_backend_n_155 : STD_LOGIC;
  signal i_idma_backend_n_156 : STD_LOGIC;
  signal i_idma_backend_n_157 : STD_LOGIC;
  signal i_idma_backend_n_158 : STD_LOGIC;
  signal i_idma_backend_n_159 : STD_LOGIC;
  signal i_idma_backend_n_160 : STD_LOGIC;
  signal i_idma_backend_n_161 : STD_LOGIC;
  signal i_idma_backend_n_162 : STD_LOGIC;
  signal i_idma_backend_n_163 : STD_LOGIC;
  signal i_idma_backend_n_164 : STD_LOGIC;
  signal i_idma_backend_n_165 : STD_LOGIC;
  signal i_idma_backend_n_166 : STD_LOGIC;
  signal i_idma_backend_n_167 : STD_LOGIC;
  signal i_idma_backend_n_168 : STD_LOGIC;
  signal i_idma_backend_n_169 : STD_LOGIC;
  signal i_idma_backend_n_170 : STD_LOGIC;
  signal i_idma_backend_n_171 : STD_LOGIC;
  signal i_idma_backend_n_172 : STD_LOGIC;
  signal i_idma_backend_n_173 : STD_LOGIC;
  signal i_idma_backend_n_174 : STD_LOGIC;
  signal i_idma_backend_n_175 : STD_LOGIC;
  signal i_idma_backend_n_176 : STD_LOGIC;
  signal i_idma_backend_n_177 : STD_LOGIC;
  signal i_idma_backend_n_178 : STD_LOGIC;
  signal i_idma_backend_n_179 : STD_LOGIC;
  signal i_idma_backend_n_180 : STD_LOGIC;
  signal i_idma_backend_n_181 : STD_LOGIC;
  signal i_idma_backend_n_182 : STD_LOGIC;
  signal i_idma_backend_n_183 : STD_LOGIC;
  signal i_idma_backend_n_184 : STD_LOGIC;
  signal i_idma_backend_n_185 : STD_LOGIC;
  signal i_idma_backend_n_186 : STD_LOGIC;
  signal i_idma_backend_n_187 : STD_LOGIC;
  signal i_idma_backend_n_188 : STD_LOGIC;
  signal i_idma_backend_n_189 : STD_LOGIC;
  signal i_idma_backend_n_190 : STD_LOGIC;
  signal i_idma_backend_n_2 : STD_LOGIC;
  signal i_idma_backend_n_4 : STD_LOGIC;
  signal i_idma_backend_n_5 : STD_LOGIC;
  signal i_idma_backend_n_50 : STD_LOGIC;
  signal i_idma_backend_n_51 : STD_LOGIC;
  signal i_idma_backend_n_54 : STD_LOGIC;
  signal i_idma_backend_n_55 : STD_LOGIC;
  signal i_idma_backend_n_56 : STD_LOGIC;
  signal i_idma_backend_n_95 : STD_LOGIC;
  signal i_idma_backend_n_96 : STD_LOGIC;
  signal i_idma_backend_n_97 : STD_LOGIC;
  signal i_idma_backend_n_98 : STD_LOGIC;
  signal i_idma_backend_n_99 : STD_LOGIC;
  signal next_id : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal q : STD_LOGIC;
begin
backend_idle_i0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_idma_backend_n_56,
      I1 => i_idma_backend_n_55,
      I2 => i_idma_backend_n_54,
      I3 => p_0_in(3),
      O => backend_idle_i0_n_0
    );
\gen_one_d.i_dma_frontend\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_reg64_frontend
     port map (
      CO(0) => dma_hw2reg1,
      D(31 downto 0) => I2(31 downto 0),
      E(0) => \gen_hw_legalizer.i_idma_legalizer/p_44_out\,
      O(7) => i_idma_backend_n_159,
      O(6) => i_idma_backend_n_160,
      O(5) => i_idma_backend_n_161,
      O(4) => i_idma_backend_n_162,
      O(3) => i_idma_backend_n_163,
      O(2) => i_idma_backend_n_164,
      O(1) => i_idma_backend_n_165,
      O(0) => i_idma_backend_n_166,
      Q(31 downto 0) => \burst_req_d[length]\(31 downto 0),
      be_valid => be_valid,
      \burst_req_d[opt][beo][decouple_rw]\ => \burst_req_d[opt][beo][decouple_rw]\,
      \burst_req_d[opt][beo][src_reduce_len]\ => \burst_req_d[opt][beo][src_reduce_len]\,
      clk => clk,
      \completed_q_reg[0]\ => i_idma_backend_n_4,
      \completed_q_reg[0]_0\ => i_idma_backend_n_2,
      \completed_q_reg[31]\(31 downto 0) => \dma_hw2reg[done][d]\(31 downto 0),
      \completed_q_reg[63]\ => i_idma_backend_n_0,
      conf_decouple_we => \i_dma_conf_regs/conf_decouple_we\,
      \next_q_reg[31]\(31 downto 0) => next_id(31 downto 0),
      \opt_tf_q_reg[src_axi_opt][burst][0]\ => i_idma_backend_n_5,
      p_0_in(31 downto 0) => \gen_hw_legalizer.i_idma_legalizer/p_0_in\(31 downto 0),
      \^q\ => q,
      \q_reg[0]\ => \gen_one_d.i_dma_frontend_n_131\,
      \q_reg[0]_0\(1 downto 0) => \gen_hw_legalizer.i_idma_legalizer/p_1_out\(1 downto 0),
      \q_reg[0]_1\(0) => \i_dma_conf_regs/src_addr_we\,
      \q_reg[0]_2\(0) => \i_dma_conf_regs/dst_addr_we\,
      \q_reg[0]_3\(0) => \i_dma_conf_regs/num_bytes_we\,
      \q_reg[31]\(31 downto 0) => \gen_hw_legalizer.i_idma_legalizer/r_tf_d[length]\(31 downto 0),
      \q_reg[31]_0\(31 downto 0) => \gen_hw_legalizer.i_idma_legalizer/r_tf_d[addr]\(31 downto 0),
      \q_reg[31]_1\(31 downto 0) => \burst_req_d[src_addr]\(31 downto 0),
      \q_reg[31]_2\(31 downto 0) => \gen_hw_legalizer.i_idma_legalizer/w_tf_d[addr]\(31 downto 0),
      \q_reg[31]_3\(31 downto 0) => \burst_req_d[dst_addr]\(31 downto 0),
      \q_reg[31]_4\(31 downto 0) => \gen_hw_legalizer.i_idma_legalizer/w_tf_d[length]\(31 downto 0),
      \r_tf_q_reg[addr][15]\(7) => i_idma_backend_n_135,
      \r_tf_q_reg[addr][15]\(6) => i_idma_backend_n_136,
      \r_tf_q_reg[addr][15]\(5) => i_idma_backend_n_137,
      \r_tf_q_reg[addr][15]\(4) => i_idma_backend_n_138,
      \r_tf_q_reg[addr][15]\(3) => i_idma_backend_n_139,
      \r_tf_q_reg[addr][15]\(2) => i_idma_backend_n_140,
      \r_tf_q_reg[addr][15]\(1) => i_idma_backend_n_141,
      \r_tf_q_reg[addr][15]\(0) => i_idma_backend_n_142,
      \r_tf_q_reg[addr][23]\(7) => i_idma_backend_n_143,
      \r_tf_q_reg[addr][23]\(6) => i_idma_backend_n_144,
      \r_tf_q_reg[addr][23]\(5) => i_idma_backend_n_145,
      \r_tf_q_reg[addr][23]\(4) => i_idma_backend_n_146,
      \r_tf_q_reg[addr][23]\(3) => i_idma_backend_n_147,
      \r_tf_q_reg[addr][23]\(2) => i_idma_backend_n_148,
      \r_tf_q_reg[addr][23]\(1) => i_idma_backend_n_149,
      \r_tf_q_reg[addr][23]\(0) => i_idma_backend_n_150,
      \r_tf_q_reg[addr][31]\(7) => i_idma_backend_n_151,
      \r_tf_q_reg[addr][31]\(6) => i_idma_backend_n_152,
      \r_tf_q_reg[addr][31]\(5) => i_idma_backend_n_153,
      \r_tf_q_reg[addr][31]\(4) => i_idma_backend_n_154,
      \r_tf_q_reg[addr][31]\(3) => i_idma_backend_n_155,
      \r_tf_q_reg[addr][31]\(2) => i_idma_backend_n_156,
      \r_tf_q_reg[addr][31]\(1) => i_idma_backend_n_157,
      \r_tf_q_reg[addr][31]\(0) => i_idma_backend_n_158,
      \r_tf_q_reg[addr][7]\(7) => i_idma_backend_n_127,
      \r_tf_q_reg[addr][7]\(6) => i_idma_backend_n_128,
      \r_tf_q_reg[addr][7]\(5) => i_idma_backend_n_129,
      \r_tf_q_reg[addr][7]\(4) => i_idma_backend_n_130,
      \r_tf_q_reg[addr][7]\(3) => i_idma_backend_n_131,
      \r_tf_q_reg[addr][7]\(2) => i_idma_backend_n_132,
      \r_tf_q_reg[addr][7]\(1) => i_idma_backend_n_133,
      \r_tf_q_reg[addr][7]\(0) => i_idma_backend_n_134,
      \r_tf_q_reg[length][15]\(7) => i_idma_backend_n_167,
      \r_tf_q_reg[length][15]\(6) => i_idma_backend_n_168,
      \r_tf_q_reg[length][15]\(5) => i_idma_backend_n_169,
      \r_tf_q_reg[length][15]\(4) => i_idma_backend_n_170,
      \r_tf_q_reg[length][15]\(3) => i_idma_backend_n_171,
      \r_tf_q_reg[length][15]\(2) => i_idma_backend_n_172,
      \r_tf_q_reg[length][15]\(1) => i_idma_backend_n_173,
      \r_tf_q_reg[length][15]\(0) => i_idma_backend_n_174,
      \r_tf_q_reg[length][23]\(7) => i_idma_backend_n_175,
      \r_tf_q_reg[length][23]\(6) => i_idma_backend_n_176,
      \r_tf_q_reg[length][23]\(5) => i_idma_backend_n_177,
      \r_tf_q_reg[length][23]\(4) => i_idma_backend_n_178,
      \r_tf_q_reg[length][23]\(3) => i_idma_backend_n_179,
      \r_tf_q_reg[length][23]\(2) => i_idma_backend_n_180,
      \r_tf_q_reg[length][23]\(1) => i_idma_backend_n_181,
      \r_tf_q_reg[length][23]\(0) => i_idma_backend_n_182,
      \r_tf_q_reg[length][31]\(7) => i_idma_backend_n_183,
      \r_tf_q_reg[length][31]\(6) => i_idma_backend_n_184,
      \r_tf_q_reg[length][31]\(5) => i_idma_backend_n_185,
      \r_tf_q_reg[length][31]\(4) => i_idma_backend_n_186,
      \r_tf_q_reg[length][31]\(3) => i_idma_backend_n_187,
      \r_tf_q_reg[length][31]\(2) => i_idma_backend_n_188,
      \r_tf_q_reg[length][31]\(1) => i_idma_backend_n_189,
      \r_tf_q_reg[length][31]\(0) => i_idma_backend_n_190,
      \w_tf_q_reg[addr][15]\(7) => i_idma_backend_n_103,
      \w_tf_q_reg[addr][15]\(6) => i_idma_backend_n_104,
      \w_tf_q_reg[addr][15]\(5) => i_idma_backend_n_105,
      \w_tf_q_reg[addr][15]\(4) => i_idma_backend_n_106,
      \w_tf_q_reg[addr][15]\(3) => i_idma_backend_n_107,
      \w_tf_q_reg[addr][15]\(2) => i_idma_backend_n_108,
      \w_tf_q_reg[addr][15]\(1) => i_idma_backend_n_109,
      \w_tf_q_reg[addr][15]\(0) => i_idma_backend_n_110,
      \w_tf_q_reg[addr][23]\(7) => i_idma_backend_n_111,
      \w_tf_q_reg[addr][23]\(6) => i_idma_backend_n_112,
      \w_tf_q_reg[addr][23]\(5) => i_idma_backend_n_113,
      \w_tf_q_reg[addr][23]\(4) => i_idma_backend_n_114,
      \w_tf_q_reg[addr][23]\(3) => i_idma_backend_n_115,
      \w_tf_q_reg[addr][23]\(2) => i_idma_backend_n_116,
      \w_tf_q_reg[addr][23]\(1) => i_idma_backend_n_117,
      \w_tf_q_reg[addr][23]\(0) => i_idma_backend_n_118,
      \w_tf_q_reg[addr][31]\(7) => i_idma_backend_n_119,
      \w_tf_q_reg[addr][31]\(6) => i_idma_backend_n_120,
      \w_tf_q_reg[addr][31]\(5) => i_idma_backend_n_121,
      \w_tf_q_reg[addr][31]\(4) => i_idma_backend_n_122,
      \w_tf_q_reg[addr][31]\(3) => i_idma_backend_n_123,
      \w_tf_q_reg[addr][31]\(2) => i_idma_backend_n_124,
      \w_tf_q_reg[addr][31]\(1) => i_idma_backend_n_125,
      \w_tf_q_reg[addr][31]\(0) => i_idma_backend_n_126,
      \w_tf_q_reg[addr][7]\(7) => i_idma_backend_n_95,
      \w_tf_q_reg[addr][7]\(6) => i_idma_backend_n_96,
      \w_tf_q_reg[addr][7]\(5) => i_idma_backend_n_97,
      \w_tf_q_reg[addr][7]\(4) => i_idma_backend_n_98,
      \w_tf_q_reg[addr][7]\(3) => i_idma_backend_n_99,
      \w_tf_q_reg[addr][7]\(2) => i_idma_backend_n_100,
      \w_tf_q_reg[addr][7]\(1) => i_idma_backend_n_101,
      \w_tf_q_reg[addr][7]\(0) => i_idma_backend_n_102
    );
i_axi_translate: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_to_reg
     port map (
      CO(0) => dma_hw2reg1,
      D(31 downto 0) => I2(31 downto 0),
      Q(31 downto 0) => \burst_req_d[length]\(31 downto 0),
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_burst(1 downto 0) => axi_slv_req_ar_burst(1 downto 0),
      axi_slv_req_ar_cache(0) => axi_slv_req_ar_cache(0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      axi_slv_req_ar_size(2 downto 0) => axi_slv_req_ar_size(2 downto 0),
      axi_slv_req_ar_valid => axi_slv_req_ar_valid,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      axi_slv_req_aw_burst(1 downto 0) => axi_slv_req_aw_burst(1 downto 0),
      axi_slv_req_aw_cache(0) => axi_slv_req_aw_cache(0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      axi_slv_req_aw_size(2 downto 0) => axi_slv_req_aw_size(2 downto 0),
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_w_data(31 downto 0) => axi_slv_req_w_data(31 downto 0),
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_strb(3 downto 0) => axi_slv_req_w_strb(3 downto 0),
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_rsp_ar_ready => axi_slv_rsp_ar_ready,
      axi_slv_rsp_aw_ready => axi_slv_rsp_aw_ready,
      axi_slv_rsp_b_id(0) => axi_slv_rsp_b_id(0),
      axi_slv_rsp_b_resp(0) => axi_slv_rsp_b_resp(0),
      axi_slv_rsp_b_valid => axi_slv_rsp_b_valid,
      axi_slv_rsp_r_data(31 downto 0) => axi_slv_rsp_r_data(31 downto 0),
      axi_slv_rsp_r_id(0) => axi_slv_rsp_r_id(0),
      axi_slv_rsp_r_last => axi_slv_rsp_r_last,
      axi_slv_rsp_r_resp(0) => axi_slv_rsp_r_resp(0),
      axi_slv_rsp_r_valid => axi_slv_rsp_r_valid,
      axi_slv_rsp_w_ready => axi_slv_rsp_w_ready,
      \burst_req_d[opt][beo][decouple_rw]\ => \burst_req_d[opt][beo][decouple_rw]\,
      \burst_req_d[opt][beo][src_reduce_len]\ => \burst_req_d[opt][beo][src_reduce_len]\,
      clk => clk,
      conf_decouple_we => \i_dma_conf_regs/conf_decouple_we\,
      \dma_regs_req[write]\ => \dma_regs_req[write]\,
      \dma_regs_rsp[ready]\ => \dma_regs_rsp[ready]\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \i_axi_lite_to_reg/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => i_axi_translate_n_0,
      \mem_q_reg[0][data][0]\ => i_idma_backend_n_50,
      \mem_q_reg[0][data][31]\(31 downto 0) => \dma_hw2reg[done][d]\(31 downto 0),
      \mem_q_reg[0][data][31]_0\(31 downto 0) => \burst_req_d[dst_addr]\(31 downto 0),
      \mem_q_reg[0][data][31]_1\(31 downto 0) => \burst_req_d[src_addr]\(31 downto 0),
      \mem_q_reg[0][data][31]_2\(31 downto 0) => next_id(31 downto 0),
      \mem_q_reg[0][strb][0]\(0) => \i_dma_conf_regs/dst_addr_we\,
      \mem_q_reg[1][0]\ => i_idma_backend_n_0,
      \mem_q_reg[1][addr][3]\(0) => \i_dma_conf_regs/src_addr_we\,
      \mem_q_reg[1][addr][3]_0\(0) => \i_dma_conf_regs/num_bytes_we\,
      \mem_q_reg[1][addr][4]\ => i_axi_translate_n_38,
      \mem_q_reg[1][addr][5]\(0) => \dma_regs_req[addr]\(5),
      \^q\ => q,
      \status_cnt_q_reg[1]\ => i_idma_backend_n_51
    );
i_idma_backend: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_idma_backend
     port map (
      D(31 downto 0) => \gen_hw_legalizer.i_idma_legalizer/w_tf_d[length]\(31 downto 0),
      E(0) => \gen_hw_legalizer.i_idma_legalizer/p_44_out\,
      O(7) => i_idma_backend_n_159,
      O(6) => i_idma_backend_n_160,
      O(5) => i_idma_backend_n_161,
      O(4) => i_idma_backend_n_162,
      O(3) => i_idma_backend_n_163,
      O(2) => i_idma_backend_n_164,
      O(1) => i_idma_backend_n_165,
      O(0) => i_idma_backend_n_166,
      Q(2) => i_idma_backend_n_54,
      Q(1) => i_idma_backend_n_55,
      Q(0) => i_idma_backend_n_56,
      axi_mst_req_ar_addr(29 downto 0) => axi_mst_req_ar_addr(29 downto 0),
      axi_mst_req_ar_burst(0) => axi_mst_req_ar_burst(0),
      axi_mst_req_ar_len(7 downto 0) => axi_mst_req_ar_len(7 downto 0),
      axi_mst_req_ar_size(0) => axi_mst_req_ar_size(0),
      axi_mst_req_ar_valid => axi_mst_req_ar_valid,
      axi_mst_req_aw_addr(29 downto 0) => axi_mst_req_aw_addr(29 downto 0),
      axi_mst_req_aw_burst(0) => axi_mst_req_aw_burst(0),
      axi_mst_req_aw_len(7 downto 0) => axi_mst_req_aw_len(7 downto 0),
      axi_mst_req_aw_size(0) => axi_mst_req_aw_size(0),
      axi_mst_req_aw_valid => axi_mst_req_aw_valid,
      axi_mst_req_b_ready => axi_mst_req_b_ready,
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_w_data(31 downto 0) => axi_mst_req_w_data(31 downto 0),
      axi_mst_req_w_last => axi_mst_req_w_last,
      axi_mst_req_w_strb(3 downto 0) => axi_mst_req_w_strb(3 downto 0),
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_rsp_ar_ready => axi_mst_rsp_ar_ready,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      axi_mst_rsp_b_valid => axi_mst_rsp_b_valid,
      axi_mst_rsp_r_data(31 downto 0) => axi_mst_rsp_r_data(31 downto 0),
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid => axi_mst_rsp_r_valid,
      axi_mst_rsp_w_ready => axi_mst_rsp_w_ready,
      be_valid => be_valid,
      \burst_req_d[opt][beo][decouple_rw]\ => \burst_req_d[opt][beo][decouple_rw]\,
      \burst_req_d[opt][beo][src_reduce_len]\ => \burst_req_d[opt][beo][src_reduce_len]\,
      clk => clk,
      \dma_regs_req[write]\ => \dma_regs_req[write]\,
      \dma_regs_rsp[ready]\ => \dma_regs_rsp[ready]\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \i_axi_lite_to_reg/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ => i_axi_translate_n_0,
      \gen_arbiter.gen_int_rr.rr_q_reg[0]\ => i_idma_backend_n_51,
      \mem_q_reg[0][data][0]\(0) => \dma_regs_req[addr]\(5),
      \mem_q_reg[0][data][0]_0\ => backend_idle_i0_n_0,
      \next_q_reg[0]\ => i_axi_translate_n_38,
      \opt_tf_q_reg[shift][1]\(1 downto 0) => \gen_hw_legalizer.i_idma_legalizer/p_1_out\(1 downto 0),
      p_0_in(31 downto 0) => \gen_hw_legalizer.i_idma_legalizer/p_0_in\(31 downto 0),
      \q_reg[0]\ => i_idma_backend_n_4,
      \r_tf_q_reg[addr][10]\(7) => i_idma_backend_n_135,
      \r_tf_q_reg[addr][10]\(6) => i_idma_backend_n_136,
      \r_tf_q_reg[addr][10]\(5) => i_idma_backend_n_137,
      \r_tf_q_reg[addr][10]\(4) => i_idma_backend_n_138,
      \r_tf_q_reg[addr][10]\(3) => i_idma_backend_n_139,
      \r_tf_q_reg[addr][10]\(2) => i_idma_backend_n_140,
      \r_tf_q_reg[addr][10]\(1) => i_idma_backend_n_141,
      \r_tf_q_reg[addr][10]\(0) => i_idma_backend_n_142,
      \r_tf_q_reg[addr][23]\(7) => i_idma_backend_n_143,
      \r_tf_q_reg[addr][23]\(6) => i_idma_backend_n_144,
      \r_tf_q_reg[addr][23]\(5) => i_idma_backend_n_145,
      \r_tf_q_reg[addr][23]\(4) => i_idma_backend_n_146,
      \r_tf_q_reg[addr][23]\(3) => i_idma_backend_n_147,
      \r_tf_q_reg[addr][23]\(2) => i_idma_backend_n_148,
      \r_tf_q_reg[addr][23]\(1) => i_idma_backend_n_149,
      \r_tf_q_reg[addr][23]\(0) => i_idma_backend_n_150,
      \r_tf_q_reg[addr][31]\(7) => i_idma_backend_n_151,
      \r_tf_q_reg[addr][31]\(6) => i_idma_backend_n_152,
      \r_tf_q_reg[addr][31]\(5) => i_idma_backend_n_153,
      \r_tf_q_reg[addr][31]\(4) => i_idma_backend_n_154,
      \r_tf_q_reg[addr][31]\(3) => i_idma_backend_n_155,
      \r_tf_q_reg[addr][31]\(2) => i_idma_backend_n_156,
      \r_tf_q_reg[addr][31]\(1) => i_idma_backend_n_157,
      \r_tf_q_reg[addr][31]\(0) => i_idma_backend_n_158,
      \r_tf_q_reg[addr][31]_0\(31 downto 0) => \gen_hw_legalizer.i_idma_legalizer/r_tf_d[addr]\(31 downto 0),
      \r_tf_q_reg[addr][7]\(7) => i_idma_backend_n_127,
      \r_tf_q_reg[addr][7]\(6) => i_idma_backend_n_128,
      \r_tf_q_reg[addr][7]\(5) => i_idma_backend_n_129,
      \r_tf_q_reg[addr][7]\(4) => i_idma_backend_n_130,
      \r_tf_q_reg[addr][7]\(3) => i_idma_backend_n_131,
      \r_tf_q_reg[addr][7]\(2) => i_idma_backend_n_132,
      \r_tf_q_reg[addr][7]\(1) => i_idma_backend_n_133,
      \r_tf_q_reg[addr][7]\(0) => i_idma_backend_n_134,
      \r_tf_q_reg[length][15]\(7) => i_idma_backend_n_167,
      \r_tf_q_reg[length][15]\(6) => i_idma_backend_n_168,
      \r_tf_q_reg[length][15]\(5) => i_idma_backend_n_169,
      \r_tf_q_reg[length][15]\(4) => i_idma_backend_n_170,
      \r_tf_q_reg[length][15]\(3) => i_idma_backend_n_171,
      \r_tf_q_reg[length][15]\(2) => i_idma_backend_n_172,
      \r_tf_q_reg[length][15]\(1) => i_idma_backend_n_173,
      \r_tf_q_reg[length][15]\(0) => i_idma_backend_n_174,
      \r_tf_q_reg[length][23]\(7) => i_idma_backend_n_175,
      \r_tf_q_reg[length][23]\(6) => i_idma_backend_n_176,
      \r_tf_q_reg[length][23]\(5) => i_idma_backend_n_177,
      \r_tf_q_reg[length][23]\(4) => i_idma_backend_n_178,
      \r_tf_q_reg[length][23]\(3) => i_idma_backend_n_179,
      \r_tf_q_reg[length][23]\(2) => i_idma_backend_n_180,
      \r_tf_q_reg[length][23]\(1) => i_idma_backend_n_181,
      \r_tf_q_reg[length][23]\(0) => i_idma_backend_n_182,
      \r_tf_q_reg[length][30]\(7) => i_idma_backend_n_183,
      \r_tf_q_reg[length][30]\(6) => i_idma_backend_n_184,
      \r_tf_q_reg[length][30]\(5) => i_idma_backend_n_185,
      \r_tf_q_reg[length][30]\(4) => i_idma_backend_n_186,
      \r_tf_q_reg[length][30]\(3) => i_idma_backend_n_187,
      \r_tf_q_reg[length][30]\(2) => i_idma_backend_n_188,
      \r_tf_q_reg[length][30]\(1) => i_idma_backend_n_189,
      \r_tf_q_reg[length][30]\(0) => i_idma_backend_n_190,
      \r_tf_q_reg[length][31]\(31 downto 0) => \gen_hw_legalizer.i_idma_legalizer/r_tf_d[length]\(31 downto 0),
      \r_tf_q_reg[valid]\ => i_idma_backend_n_50,
      \read_pointer_q_reg[2]\ => i_idma_backend_n_2,
      rst_n => rst_n,
      rst_n_0 => i_idma_backend_n_0,
      \status_cnt_q_reg[1]\ => i_idma_backend_n_5,
      \w_tf_q_reg[addr][0]\ => \gen_one_d.i_dma_frontend_n_131\,
      \w_tf_q_reg[addr][10]\(7) => i_idma_backend_n_103,
      \w_tf_q_reg[addr][10]\(6) => i_idma_backend_n_104,
      \w_tf_q_reg[addr][10]\(5) => i_idma_backend_n_105,
      \w_tf_q_reg[addr][10]\(4) => i_idma_backend_n_106,
      \w_tf_q_reg[addr][10]\(3) => i_idma_backend_n_107,
      \w_tf_q_reg[addr][10]\(2) => i_idma_backend_n_108,
      \w_tf_q_reg[addr][10]\(1) => i_idma_backend_n_109,
      \w_tf_q_reg[addr][10]\(0) => i_idma_backend_n_110,
      \w_tf_q_reg[addr][23]\(7) => i_idma_backend_n_111,
      \w_tf_q_reg[addr][23]\(6) => i_idma_backend_n_112,
      \w_tf_q_reg[addr][23]\(5) => i_idma_backend_n_113,
      \w_tf_q_reg[addr][23]\(4) => i_idma_backend_n_114,
      \w_tf_q_reg[addr][23]\(3) => i_idma_backend_n_115,
      \w_tf_q_reg[addr][23]\(2) => i_idma_backend_n_116,
      \w_tf_q_reg[addr][23]\(1) => i_idma_backend_n_117,
      \w_tf_q_reg[addr][23]\(0) => i_idma_backend_n_118,
      \w_tf_q_reg[addr][31]\(7) => i_idma_backend_n_119,
      \w_tf_q_reg[addr][31]\(6) => i_idma_backend_n_120,
      \w_tf_q_reg[addr][31]\(5) => i_idma_backend_n_121,
      \w_tf_q_reg[addr][31]\(4) => i_idma_backend_n_122,
      \w_tf_q_reg[addr][31]\(3) => i_idma_backend_n_123,
      \w_tf_q_reg[addr][31]\(2) => i_idma_backend_n_124,
      \w_tf_q_reg[addr][31]\(1) => i_idma_backend_n_125,
      \w_tf_q_reg[addr][31]\(0) => i_idma_backend_n_126,
      \w_tf_q_reg[addr][31]_0\(31 downto 0) => \gen_hw_legalizer.i_idma_legalizer/w_tf_d[addr]\(31 downto 0),
      \w_tf_q_reg[addr][7]\(7) => i_idma_backend_n_95,
      \w_tf_q_reg[addr][7]\(6) => i_idma_backend_n_96,
      \w_tf_q_reg[addr][7]\(5) => i_idma_backend_n_97,
      \w_tf_q_reg[addr][7]\(4) => i_idma_backend_n_98,
      \w_tf_q_reg[addr][7]\(3) => i_idma_backend_n_99,
      \w_tf_q_reg[addr][7]\(2) => i_idma_backend_n_100,
      \w_tf_q_reg[addr][7]\(1) => i_idma_backend_n_101,
      \w_tf_q_reg[addr][7]\(0) => i_idma_backend_n_102,
      \w_tf_q_reg[valid]\(0) => p_0_in(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap_sv is
  port (
    axi_slv_rsp_w_ready : out STD_LOGIC;
    axi_slv_rsp_b_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_valid : out STD_LOGIC;
    axi_slv_rsp_r_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    axi_mst_req_r_ready : out STD_LOGIC;
    axi_mst_req_w_valid : out STD_LOGIC;
    axi_mst_req_w_last : out STD_LOGIC;
    axi_mst_req_ar_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_ar_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_ar_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_last : out STD_LOGIC;
    axi_slv_rsp_r_valid : out STD_LOGIC;
    axi_slv_rsp_r_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_ar_ready : out STD_LOGIC;
    axi_mst_req_b_ready : out STD_LOGIC;
    axi_mst_req_aw_valid : out STD_LOGIC;
    axi_mst_req_ar_valid : out STD_LOGIC;
    axi_mst_req_w_strb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_w_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_mst_req_aw_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_aw_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_aw_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_slv_req_b_ready : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_rsp_b_valid : in STD_LOGIC;
    axi_mst_rsp_w_ready : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_ar_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_w_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_req_w_strb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_w_last : in STD_LOGIC;
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_req_aw_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_valid : in STD_LOGIC;
    axi_slv_req_ar_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_r_last : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    axi_mst_rsp_r_valid : in STD_LOGIC;
    axi_mst_rsp_ar_ready : in STD_LOGIC;
    axi_mst_rsp_r_data : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap_sv;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap_sv is
begin
i_dma_core_wrap: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap
     port map (
      axi_mst_req_ar_addr(29 downto 0) => axi_mst_req_ar_addr(29 downto 0),
      axi_mst_req_ar_burst(0) => axi_mst_req_ar_burst(0),
      axi_mst_req_ar_len(7 downto 0) => axi_mst_req_ar_len(7 downto 0),
      axi_mst_req_ar_size(0) => axi_mst_req_ar_size(0),
      axi_mst_req_ar_valid => axi_mst_req_ar_valid,
      axi_mst_req_aw_addr(29 downto 0) => axi_mst_req_aw_addr(29 downto 0),
      axi_mst_req_aw_burst(0) => axi_mst_req_aw_burst(0),
      axi_mst_req_aw_len(7 downto 0) => axi_mst_req_aw_len(7 downto 0),
      axi_mst_req_aw_size(0) => axi_mst_req_aw_size(0),
      axi_mst_req_aw_valid => axi_mst_req_aw_valid,
      axi_mst_req_b_ready => axi_mst_req_b_ready,
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_w_data(31 downto 0) => axi_mst_req_w_data(31 downto 0),
      axi_mst_req_w_last => axi_mst_req_w_last,
      axi_mst_req_w_strb(3 downto 0) => axi_mst_req_w_strb(3 downto 0),
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_rsp_ar_ready => axi_mst_rsp_ar_ready,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      axi_mst_rsp_b_valid => axi_mst_rsp_b_valid,
      axi_mst_rsp_r_data(31 downto 0) => axi_mst_rsp_r_data(31 downto 0),
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid => axi_mst_rsp_r_valid,
      axi_mst_rsp_w_ready => axi_mst_rsp_w_ready,
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_burst(1 downto 0) => axi_slv_req_ar_burst(1 downto 0),
      axi_slv_req_ar_cache(0) => axi_slv_req_ar_cache(0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      axi_slv_req_ar_size(2 downto 0) => axi_slv_req_ar_size(2 downto 0),
      axi_slv_req_ar_valid => axi_slv_req_ar_valid,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      axi_slv_req_aw_burst(1 downto 0) => axi_slv_req_aw_burst(1 downto 0),
      axi_slv_req_aw_cache(0) => axi_slv_req_aw_cache(0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      axi_slv_req_aw_size(2 downto 0) => axi_slv_req_aw_size(2 downto 0),
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_w_data(31 downto 0) => axi_slv_req_w_data(31 downto 0),
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_strb(3 downto 0) => axi_slv_req_w_strb(3 downto 0),
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_rsp_ar_ready => axi_slv_rsp_ar_ready,
      axi_slv_rsp_aw_ready => axi_slv_rsp_aw_ready,
      axi_slv_rsp_b_id(0) => axi_slv_rsp_b_id(0),
      axi_slv_rsp_b_resp(0) => axi_slv_rsp_b_resp(0),
      axi_slv_rsp_b_valid => axi_slv_rsp_b_valid,
      axi_slv_rsp_r_data(31 downto 0) => axi_slv_rsp_r_data(31 downto 0),
      axi_slv_rsp_r_id(0) => axi_slv_rsp_r_id(0),
      axi_slv_rsp_r_last => axi_slv_rsp_r_last,
      axi_slv_rsp_r_resp(0) => axi_slv_rsp_r_resp(0),
      axi_slv_rsp_r_valid => axi_slv_rsp_r_valid,
      axi_slv_rsp_w_ready => axi_slv_rsp_w_ready,
      clk => clk,
      rst_n => rst_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap_v is
  port (
    axi_slv_rsp_w_ready : out STD_LOGIC;
    axi_slv_rsp_b_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_valid : out STD_LOGIC;
    axi_slv_rsp_r_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    axi_mst_req_r_ready : out STD_LOGIC;
    axi_mst_req_w_valid : out STD_LOGIC;
    axi_mst_req_w_last : out STD_LOGIC;
    axi_mst_req_ar_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_ar_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_ar_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_last : out STD_LOGIC;
    axi_slv_rsp_r_valid : out STD_LOGIC;
    axi_slv_rsp_r_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_resp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_ar_ready : out STD_LOGIC;
    axi_mst_req_b_ready : out STD_LOGIC;
    axi_mst_req_aw_valid : out STD_LOGIC;
    axi_mst_req_ar_valid : out STD_LOGIC;
    axi_mst_req_w_strb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_w_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_mst_req_aw_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_mst_req_aw_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_aw_size : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_r_ready : in STD_LOGIC;
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_slv_req_b_ready : in STD_LOGIC;
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_rsp_b_valid : in STD_LOGIC;
    axi_mst_rsp_w_ready : in STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_ar_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_w_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_req_w_strb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_w_last : in STD_LOGIC;
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_req_aw_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_valid : in STD_LOGIC;
    axi_slv_req_ar_cache : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_r_last : in STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    axi_mst_rsp_r_valid : in STD_LOGIC;
    axi_mst_rsp_ar_ready : in STD_LOGIC;
    axi_mst_rsp_r_data : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap_v;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap_v is
begin
i_dma_core_wrap_sv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap_sv
     port map (
      axi_mst_req_ar_addr(29 downto 0) => axi_mst_req_ar_addr(29 downto 0),
      axi_mst_req_ar_burst(0) => axi_mst_req_ar_burst(0),
      axi_mst_req_ar_len(7 downto 0) => axi_mst_req_ar_len(7 downto 0),
      axi_mst_req_ar_size(0) => axi_mst_req_ar_size(0),
      axi_mst_req_ar_valid => axi_mst_req_ar_valid,
      axi_mst_req_aw_addr(29 downto 0) => axi_mst_req_aw_addr(29 downto 0),
      axi_mst_req_aw_burst(0) => axi_mst_req_aw_burst(0),
      axi_mst_req_aw_len(7 downto 0) => axi_mst_req_aw_len(7 downto 0),
      axi_mst_req_aw_size(0) => axi_mst_req_aw_size(0),
      axi_mst_req_aw_valid => axi_mst_req_aw_valid,
      axi_mst_req_b_ready => axi_mst_req_b_ready,
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_w_data(31 downto 0) => axi_mst_req_w_data(31 downto 0),
      axi_mst_req_w_last => axi_mst_req_w_last,
      axi_mst_req_w_strb(3 downto 0) => axi_mst_req_w_strb(3 downto 0),
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_rsp_ar_ready => axi_mst_rsp_ar_ready,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      axi_mst_rsp_b_valid => axi_mst_rsp_b_valid,
      axi_mst_rsp_r_data(31 downto 0) => axi_mst_rsp_r_data(31 downto 0),
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid => axi_mst_rsp_r_valid,
      axi_mst_rsp_w_ready => axi_mst_rsp_w_ready,
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_burst(1 downto 0) => axi_slv_req_ar_burst(1 downto 0),
      axi_slv_req_ar_cache(0) => axi_slv_req_ar_cache(0),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      axi_slv_req_ar_size(2 downto 0) => axi_slv_req_ar_size(2 downto 0),
      axi_slv_req_ar_valid => axi_slv_req_ar_valid,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(1 downto 0),
      axi_slv_req_aw_burst(1 downto 0) => axi_slv_req_aw_burst(1 downto 0),
      axi_slv_req_aw_cache(0) => axi_slv_req_aw_cache(0),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      axi_slv_req_aw_size(2 downto 0) => axi_slv_req_aw_size(2 downto 0),
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_w_data(31 downto 0) => axi_slv_req_w_data(31 downto 0),
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_strb(3 downto 0) => axi_slv_req_w_strb(3 downto 0),
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_rsp_ar_ready => axi_slv_rsp_ar_ready,
      axi_slv_rsp_aw_ready => axi_slv_rsp_aw_ready,
      axi_slv_rsp_b_id(0) => axi_slv_rsp_b_id(0),
      axi_slv_rsp_b_resp(0) => axi_slv_rsp_b_resp(0),
      axi_slv_rsp_b_valid => axi_slv_rsp_b_valid,
      axi_slv_rsp_r_data(31 downto 0) => axi_slv_rsp_r_data(31 downto 0),
      axi_slv_rsp_r_id(0) => axi_slv_rsp_r_id(0),
      axi_slv_rsp_r_last => axi_slv_rsp_r_last,
      axi_slv_rsp_r_resp(0) => axi_slv_rsp_r_resp(0),
      axi_slv_rsp_r_valid => axi_slv_rsp_r_valid,
      axi_slv_rsp_w_ready => axi_slv_rsp_w_ready,
      clk => clk,
      rst_n => rst_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    testmode : in STD_LOGIC;
    axi_mst_req_aw_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_aw_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_mst_req_aw_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_aw_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_mst_req_aw_burst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_req_aw_lock : out STD_LOGIC;
    axi_mst_req_aw_cache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_aw_prot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_mst_req_aw_qos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_aw_region : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_aw_atop : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_mst_req_aw_user : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_aw_valid : out STD_LOGIC;
    axi_mst_rsp_aw_ready : in STD_LOGIC;
    axi_mst_req_w_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_mst_req_w_strb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_w_last : out STD_LOGIC;
    axi_mst_req_w_user : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_w_valid : out STD_LOGIC;
    axi_mst_rsp_w_ready : in STD_LOGIC;
    axi_mst_rsp_b_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_b_resp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_rsp_b_user : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_rsp_b_valid : in STD_LOGIC;
    axi_mst_req_b_ready : out STD_LOGIC;
    axi_mst_req_ar_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_req_ar_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_mst_req_ar_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_mst_req_ar_size : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_mst_req_ar_burst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_req_ar_lock : out STD_LOGIC;
    axi_mst_req_ar_cache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_ar_prot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_mst_req_ar_qos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_ar_region : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_ar_user : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_req_ar_valid : out STD_LOGIC;
    axi_mst_rsp_ar_ready : in STD_LOGIC;
    axi_mst_rsp_r_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_mst_rsp_r_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_mst_rsp_r_resp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_mst_rsp_r_last : in STD_LOGIC;
    axi_mst_rsp_r_user : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_mst_rsp_r_valid : in STD_LOGIC;
    axi_mst_req_r_ready : out STD_LOGIC;
    axi_slv_req_aw_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_aw_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_req_aw_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_slv_req_aw_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_aw_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_aw_lock : in STD_LOGIC;
    axi_slv_req_aw_cache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_aw_prot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_aw_qos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_aw_region : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_aw_atop : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_slv_req_aw_user : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_aw_valid : in STD_LOGIC;
    axi_slv_rsp_aw_ready : out STD_LOGIC;
    axi_slv_req_w_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_req_w_strb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_w_last : in STD_LOGIC;
    axi_slv_req_w_user : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_w_valid : in STD_LOGIC;
    axi_slv_rsp_w_ready : out STD_LOGIC;
    axi_slv_rsp_b_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_b_resp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_rsp_b_user : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_rsp_b_valid : out STD_LOGIC;
    axi_slv_req_b_ready : in STD_LOGIC;
    axi_slv_req_ar_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_req_ar_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_req_ar_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_slv_req_ar_size : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_ar_burst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_req_ar_lock : in STD_LOGIC;
    axi_slv_req_ar_cache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_ar_prot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_slv_req_ar_qos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_ar_region : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_ar_user : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_req_ar_valid : in STD_LOGIC;
    axi_slv_rsp_ar_ready : out STD_LOGIC;
    axi_slv_rsp_r_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_slv_rsp_r_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_slv_rsp_r_resp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_slv_rsp_r_last : out STD_LOGIC;
    axi_slv_rsp_r_user : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_slv_rsp_r_valid : out STD_LOGIC;
    axi_slv_req_r_ready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dma_core_wrap_v_0_2,dma_core_wrap_v,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dma_core_wrap_v,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^axi_mst_req_ar_addr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^axi_mst_req_ar_burst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_mst_req_ar_size\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^axi_mst_req_aw_addr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^axi_mst_req_aw_burst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_mst_req_aw_size\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^axi_slv_rsp_b_resp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^axi_slv_rsp_r_resp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_mst_req_ar_lock : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARLOCK";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_valid : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARVALID";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_lock : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWLOCK";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_valid : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWVALID";
  attribute X_INTERFACE_INFO of axi_mst_req_b_ready : signal is "xilinx.com:interface:aximm:1.0 axi_mst BREADY";
  attribute X_INTERFACE_INFO of axi_mst_req_r_ready : signal is "xilinx.com:interface:aximm:1.0 axi_mst RREADY";
  attribute X_INTERFACE_INFO of axi_mst_req_w_last : signal is "xilinx.com:interface:aximm:1.0 axi_mst WLAST";
  attribute X_INTERFACE_INFO of axi_mst_req_w_valid : signal is "xilinx.com:interface:aximm:1.0 axi_mst WVALID";
  attribute X_INTERFACE_INFO of axi_mst_rsp_ar_ready : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARREADY";
  attribute X_INTERFACE_INFO of axi_mst_rsp_aw_ready : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWREADY";
  attribute X_INTERFACE_INFO of axi_mst_rsp_b_valid : signal is "xilinx.com:interface:aximm:1.0 axi_mst BVALID";
  attribute X_INTERFACE_INFO of axi_mst_rsp_r_last : signal is "xilinx.com:interface:aximm:1.0 axi_mst RLAST";
  attribute X_INTERFACE_INFO of axi_mst_rsp_r_valid : signal is "xilinx.com:interface:aximm:1.0 axi_mst RVALID";
  attribute X_INTERFACE_INFO of axi_mst_rsp_w_ready : signal is "xilinx.com:interface:aximm:1.0 axi_mst WREADY";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_lock : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARLOCK";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_valid : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARVALID";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_lock : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWLOCK";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_valid : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWVALID";
  attribute X_INTERFACE_INFO of axi_slv_req_b_ready : signal is "xilinx.com:interface:aximm:1.0 axi_slv BREADY";
  attribute X_INTERFACE_INFO of axi_slv_req_r_ready : signal is "xilinx.com:interface:aximm:1.0 axi_slv RREADY";
  attribute X_INTERFACE_INFO of axi_slv_req_w_last : signal is "xilinx.com:interface:aximm:1.0 axi_slv WLAST";
  attribute X_INTERFACE_INFO of axi_slv_req_w_valid : signal is "xilinx.com:interface:aximm:1.0 axi_slv WVALID";
  attribute X_INTERFACE_INFO of axi_slv_rsp_ar_ready : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARREADY";
  attribute X_INTERFACE_INFO of axi_slv_rsp_aw_ready : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWREADY";
  attribute X_INTERFACE_INFO of axi_slv_rsp_b_valid : signal is "xilinx.com:interface:aximm:1.0 axi_slv BVALID";
  attribute X_INTERFACE_INFO of axi_slv_rsp_r_last : signal is "xilinx.com:interface:aximm:1.0 axi_slv RLAST";
  attribute X_INTERFACE_INFO of axi_slv_rsp_r_valid : signal is "xilinx.com:interface:aximm:1.0 axi_slv RVALID";
  attribute X_INTERFACE_INFO of axi_slv_rsp_w_ready : signal is "xilinx.com:interface:aximm:1.0 axi_slv WREADY";
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF axi_mst:axi_slv, FREQ_TOLERANCE_HZ -1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst_n : signal is "xilinx.com:signal:reset:1.0 rst_n RST";
  attribute X_INTERFACE_MODE of rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of rst_n : signal is "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_addr : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARADDR";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_burst : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARBURST";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_cache : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARCACHE";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_id : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARID";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_len : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARLEN";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_prot : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARPROT";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_qos : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARQOS";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_region : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARREGION";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_size : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARSIZE";
  attribute X_INTERFACE_INFO of axi_mst_req_ar_user : signal is "xilinx.com:interface:aximm:1.0 axi_mst ARUSER";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_addr : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWADDR";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_burst : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWBURST";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_cache : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWCACHE";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_id : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWID";
  attribute X_INTERFACE_MODE of axi_mst_req_aw_id : signal is "master";
  attribute X_INTERFACE_PARAMETER of axi_mst_req_aw_id : signal is "XIL_INTERFACENAME axi_mst, DATA_WIDTH 32, PROTOCOL AXI4, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 4, ARUSER_WIDTH 4, WUSER_WIDTH 4, RUSER_WIDTH 4, BUSER_WIDTH 4, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_len : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWLEN";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_prot : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWPROT";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_qos : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWQOS";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_region : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWREGION";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_size : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWSIZE";
  attribute X_INTERFACE_INFO of axi_mst_req_aw_user : signal is "xilinx.com:interface:aximm:1.0 axi_mst AWUSER";
  attribute X_INTERFACE_INFO of axi_mst_req_w_data : signal is "xilinx.com:interface:aximm:1.0 axi_mst WDATA";
  attribute X_INTERFACE_INFO of axi_mst_req_w_strb : signal is "xilinx.com:interface:aximm:1.0 axi_mst WSTRB";
  attribute X_INTERFACE_INFO of axi_mst_req_w_user : signal is "xilinx.com:interface:aximm:1.0 axi_mst WUSER";
  attribute X_INTERFACE_INFO of axi_mst_rsp_b_id : signal is "xilinx.com:interface:aximm:1.0 axi_mst BID";
  attribute X_INTERFACE_INFO of axi_mst_rsp_b_resp : signal is "xilinx.com:interface:aximm:1.0 axi_mst BRESP";
  attribute X_INTERFACE_INFO of axi_mst_rsp_b_user : signal is "xilinx.com:interface:aximm:1.0 axi_mst BUSER";
  attribute X_INTERFACE_INFO of axi_mst_rsp_r_data : signal is "xilinx.com:interface:aximm:1.0 axi_mst RDATA";
  attribute X_INTERFACE_INFO of axi_mst_rsp_r_id : signal is "xilinx.com:interface:aximm:1.0 axi_mst RID";
  attribute X_INTERFACE_INFO of axi_mst_rsp_r_resp : signal is "xilinx.com:interface:aximm:1.0 axi_mst RRESP";
  attribute X_INTERFACE_INFO of axi_mst_rsp_r_user : signal is "xilinx.com:interface:aximm:1.0 axi_mst RUSER";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_addr : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARADDR";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_burst : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARBURST";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_cache : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARCACHE";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_id : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARID";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_len : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARLEN";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_prot : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARPROT";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_qos : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARQOS";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_region : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARREGION";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_size : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARSIZE";
  attribute X_INTERFACE_INFO of axi_slv_req_ar_user : signal is "xilinx.com:interface:aximm:1.0 axi_slv ARUSER";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_addr : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWADDR";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_burst : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWBURST";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_cache : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWCACHE";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_id : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWID";
  attribute X_INTERFACE_MODE of axi_slv_req_aw_id : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_slv_req_aw_id : signal is "XIL_INTERFACENAME axi_slv, DATA_WIDTH 32, PROTOCOL AXI4, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 4, ARUSER_WIDTH 4, WUSER_WIDTH 4, RUSER_WIDTH 4, BUSER_WIDTH 4, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_len : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWLEN";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_prot : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWPROT";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_qos : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWQOS";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_region : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWREGION";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_size : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWSIZE";
  attribute X_INTERFACE_INFO of axi_slv_req_aw_user : signal is "xilinx.com:interface:aximm:1.0 axi_slv AWUSER";
  attribute X_INTERFACE_INFO of axi_slv_req_w_data : signal is "xilinx.com:interface:aximm:1.0 axi_slv WDATA";
  attribute X_INTERFACE_INFO of axi_slv_req_w_strb : signal is "xilinx.com:interface:aximm:1.0 axi_slv WSTRB";
  attribute X_INTERFACE_INFO of axi_slv_req_w_user : signal is "xilinx.com:interface:aximm:1.0 axi_slv WUSER";
  attribute X_INTERFACE_INFO of axi_slv_rsp_b_id : signal is "xilinx.com:interface:aximm:1.0 axi_slv BID";
  attribute X_INTERFACE_INFO of axi_slv_rsp_b_resp : signal is "xilinx.com:interface:aximm:1.0 axi_slv BRESP";
  attribute X_INTERFACE_INFO of axi_slv_rsp_b_user : signal is "xilinx.com:interface:aximm:1.0 axi_slv BUSER";
  attribute X_INTERFACE_INFO of axi_slv_rsp_r_data : signal is "xilinx.com:interface:aximm:1.0 axi_slv RDATA";
  attribute X_INTERFACE_INFO of axi_slv_rsp_r_id : signal is "xilinx.com:interface:aximm:1.0 axi_slv RID";
  attribute X_INTERFACE_INFO of axi_slv_rsp_r_resp : signal is "xilinx.com:interface:aximm:1.0 axi_slv RRESP";
  attribute X_INTERFACE_INFO of axi_slv_rsp_r_user : signal is "xilinx.com:interface:aximm:1.0 axi_slv RUSER";
begin
  axi_mst_req_ar_addr(31 downto 2) <= \^axi_mst_req_ar_addr\(31 downto 2);
  axi_mst_req_ar_addr(1) <= \<const0>\;
  axi_mst_req_ar_addr(0) <= \<const0>\;
  axi_mst_req_ar_burst(1) <= \<const0>\;
  axi_mst_req_ar_burst(0) <= \^axi_mst_req_ar_burst\(0);
  axi_mst_req_ar_cache(3) <= \<const0>\;
  axi_mst_req_ar_cache(2) <= \<const0>\;
  axi_mst_req_ar_cache(1) <= \<const0>\;
  axi_mst_req_ar_cache(0) <= \<const0>\;
  axi_mst_req_ar_id(0) <= \<const0>\;
  axi_mst_req_ar_lock <= \<const0>\;
  axi_mst_req_ar_prot(2) <= \<const0>\;
  axi_mst_req_ar_prot(1) <= \<const0>\;
  axi_mst_req_ar_prot(0) <= \<const0>\;
  axi_mst_req_ar_qos(3) <= \<const0>\;
  axi_mst_req_ar_qos(2) <= \<const0>\;
  axi_mst_req_ar_qos(1) <= \<const0>\;
  axi_mst_req_ar_qos(0) <= \<const0>\;
  axi_mst_req_ar_region(3) <= \<const0>\;
  axi_mst_req_ar_region(2) <= \<const0>\;
  axi_mst_req_ar_region(1) <= \<const0>\;
  axi_mst_req_ar_region(0) <= \<const0>\;
  axi_mst_req_ar_size(2) <= \<const0>\;
  axi_mst_req_ar_size(1) <= \^axi_mst_req_ar_size\(1);
  axi_mst_req_ar_size(0) <= \<const0>\;
  axi_mst_req_ar_user(3) <= \<const0>\;
  axi_mst_req_ar_user(2) <= \<const0>\;
  axi_mst_req_ar_user(1) <= \<const0>\;
  axi_mst_req_ar_user(0) <= \<const0>\;
  axi_mst_req_aw_addr(31 downto 2) <= \^axi_mst_req_aw_addr\(31 downto 2);
  axi_mst_req_aw_addr(1) <= \<const0>\;
  axi_mst_req_aw_addr(0) <= \<const0>\;
  axi_mst_req_aw_atop(5) <= \<const0>\;
  axi_mst_req_aw_atop(4) <= \<const0>\;
  axi_mst_req_aw_atop(3) <= \<const0>\;
  axi_mst_req_aw_atop(2) <= \<const0>\;
  axi_mst_req_aw_atop(1) <= \<const0>\;
  axi_mst_req_aw_atop(0) <= \<const0>\;
  axi_mst_req_aw_burst(1) <= \<const0>\;
  axi_mst_req_aw_burst(0) <= \^axi_mst_req_aw_burst\(0);
  axi_mst_req_aw_cache(3) <= \<const0>\;
  axi_mst_req_aw_cache(2) <= \<const0>\;
  axi_mst_req_aw_cache(1) <= \<const0>\;
  axi_mst_req_aw_cache(0) <= \<const0>\;
  axi_mst_req_aw_id(0) <= \<const0>\;
  axi_mst_req_aw_lock <= \<const0>\;
  axi_mst_req_aw_prot(2) <= \<const0>\;
  axi_mst_req_aw_prot(1) <= \<const0>\;
  axi_mst_req_aw_prot(0) <= \<const0>\;
  axi_mst_req_aw_qos(3) <= \<const0>\;
  axi_mst_req_aw_qos(2) <= \<const0>\;
  axi_mst_req_aw_qos(1) <= \<const0>\;
  axi_mst_req_aw_qos(0) <= \<const0>\;
  axi_mst_req_aw_region(3) <= \<const0>\;
  axi_mst_req_aw_region(2) <= \<const0>\;
  axi_mst_req_aw_region(1) <= \<const0>\;
  axi_mst_req_aw_region(0) <= \<const0>\;
  axi_mst_req_aw_size(2) <= \<const0>\;
  axi_mst_req_aw_size(1) <= \^axi_mst_req_aw_size\(1);
  axi_mst_req_aw_size(0) <= \<const0>\;
  axi_mst_req_aw_user(3) <= \<const0>\;
  axi_mst_req_aw_user(2) <= \<const0>\;
  axi_mst_req_aw_user(1) <= \<const0>\;
  axi_mst_req_aw_user(0) <= \<const0>\;
  axi_mst_req_w_user(3) <= \<const0>\;
  axi_mst_req_w_user(2) <= \<const0>\;
  axi_mst_req_w_user(1) <= \<const0>\;
  axi_mst_req_w_user(0) <= \<const0>\;
  axi_slv_rsp_b_resp(1) <= \^axi_slv_rsp_b_resp\(1);
  axi_slv_rsp_b_resp(0) <= \<const0>\;
  axi_slv_rsp_b_user(3) <= \<const0>\;
  axi_slv_rsp_b_user(2) <= \<const0>\;
  axi_slv_rsp_b_user(1) <= \<const0>\;
  axi_slv_rsp_b_user(0) <= \<const0>\;
  axi_slv_rsp_r_resp(1) <= \^axi_slv_rsp_r_resp\(1);
  axi_slv_rsp_r_resp(0) <= \<const0>\;
  axi_slv_rsp_r_user(3) <= \<const0>\;
  axi_slv_rsp_r_user(2) <= \<const0>\;
  axi_slv_rsp_r_user(1) <= \<const0>\;
  axi_slv_rsp_r_user(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dma_core_wrap_v
     port map (
      axi_mst_req_ar_addr(29 downto 0) => \^axi_mst_req_ar_addr\(31 downto 2),
      axi_mst_req_ar_burst(0) => \^axi_mst_req_ar_burst\(0),
      axi_mst_req_ar_len(7 downto 0) => axi_mst_req_ar_len(7 downto 0),
      axi_mst_req_ar_size(0) => \^axi_mst_req_ar_size\(1),
      axi_mst_req_ar_valid => axi_mst_req_ar_valid,
      axi_mst_req_aw_addr(29 downto 0) => \^axi_mst_req_aw_addr\(31 downto 2),
      axi_mst_req_aw_burst(0) => \^axi_mst_req_aw_burst\(0),
      axi_mst_req_aw_len(7 downto 0) => axi_mst_req_aw_len(7 downto 0),
      axi_mst_req_aw_size(0) => \^axi_mst_req_aw_size\(1),
      axi_mst_req_aw_valid => axi_mst_req_aw_valid,
      axi_mst_req_b_ready => axi_mst_req_b_ready,
      axi_mst_req_r_ready => axi_mst_req_r_ready,
      axi_mst_req_w_data(31 downto 0) => axi_mst_req_w_data(31 downto 0),
      axi_mst_req_w_last => axi_mst_req_w_last,
      axi_mst_req_w_strb(3 downto 0) => axi_mst_req_w_strb(3 downto 0),
      axi_mst_req_w_valid => axi_mst_req_w_valid,
      axi_mst_rsp_ar_ready => axi_mst_rsp_ar_ready,
      axi_mst_rsp_aw_ready => axi_mst_rsp_aw_ready,
      axi_mst_rsp_b_valid => axi_mst_rsp_b_valid,
      axi_mst_rsp_r_data(31 downto 0) => axi_mst_rsp_r_data(31 downto 0),
      axi_mst_rsp_r_last => axi_mst_rsp_r_last,
      axi_mst_rsp_r_valid => axi_mst_rsp_r_valid,
      axi_mst_rsp_w_ready => axi_mst_rsp_w_ready,
      axi_slv_req_ar_addr(5 downto 0) => axi_slv_req_ar_addr(5 downto 0),
      axi_slv_req_ar_burst(1 downto 0) => axi_slv_req_ar_burst(1 downto 0),
      axi_slv_req_ar_cache(0) => axi_slv_req_ar_cache(1),
      axi_slv_req_ar_id(0) => axi_slv_req_ar_id(0),
      axi_slv_req_ar_len(7 downto 0) => axi_slv_req_ar_len(7 downto 0),
      axi_slv_req_ar_size(2 downto 0) => axi_slv_req_ar_size(2 downto 0),
      axi_slv_req_ar_valid => axi_slv_req_ar_valid,
      axi_slv_req_aw_addr(5 downto 0) => axi_slv_req_aw_addr(5 downto 0),
      axi_slv_req_aw_atop(1 downto 0) => axi_slv_req_aw_atop(5 downto 4),
      axi_slv_req_aw_burst(1 downto 0) => axi_slv_req_aw_burst(1 downto 0),
      axi_slv_req_aw_cache(0) => axi_slv_req_aw_cache(1),
      axi_slv_req_aw_id(0) => axi_slv_req_aw_id(0),
      axi_slv_req_aw_len(7 downto 0) => axi_slv_req_aw_len(7 downto 0),
      axi_slv_req_aw_size(2 downto 0) => axi_slv_req_aw_size(2 downto 0),
      axi_slv_req_aw_valid => axi_slv_req_aw_valid,
      axi_slv_req_b_ready => axi_slv_req_b_ready,
      axi_slv_req_r_ready => axi_slv_req_r_ready,
      axi_slv_req_w_data(31 downto 0) => axi_slv_req_w_data(31 downto 0),
      axi_slv_req_w_last => axi_slv_req_w_last,
      axi_slv_req_w_strb(3 downto 0) => axi_slv_req_w_strb(3 downto 0),
      axi_slv_req_w_valid => axi_slv_req_w_valid,
      axi_slv_rsp_ar_ready => axi_slv_rsp_ar_ready,
      axi_slv_rsp_aw_ready => axi_slv_rsp_aw_ready,
      axi_slv_rsp_b_id(0) => axi_slv_rsp_b_id(0),
      axi_slv_rsp_b_resp(0) => \^axi_slv_rsp_b_resp\(1),
      axi_slv_rsp_b_valid => axi_slv_rsp_b_valid,
      axi_slv_rsp_r_data(31 downto 0) => axi_slv_rsp_r_data(31 downto 0),
      axi_slv_rsp_r_id(0) => axi_slv_rsp_r_id(0),
      axi_slv_rsp_r_last => axi_slv_rsp_r_last,
      axi_slv_rsp_r_resp(0) => \^axi_slv_rsp_r_resp\(1),
      axi_slv_rsp_r_valid => axi_slv_rsp_r_valid,
      axi_slv_rsp_w_ready => axi_slv_rsp_w_ready,
      clk => clk,
      rst_n => rst_n
    );
end STRUCTURE;
