// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/24/2024 20:01:06"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module badApple_top (
	CLOCK_50,
	KEY,
	GPIO_0,
	GPIO_1,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_VS,
	VGA_HS,
	LEDR);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[39:0] GPIO_0;
output 	[39:0] GPIO_1;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	VGA_VS;
output 	VGA_HS;
output 	[9:0] LEDR;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[36]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[37]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[38]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[39]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[36]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[37]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[38]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[39]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_0[36]~input_o ;
wire \GPIO_0[37]~input_o ;
wire \GPIO_0[38]~input_o ;
wire \GPIO_0[39]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ;
wire \GPIO_0[0]~input_o ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~2 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~6 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~10 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~22 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~26 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~30 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~34 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~38 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~18 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~14 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~3_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~5_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~3_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~2_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~4_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~4_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~2_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ;
wire \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~34 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~14 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~2 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~38 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~6 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~18 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~22 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~30 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~10 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~2 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~1_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~2 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~5_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~5_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~6 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~9_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~6 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~9_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~10 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~13_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~10 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~13_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~14 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~17_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~14 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~17_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~18 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~21_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~18 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~21_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~22 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~25_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~22 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~25_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~26 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~29_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~26 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~29_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~30 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~33_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~4_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0~combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~19_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~18_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~17_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~15_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~4_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~20_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~19_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~18_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~16_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q ;
wire \VIDEO_CONTROLLER|video_bank_sel~0_combout ;
wire \VIDEO_CONTROLLER|video_bank_sel~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ;
wire \VIDEO_CONTROLLER|pixel_data_out~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~q ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~q ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b ;
wire [10:0] \VIDEO_CONTROLLER|VGA_screen_pos|x_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b ;
wire [9:0] \VIDEO_CONTROLLER|VGA_screen_pos|y_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks ;
wire [3:0] \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b ;
wire [3:0] \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \clock_generation|vga_40mhz_inst|altera_pll_i|fboutclk_wire ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b ;
wire [5:0] \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks ;
wire [4:0] \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r2 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r2 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r1 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0 ;
wire [1:0] \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire ;

wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [7:0] \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "false";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "false";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "false";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "false";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "false";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "false";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "false";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "false";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "false";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "false";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "false";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "false";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "false";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "false";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "false";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "false";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "false";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "false";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "false";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "false";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "false";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "false";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "false";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "false";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "false";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "false";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "false";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "false";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "false";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "false";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "false";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "false";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "false";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "false";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "false";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "false";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \GPIO_1[36]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[36]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[36]~output .bus_hold = "false";
defparam \GPIO_1[36]~output .open_drain_output = "false";
defparam \GPIO_1[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \GPIO_1[37]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[37]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[37]~output .bus_hold = "false";
defparam \GPIO_1[37]~output .open_drain_output = "false";
defparam \GPIO_1[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \GPIO_1[38]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[38]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[38]~output .bus_hold = "false";
defparam \GPIO_1[38]~output .open_drain_output = "false";
defparam \GPIO_1[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \GPIO_1[39]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[39]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[39]~output .bus_hold = "false";
defparam \GPIO_1[39]~output .open_drain_output = "false";
defparam \GPIO_1[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\clock_generation|vga_40mhz_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\clock_generation|vga_40mhz_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "400.0 mhz";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "1st_order";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 4;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 4;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 256;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 256;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 200;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 200;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "1.0 mhz";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G2
cyclonev_clkena \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[1] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1] = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[1] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[1] .lut_mask = 64'h0000000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[1] .shared_arith = "off";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 5;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "40.0 mhz";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N56
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0]~feeder_combout  = \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0 [0]

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N59
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y34_N41
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2[0] (
	.clk(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[0] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0] = LCELL(( GLOBAL(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ) & ( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [0] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[0] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[0] .lut_mask = 64'h000000000000FFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout  = LCELL(( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0] ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0] ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0] ) + ( VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~18  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~14  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~2  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~14  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~1_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~2  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~6  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~2  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N11
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~6  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~10  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~6  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N14
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout  = ( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2] & ( (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0] & (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4] & (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1] & 
// \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0]),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0 .lut_mask = 64'h0000000000010001;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~10  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~22  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N17
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~22  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~26  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~25_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N20
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~26  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~30  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~26  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~29_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~30  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~34  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~30  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~33_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N26
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[8] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[8] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~34  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~38  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~34  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~37_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N29
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[9] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[9] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~38  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N32
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[10] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[10] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  = ( !\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6] & ( (!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5] & !\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1 .lut_mask = 64'hF000F00000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout  = ( \KEY[0]~input_o  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10] & (((\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]) # 
// (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9])) # (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout ))) ) ) ) # ( !\KEY[0]~input_o  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  ) ) # ( \KEY[0]~input_o  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10] ) ) ) # ( !\KEY[0]~input_o  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10]),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0 .lut_mask = 64'hFFFF3333FFFF1333;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N2
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~18  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~14  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~18  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~13_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N5
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N8
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~3_combout  = (\KEY[0]~input_o  & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0])

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~3 .lut_mask = 64'h5500550055005500;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~5_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & ( (\KEY[0]~input_o  & (\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout  & 
// (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0] $ (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1])))) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & ( (\KEY[0]~input_o  & 
// (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0] $ (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~5 .lut_mask = 64'h0606060600060006;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N8
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~3_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] & ( \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout  & ( (\KEY[0]~input_o  & 
// ((!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]) # (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]))) ) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] & ( \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout  & ( 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0] & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1] & \KEY[0]~input_o )) ) ) ) # ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] & ( 
// !\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout  & ( (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & ((!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]) # 
// (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1])))) ) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] & ( !\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout  & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0] & 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1] & (\KEY[0]~input_o  & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datae(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2]),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~3 .lut_mask = 64'h01000E0001010E0E;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N32
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0 .lut_mask = 64'h0000000003030303;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~1_combout  = ( \KEY[0]~input_o  & ( (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0_combout  $ 
// (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]))) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~1 .lut_mask = 64'h0000000030C030C0;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N59
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~2_combout  = ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & ( (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] $ 
// (((!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0_combout ) # (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]))))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~2 .lut_mask = 64'h0154015400000000;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N56
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3] & ( (\KEY[0]~input_o  & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] & 
// (\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0_combout  & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]))) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3] & ( (\KEY[0]~input_o  & 
// (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0_combout  & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~0 .lut_mask = 64'h0040004001000100;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N23
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~4_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & ( (\KEY[0]~input_o  & (\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout  & 
// !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0])) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & ( (\KEY[0]~input_o  & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout ),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~4 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~4 .lut_mask = 64'h5500550005000500;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N20
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout  = ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3] & ( (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] & ((!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]) # 
// ((!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]) # (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2])))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1 .lut_mask = 64'hFE00FE0000000000;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & ( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout ) # (!\KEY[0]~input_o ) ) ) # ( 
// !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan3~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6 .lut_mask = 64'hFF00FF00FFF0FFF0;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N29
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~4_combout  = (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0] $ (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1])))

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~4 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~4 .lut_mask = 64'h0550055005500550;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N26
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~2_combout  = (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] $ (((!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]) # (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos 
// [0])))))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~2 .lut_mask = 64'h0132013201320132;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N17
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & ( (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3] $ (((!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos 
// [1]) # (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]))))) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & ( (\KEY[0]~input_o  & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~0 .lut_mask = 64'h0033003301320132;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N14
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~1_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] & ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos 
// [1]) # ((!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]) # (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3])))) ) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] & ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & ( 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1] & (\KEY[0]~input_o  & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0] & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]))) ) ) ) # ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] 
// & ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & ( \KEY[0]~input_o  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]),
	.datae(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~1 .lut_mask = 64'h0000333300013332;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N50
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] & ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N59
dffeas \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] & ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0] & 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3] & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]))) ) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] & ( 
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1] & ( (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3] & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & ((!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]) # 
// (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2])))) ) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] & ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1] & ( (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3] & 
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datae(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0 .lut_mask = 64'h00F0000000E00100;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N44
dffeas \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  ) # ( !\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & ( \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout  = (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2] & !\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0 .lut_mask = 64'h3300330033003300;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout  = (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3] & !\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1 .lut_mask = 64'h3300330033003300;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout  = (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4] & !\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout )

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2 .lut_mask = 64'h5050505050505050;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0] ) + ( VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~30  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~29_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~10  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~34  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~33_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~34  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~14  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~13_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~14  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~2  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~1_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N14
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~2  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~38  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~37_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~38  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~6  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N20
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout  = ( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6] & ( (\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1] & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0 .lut_mask = 64'h00000000000F000F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~6  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~18  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N23
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~18  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~22  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N26
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[8] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[8] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[9] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[9] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1_combout  = ( !\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8] & ( (!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7] & (!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3] & (\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0] & 
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1 .lut_mask = 64'h0008000800000000;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout  = ( \KEY[0]~input_o  & ( (\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] & (!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2] & (\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout  & 
// \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1_combout ))) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0 .lut_mask = 64'hFFFFFFFF00040004;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N2
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~30  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~10  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N4
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N8
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2])) ) + ( !VCC ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~2  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2])) ) + ( !VCC ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1 .lut_mask = 64'h0000F7F700000088;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~2  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~2  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5 .lut_mask = 64'h0000FF7700000808;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9 .lut_mask = 64'h0000F7F700000088;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~1_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2])) ) + ( !VCC ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~2  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2])) ) + ( !VCC ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~1_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~1 .lut_mask = 64'h0000F7F700000088;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8])) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~1_sumout  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8])) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~1_sumout  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13 .lut_mask = 64'h0000F0F000000088;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3])) ) + ( !VCC ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3])) ) + ( !VCC ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1 .lut_mask = 64'h0000FF7700000808;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~5_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6])) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_sumout  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~2  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~6  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6])) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_sumout  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~2  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_sumout ),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~5 .lut_mask = 64'h0000FF0000000808;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9])) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~5_sumout  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9])) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~5_sumout  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~5_sumout ),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17 .lut_mask = 64'h0000CCCC000000A0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~5_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~6  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~5 .lut_mask = 64'h0000FF7700000808;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~9_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~5_sumout  ) + ( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & 
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~6  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~10  = CARRY(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~5_sumout  ) + ( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & 
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~6  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~9 .lut_mask = 64'h0000F7F7000000FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~9_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22  = CARRY(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~9_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~9_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~6  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~10  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~6  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~9 .lut_mask = 64'h0000FF7700000808;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~13_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8])) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~9_sumout  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~10  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~14  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8])) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~9_sumout  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~10  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~9_sumout ),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~13_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~13 .lut_mask = 64'h0000F0F000000088;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~13_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26  = CARRY(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~13_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~13_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~10  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~14  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~10  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~13_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~13 .lut_mask = 64'h0000FF7700000808;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~17_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~13_sumout  ) + ( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & 
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~14  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~18  = CARRY(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~13_sumout  ) + ( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & 
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~14  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~17 .lut_mask = 64'h0000FF7700000F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~17_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30  = CARRY(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~17_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26  ))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~17_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~14  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~18  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~14  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~17 .lut_mask = 64'h0000FF7700000808;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~21_sumout  = SUM(( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~17_sumout  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~18  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~22  = CARRY(( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~17_sumout  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~17_sumout ),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~21 .lut_mask = 64'h0000FF0000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~21_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34  = CARRY(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~21_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~21_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~18  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~22  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~18  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~21 .lut_mask = 64'h0000FF7700000088;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~25_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~21_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~22  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~26  = CARRY(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~21_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~25_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~25_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38  = CARRY(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~25_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e69fc.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_plt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e69fc.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_plt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~25_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~22  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~26  = CARRY(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9])) ) + ( 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~22  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~25_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~25 .lut_mask = 64'h0000F7F700000088;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~29_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~25_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~26  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~30  = CARRY(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~25_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~26  ))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~29_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~29_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42  = CARRY(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~29_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N47
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e69fc.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_plt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~29_sumout  = SUM(( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9])) ) + ( GND ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~26  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~29 .lut_mask = 64'h0000FFFF00000088;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~33 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~33_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~29_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~33 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout  = SUM(( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~33_sumout  ) + ( GND ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N2
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e69fc.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_plt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h5050303F5F5F303F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d24d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_qjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d24d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_qjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d24d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_qjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y34_N4
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d24d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_qjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00330F55FF330F55;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d388.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_jit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d388.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_jit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d388.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_jit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d388.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_jit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y33_N38
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N40
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~4_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]) # 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~4 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~4 .lut_mask = 64'h3300330032003200;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y32_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0]~feeder_combout  = \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0 [0]

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r0 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y32_N34
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y35_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r2[0] (
	.clk(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r2[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks[0] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] = LCELL(( GLOBAL(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ) & ( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r2 [0] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|ena_r2 [0]),
	.datae(gnd),
	.dataf(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks[0] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks[0] .lut_mask = 64'h0000000000FF00FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks[1] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1] = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks[1] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks[1] .lut_mask = 64'h0000000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout  = ( !\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10] & ( (!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] & (\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2] & (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9] & 
// \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2 .lut_mask = 64'h0002000200000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout  & (\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1_combout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout  & \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout ),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3 .lut_mask = 64'h0000000000010001;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0 .lut_mask = 64'h0005000500000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( (\KEY[0]~input_o  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2 .lut_mask = 64'h0F000F0000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q  & ( !\KEY[0]~input_o  ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q  & ( (!\KEY[0]~input_o ) # 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0])))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~1 .lut_mask = 64'hABBBABBBAAAAAAAA;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N26
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0 .lut_mask = 64'h0550055000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N53
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q  & ( ((\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1] & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0])) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0 .lut_mask = 64'h555F555F00000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]) # ((\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout )))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0])))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] & !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~1 .lut_mask = 64'h0000A0A00013A0B3;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N38
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0~combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~19 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~19_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( (\KEY[0]~input_o  & (((\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0~combout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0~combout  & (\KEY[0]~input_o  & \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0~combout  & \KEY[0]~input_o ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0~combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~19 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~19 .lut_mask = 64'h0000030300040307;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N55
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~18 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~18_combout  = ( \KEY[0]~input_o  & ( ((\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1])) # (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0]) ) 
// )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~18 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~18 .lut_mask = 64'h000000003FFF3FFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N11
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE_DONE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16 .lut_mask = 64'h00000000F0F0F0F0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~17_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16_combout ) # 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16_combout  & \KEY[0]~input_o ) 
// ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16_combout ) # 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q ) # (!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1])))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16_combout  & (\KEY[0]~input_o  & \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1])) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~16_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~17 .lut_mask = 64'h000A0F0E0A0A0E0E;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y34_N55
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14_combout  = ( \KEY[0]~input_o  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0])))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14 .lut_mask = 64'h0000000000150015;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~15 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~15_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout  & ( ((\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0~combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14_combout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14_combout  ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout  & ( (\KEY[0]~input_o ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14_combout ) ) ) ) # 
// ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14_combout  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~14_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|WideOr0~combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~15 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~15 .lut_mask = 64'h55555F5F55555F57;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]) # ((\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0])))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0] & !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Equal0~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~0 .lut_mask = 64'h0000AA000103AB03;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N41
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]) # (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0 .lut_mask = 64'hFCFCFCFC00000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0_combout  & ( 
// (!\KEY[0]~input_o ) # ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0])))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_EN_MUX|gated_clks [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_full~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1 .lut_mask = 64'hFF00FF70FF00FF00;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N29
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3])))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2 .lut_mask = 64'h000F000F010A010A;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]))))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3 .lut_mask = 64'h0033003303200320;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N26
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0_combout  = ( \KEY[0]~input_o  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]) # 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3])))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & (((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0 .lut_mask = 64'h0000000033C833C8;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N23
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e693e.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_8kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e693e.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_8kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e693e.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_8kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y34_N50
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e693e.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_8kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1 .lut_mask = 64'h55000F3355FF0F33;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y32_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d22c.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_njt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d22c.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_njt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d22c.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_njt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d22c.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_njt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( ((!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e69df.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_qlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e69df.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_qlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y32_N53
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e69df.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_qlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y32_N50
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e69df.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_qlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h303F0505303FF5F5;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N58
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e6810.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_git1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e6810.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_git1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e6810.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_git1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y32_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e6810.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_git1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (((\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])))) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3 .lut_mask = 64'h1D001D001DCC1DCC;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e697b.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_9kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e697b.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_9kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e697b.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_9kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y34_N8
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N14
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e697b.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_9kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0F0055330FFF5533;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e6ab9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_jlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e6ab9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_jlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e6ab9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_jlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y34_N2
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N20
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e6ab9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_jlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h33000F5533FF0F55;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N2
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ca.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_7lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ca.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_7lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ca.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_7lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y34_N56
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ca.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_7lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e6871.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_nit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y32_N46
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e6871.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_nit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e6871.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_nit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y34_N38
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e6871.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_nit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h03CF111103CFDDDD;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (((\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0 .lut_mask = 64'h220A225F770A775F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d369.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_iit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d369.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_iit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y34_N46
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d369.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_iit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y34_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d369.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_iit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h03F3050503F3F5F5;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e6958.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_tit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y34_N52
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e6958.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_tit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e6958.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_tit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y34_N14
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e6958.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_tit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ab.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_6lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ab.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_6lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ab.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_6lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ab.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_6lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y34_N26
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N16
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e699d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_dkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y34_N10
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e699d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_dkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e699d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_dkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y34_N50
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e699d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_dkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h447703034477CFCF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]) # ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]) # ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2 .lut_mask = 64'h018945CD23AB67EF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]) # ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout )))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & 
// (((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout )))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & (((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ))) 
// # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & (((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ))))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4 .lut_mask = 64'h0047CC473347FF47;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N1
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y32_N41
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N34
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r1[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r1[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N59
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r2[0] (
	.clk(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r2[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks[0] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] = LCELL(( GLOBAL(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ) & ( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r2 [0] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|ena_r2 [0]),
	.datae(gnd),
	.dataf(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks[0] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks[0] .lut_mask = 64'h0000000000FF00FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks[1] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1] = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks[1] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks[1] .lut_mask = 64'h0000000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]))))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (\KEY[0]~input_o  & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0 .lut_mask = 64'h0330033003200320;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  & ( \KEY[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2 .lut_mask = 64'h0F0F000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] & ( (!\KEY[0]~input_o ) # ((\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q )) 
// ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] & ( (!\KEY[0]~input_o ) # ((\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q  & \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks 
// [1]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1 .lut_mask = 64'hF0F4F0F4F4F4F4F4;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y34_N20
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1] & ( \KEY[0]~input_o  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0] & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ) ) ) ) # 
// ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1] & ( \KEY[0]~input_o  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0] & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0 .lut_mask = 64'h000000005500AA00;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y34_N47
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1] & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0 .lut_mask = 64'hF0F0F0F0C0C0C0C0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & ( (!\KEY[0]~input_o ) # ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks 
// [1])))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1 .lut_mask = 64'hF0F0F0F0F7F0F0F0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~4_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]) # 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2])))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~4 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~4 .lut_mask = 64'h3300330032003200;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2 .lut_mask = 64'h0033003301220122;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]))))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3 .lut_mask = 64'h0033003303200320;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N20
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0])) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0 .lut_mask = 64'h0000000005000500;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0_combout  & 
// (\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout  & (\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~1_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1 .lut_mask = 64'h0000000000000001;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~20 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~20_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  & ( (\KEY[0]~input_o  & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks 
// [0] & !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  & (\KEY[0]~input_o  & ((\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0])))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1] & 
// \KEY[0]~input_o )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~20 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~20 .lut_mask = 64'h000000C0001500D5;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~19 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~19_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q  & ( \KEY[0]~input_o  ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q  & ( \KEY[0]~input_o  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]) ) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~19 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~19 .lut_mask = 64'h0000000033FFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N20
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE~q  ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE_DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17 .lut_mask = 64'h00000000AAAAAAAA;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~18 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~18_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q  & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17_combout ) # 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] & !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1])))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q  & ( 
// (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0])))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q  & ( \KEY[0]~input_o  ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q  & ( 
// (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0])))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~17_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~18 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~18 .lut_mask = 64'h1500555515005540;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N7
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14_combout  = (\KEY[0]~input_o  & \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14 .lut_mask = 64'h0055005500550055;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15_combout  = (\KEY[0]~input_o  & \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15 .lut_mask = 64'h0303030303030303;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~16 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~16_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14_combout )))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14_combout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1] & \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15_combout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  & ( ((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0])))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15_combout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15_combout  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~14_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~15_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~16 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~16 .lut_mask = 64'h00FF15FF00C015D5;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N26
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  & ( (\KEY[0]~input_o  & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] 
// & !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  & (\KEY[0]~input_o  & ((\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0])))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q  
// & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] & (\KEY[0]~input_o  & !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1])) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~1 .lut_mask = 64'h00000C0001050D05;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0_combout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~q ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~0 .lut_mask = 64'h0044004400000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0] & ( (!\KEY[0]~input_o ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_EN_MUX|gated_clks [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~0 .lut_mask = 64'hAFAFAFAFFFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|video_bank_sel~0 (
// Equation(s):
// \VIDEO_CONTROLLER|video_bank_sel~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q  & ( !\VIDEO_CONTROLLER|video_bank_sel~q  ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q  $ (!\VIDEO_CONTROLLER|video_bank_sel~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_read_done~q ),
	.datad(!\VIDEO_CONTROLLER|video_bank_sel~q ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_read_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|video_bank_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|video_bank_sel~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|video_bank_sel~0 .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \VIDEO_CONTROLLER|video_bank_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N2
dffeas \VIDEO_CONTROLLER|video_bank_sel (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|video_bank_sel~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|video_bank_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|video_bank_sel .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|video_bank_sel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[1] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1] = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[1] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[1] .lut_mask = 64'h0000000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N26
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0]~feeder_combout  = \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0 [0]

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N29
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N41
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2[0] (
	.clk(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[0] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [0] = LCELL(( GLOBAL(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ) & ( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [0] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[0] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[0] .lut_mask = 64'h000000000000FFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout  = LCELL(( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1] & ( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [0] ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [0] ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [0] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d22c.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_njt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d22c.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_njt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d22c.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_njt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y25_N40
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d22c.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_njt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h33550F0033550FFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e69df.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_qlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y25_N11
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e69df.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_qlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e69df.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_qlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y25_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e69df.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_qlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h03CF444403CF7777;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e6810.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_git1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y25_N52
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e6810.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_git1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e6810.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_git1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y25_N8
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e6810.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_git1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h11DD030311DDCFCF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3 .lut_mask = 64'h303F5050303F5050;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d369.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_iit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d369.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_iit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d369.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_iit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout 

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N38
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d369.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_iit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h55000F3355FF0F33;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e6958.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_tit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e6958.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_tit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e6958.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_tit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout 

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N14
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e6958.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_tit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00330F55FF330F55;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N20
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e699d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_dkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e699d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_dkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e699d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_dkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y25_N26
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e699d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_dkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h05AF111105AFBBBB;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ab.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_6lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ab.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_6lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ab.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_6lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y25_N52
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N56
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ab.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_6lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00550F33FF550F33;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e6ab9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_jlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y25_N59
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N53
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e6ab9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_jlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e6ab9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_jlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e6ab9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_jlt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N2
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e6871.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_nit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e6871.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_nit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e6871.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_nit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y25_N8
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e6871.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_nit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h05AF222205AF7777;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ca.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_7lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y25_N46
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ca.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_7lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ca.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_7lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y25_N50
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d3ca.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_7lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e697b.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_9kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y25_N41
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e697b.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_9kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e697b.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_9kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y25_N14
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e697b.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_9kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]) # 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]) # ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d388.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_jit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d388.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_jit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d388.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_jit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d388.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_jit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y25_N20
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N56
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h55550F0F333300FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N17
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e69fc.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_plt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y25_N59
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e69fc.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_plt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e69fc.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_plt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e69fc.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_plt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_5f12d24d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_qjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_5f12d24d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_qjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_5f12d24d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_qjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y25_N40
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N26
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_5f12d24d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_qjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0055330FFF55330F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N34
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_a67e693e.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_8kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_a67e693e.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_8kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_a67e693e.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_8kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y25_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~2_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~1_combout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_a67e693e.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_8kt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00552727AAFF2727;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]) # ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// (((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout )))) 
// # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout 
//  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout 
// ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout )))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N1
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|pixel_data_out~0 (
// Equation(s):
// \VIDEO_CONTROLLER|pixel_data_out~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q  & ( (\VIDEO_CONTROLLER|video_bank_sel~q ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q  & !\VIDEO_CONTROLLER|video_bank_sel~q ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|video_bank_sel~q ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|pixel_data_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|pixel_data_out~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|pixel_data_out~0 .lut_mask = 64'h5500550055FF55FF;
defparam \VIDEO_CONTROLLER|pixel_data_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & ( (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1] & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3] & 
// (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0] & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]))) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1] & 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3] & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0] & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0 .lut_mask = 64'h0001000100200020;
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N1
dffeas \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1] & (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] & 
// (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3] & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0 .lut_mask = 64'h0000000040004000;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N37
dffeas \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \GPIO_0[36]~input (
	.i(GPIO_0[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[36]~input_o ));
// synopsys translate_off
defparam \GPIO_0[36]~input .bus_hold = "false";
defparam \GPIO_0[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \GPIO_0[37]~input (
	.i(GPIO_0[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[37]~input_o ));
// synopsys translate_off
defparam \GPIO_0[37]~input .bus_hold = "false";
defparam \GPIO_0[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N92
cyclonev_io_ibuf \GPIO_0[38]~input (
	.i(GPIO_0[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[38]~input_o ));
// synopsys translate_off
defparam \GPIO_0[38]~input .bus_hold = "false";
defparam \GPIO_0[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \GPIO_0[39]~input (
	.i(GPIO_0[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[39]~input_o ));
// synopsys translate_off
defparam \GPIO_0[39]~input .bus_hold = "false";
defparam \GPIO_0[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y77_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
