digraph G {
"steveicarus/iverilog" -> "alexforencich/verilog-ethernet" ["e"=1]
"olofk/fusesoc" -> "pulp-platform/axi" ["e"=1]
"olofk/fusesoc" -> "aolofsson/oh" ["e"=1]
"hunterlew/convolution_network_on_FPGA" -> "dtysky/FPGA-Imaging-Library" ["e"=1]
"darklife/darkriscv" -> "ZipCPU/zipcpu" ["e"=1]
"darklife/darkriscv" -> "alexforencich/verilog-ethernet" ["e"=1]
"darklife/darkriscv" -> "alexforencich/verilog-axi" ["e"=1]
"darklife/darkriscv" -> "pConst/basic_verilog" ["e"=1]
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/WangXuan95"
"WangXuan95/FPGA-SDcard-Reader-SPI" -> "WangXuan95/FPGA-FixedPoint"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-ftdi245fifo"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-CAN"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-SDcard-Reader" -> "WangXuan95/FPGA-UART"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-FixedPoint"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-UART" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-CAN"
"WangXuan95/FPGA-UART" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-UART" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-UART" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-UART" -> "WangXuan95/WangXuan95"
"wavedrom/wavedrom.github.io" -> "pulp-platform/axi" ["e"=1]
"wavedrom/wavedrom.github.io" -> "alexforencich/verilog-axi" ["e"=1]
"litex-hub/litex-boards" -> "enjoy-digital/litepcie" ["e"=1]
"nvdla/hw" -> "alexforencich/verilog-axi" ["e"=1]
"openhwgroup/cva6" -> "pulp-platform/axi" ["e"=1]
"pulp-platform/pulp" -> "pulp-platform/axi" ["e"=1]
"ZipCPU/dspfilters" -> "alexforencich/verilog-dsp" ["e"=1]
"wavedrom/wavedrom" -> "alexforencich/verilog-axi" ["e"=1]
"wavedrom/wavedrom" -> "pulp-platform/axi" ["e"=1]
"zephray/VerilogBoy" -> "seldridge/verilog" ["e"=1]
"zephray/VerilogBoy" -> "jmahler/mips-cpu" ["e"=1]
"analogdevicesinc/libiio" -> "analogdevicesinc/hdl" ["e"=1]
"cocotb/cocotb" -> "alexforencich/verilog-axi" ["e"=1]
"cocotb/cocotb" -> "alexforencich/verilog-ethernet" ["e"=1]
"cocotb/cocotb" -> "pulp-platform/axi" ["e"=1]
"pulp-platform/axi" -> "alexforencich/verilog-axi"
"pulp-platform/axi" -> "pulp-platform/common_cells" ["e"=1]
"pulp-platform/axi" -> "alexforencich/verilog-axis"
"pulp-platform/axi" -> "openhwgroup/cv32e40p" ["e"=1]
"pulp-platform/axi" -> "taichi-ishitani/tvip-axi"
"pulp-platform/axi" -> "ZipCPU/wb2axip"
"pulp-platform/axi" -> "lowRISC/ibex" ["e"=1]
"pulp-platform/axi" -> "alexforencich/verilog-pcie"
"pulp-platform/axi" -> "openhwgroup/cva6" ["e"=1]
"pulp-platform/axi" -> "chipsalliance/verible" ["e"=1]
"pulp-platform/axi" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"pulp-platform/axi" -> "pConst/basic_verilog"
"pulp-platform/axi" -> "olofk/fusesoc" ["e"=1]
"pulp-platform/axi" -> "chipsalliance/riscv-dv" ["e"=1]
"pulp-platform/axi" -> "aolofsson/oh"
"alexforencich/verilog-axi" -> "alexforencich/verilog-axis"
"alexforencich/verilog-axi" -> "pulp-platform/axi"
"alexforencich/verilog-axi" -> "alexforencich/verilog-pcie"
"alexforencich/verilog-axi" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-axi" -> "pConst/basic_verilog"
"alexforencich/verilog-axi" -> "corundum/corundum"
"alexforencich/verilog-axi" -> "ZipCPU/wb2axip"
"alexforencich/verilog-axi" -> "aolofsson/oh"
"alexforencich/verilog-axi" -> "analogdevicesinc/hdl"
"alexforencich/verilog-axi" -> "alexforencich/verilog-uart"
"alexforencich/verilog-axi" -> "adki/AMBA_AXI_AHB_APB"
"alexforencich/verilog-axi" -> "ultraembedded/cores"
"alexforencich/verilog-axi" -> "YosysHQ/picorv32" ["e"=1]
"alexforencich/verilog-axi" -> "alexforencich/verilog-i2c"
"alexforencich/verilog-axi" -> "taichi-ishitani/tvip-axi"
"secworks/aes" -> "AngeloJacobo/UberDDR3" ["e"=1]
"PacktPublishing/Linux-Device-Drivers-Development" -> "ikwzm/udmabuf" ["e"=1]
"chipsalliance/riscv-dv" -> "pulp-platform/axi" ["e"=1]
"lvyufeng/step_into_mips" -> "jmahler/mips-cpu" ["e"=1]
"lvyufeng/step_into_mips" -> "pConst/basic_verilog" ["e"=1]
"lvyufeng/step_into_mips" -> "sin-x/FPGA" ["e"=1]
"neelkshah/MIPS-Processor" -> "zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial" ["e"=1]
"neelkshah/MIPS-Processor" -> "adibis/DDR2_Controller" ["e"=1]
"EEVengers/ThunderScope" -> "WangXuan95/FPGA-FOC" ["e"=1]
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-NFC"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-UART"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/BSV_Tutorial_cn"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-FixedPoint"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-SDcard-Reader"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/USTC-RVSoC" -> "WangXuan95/FPGA-ftdi245fifo"
"bespoke-silicon-group/basejump_stl" -> "pulp-platform/axi" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "aolofsson/oh" ["e"=1]
"Gowtham1729/Image-Processing" -> "neelkshah/MIPS-Processor" ["e"=1]
"Gowtham1729/Image-Processing" -> "damdoy/fpga_image_processing"
"Gowtham1729/Image-Processing" -> "zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial"
"Gowtham1729/Image-Processing" -> "sudhamshu091/32-Verilog-Mini-Projects"
"Gowtham1729/Image-Processing" -> "TheSUPERCD/8bit_MicroComputer_Verilog" ["e"=1]
"alexforencich/verilog-pcie" -> "alexforencich/verilog-axi"
"alexforencich/verilog-pcie" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-pcie" -> "corundum/corundum"
"alexforencich/verilog-pcie" -> "KastnerRG/riffa"
"alexforencich/verilog-pcie" -> "alexforencich/verilog-axis"
"alexforencich/verilog-pcie" -> "pulp-platform/axi"
"alexforencich/verilog-pcie" -> "enjoy-digital/litepcie"
"alexforencich/verilog-pcie" -> "pConst/basic_verilog"
"alexforencich/verilog-pcie" -> "alexforencich/verilog-i2c"
"alexforencich/verilog-pcie" -> "aolofsson/oh"
"alexforencich/verilog-pcie" -> "alexforencich/verilog-uart"
"alexforencich/verilog-pcie" -> "alexforencich/cocotbext-pcie" ["e"=1]
"alexforencich/verilog-pcie" -> "ultraembedded/cores"
"alexforencich/verilog-pcie" -> "fpgasystems/fpga-network-stack"
"alexforencich/verilog-pcie" -> "analogdevicesinc/hdl"
"zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial" -> "vedic-partap/Computer-Organization-and-Architecture-LAB"
"zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial" -> "neelkshah/MIPS-Processor" ["e"=1]
"zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial" -> "adibis/DDR2_Controller"
"Xilinx/dma_ip_drivers" -> "KastnerRG/riffa"
"Xilinx/dma_ip_drivers" -> "WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial"
"Xilinx/dma_ip_drivers" -> "alexforencich/verilog-pcie"
"Xilinx/dma_ip_drivers" -> "corundum/corundum"
"Xilinx/dma_ip_drivers" -> "fpgadeveloper/fpga-drive-aximm-pcie"
"Xilinx/dma_ip_drivers" -> "bperez77/xilinx_axidma"
"Xilinx/dma_ip_drivers" -> "Xilinx/XRT" ["e"=1]
"Xilinx/dma_ip_drivers" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Xilinx/dma_ip_drivers" -> "alexforencich/verilog-axis"
"Xilinx/dma_ip_drivers" -> "fpgasystems/fpga-network-stack"
"Xilinx/dma_ip_drivers" -> "Xilinx/XilinxTclStore"
"Xilinx/dma_ip_drivers" -> "ikwzm/udmabuf"
"Xilinx/dma_ip_drivers" -> "Xilinx/Vitis_Accel_Examples" ["e"=1]
"Xilinx/dma_ip_drivers" -> "Xilinx/linux-xlnx"
"Xilinx/dma_ip_drivers" -> "Xilinx/open-nic"
"pulp-platform/common_cells" -> "pulp-platform/axi" ["e"=1]
"pulp-platform/common_cells" -> "ZipCPU/wb2axip" ["e"=1]
"pulp-platform/common_cells" -> "alexforencich/verilog-axis" ["e"=1]
"KastnerRG/pp4fpgas" -> "fpgasystems/fpga-network-stack" ["e"=1]
"raysalemi/uvmprimer" -> "VerificationExcellence/UVMReference"
"raysalemi/uvmprimer" -> "funningboy/uvm_axi"
"raysalemi/uvmprimer" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"raysalemi/uvmprimer" -> "cluelogic/uvm-tutorial-for-candy-lovers"
"raysalemi/uvmprimer" -> "VerificationExcellence/SystemVerilogReference"
"raysalemi/uvmprimer" -> "taichi-ishitani/tvip-axi"
"raysalemi/uvmprimer" -> "mayurkubavat/UVM-Examples"
"raysalemi/uvmprimer" -> "openhwgroup/core-v-verif" ["e"=1]
"raysalemi/uvmprimer" -> "pyuvm/pyuvm" ["e"=1]
"raysalemi/uvmprimer" -> "troyguo/awesome-dv"
"raysalemi/uvmprimer" -> "tpoikela/uvm-python" ["e"=1]
"raysalemi/uvmprimer" -> "chipsalliance/riscv-dv" ["e"=1]
"raysalemi/uvmprimer" -> "GodelMachine/AHB2"
"raysalemi/uvmprimer" -> "dovstamler/uvm_agents"
"raysalemi/uvmprimer" -> "pulp-platform/axi"
"VerificationExcellence/SystemVerilogReference" -> "VerificationExcellence/SystemVerilogAssertions"
"VerificationExcellence/SystemVerilogReference" -> "VerificationExcellence/UVMReference"
"VerificationExcellence/SystemVerilogReference" -> "raysalemi/uvmprimer"
"VerificationExcellence/SystemVerilogReference" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"VerificationExcellence/SystemVerilogReference" -> "mayurkubavat/UVM-Examples"
"VerificationExcellence/SystemVerilogReference" -> "VerificationExcellence/verificationexcellence.github.io"
"VerificationExcellence/SystemVerilogReference" -> "taichi-ishitani/tvip-axi"
"VerificationExcellence/SystemVerilogReference" -> "pulp-platform/common_cells" ["e"=1]
"VerificationExcellence/SystemVerilogReference" -> "seldridge/verilog"
"VerificationExcellence/SystemVerilogReference" -> "cluelogic/uvm-tutorial-for-candy-lovers"
"VerificationExcellence/SystemVerilogReference" -> "pConst/basic_verilog"
"VerificationExcellence/SystemVerilogReference" -> "GodelMachine/AHB2"
"VerificationExcellence/SystemVerilogReference" -> "pulp-platform/axi"
"VerificationExcellence/SystemVerilogReference" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"VerificationExcellence/SystemVerilogReference" -> "troyguo/awesome-dv"
"raymondrc/FPGA_SM4" -> "raymondrc/FPGA-SM3-HASH"
"raymondrc/FPGA_SM4" -> "raymondrc/SM4-SBOX"
"raymondrc/FPGA_SM4" -> "ljgibbslf/SM2_core"
"corundum/corundum" -> "fpgasystems/fpga-network-stack"
"corundum/corundum" -> "alexforencich/verilog-ethernet"
"corundum/corundum" -> "alexforencich/verilog-pcie"
"corundum/corundum" -> "alexforencich/verilog-axi"
"corundum/corundum" -> "KastnerRG/riffa"
"corundum/corundum" -> "alexforencich/verilog-axis"
"corundum/corundum" -> "pulp-platform/axi"
"corundum/corundum" -> "ucsdsysnet/corundum"
"corundum/corundum" -> "enjoy-digital/litex" ["e"=1]
"corundum/corundum" -> "cocotb/cocotb" ["e"=1]
"corundum/corundum" -> "Xilinx/open-nic"
"corundum/corundum" -> "Xilinx/dma_ip_drivers"
"corundum/corundum" -> "pConst/basic_verilog"
"corundum/corundum" -> "fpgasystems/Coyote"
"corundum/corundum" -> "aolofsson/oh"
"emmericp/ixy" -> "corundum/corundum" ["e"=1]
"xiaop1/Verilog-Practice" -> "pConst/basic_verilog"
"xiaop1/Verilog-Practice" -> "LeiWang1999/FPGA"
"xiaop1/Verilog-Practice" -> "sin-x/FPGA"
"xiaop1/Verilog-Practice" -> "viduraakalanka/HDL-Bits-Solutions"
"xiaop1/Verilog-Practice" -> "sudhamshu091/32-Verilog-Mini-Projects"
"xiaop1/Verilog-Practice" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"xiaop1/Verilog-Practice" -> "aolofsson/oh"
"xiaop1/Verilog-Practice" -> "xupsh/pp4fpgas-cn" ["e"=1]
"xiaop1/Verilog-Practice" -> "seldridge/verilog"
"xiaop1/Verilog-Practice" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"xiaop1/Verilog-Practice" -> "SI-RISCV/e200_opensource" ["e"=1]
"xiaop1/Verilog-Practice" -> "Obijuan/open-fpga-verilog-tutorial" ["e"=1]
"xiaop1/Verilog-Practice" -> "liangkangnan/tinyriscv" ["e"=1]
"xiaop1/Verilog-Practice" -> "alexforencich/verilog-axi"
"xiaop1/Verilog-Practice" -> "adki/AMBA_AXI_AHB_APB"
"courageheart/AMBA_APB_SRAM" -> "GodelMachine/AHB2"
"courageheart/AMBA_APB_SRAM" -> "taichi-ishitani/tvip-axi"
"courageheart/AMBA_APB_SRAM" -> "Siddhi-95/AHB-to-APB-Bridge-Verification"
"courageheart/AMBA_APB_SRAM" -> "seabeam/yuu_ahb"
"courageheart/AMBA_APB_SRAM" -> "troyguo/awesome-dv"
"courageheart/AMBA_APB_SRAM" -> "nelsoncsc/ISP_UVM"
"courageheart/AMBA_APB_SRAM" -> "funningboy/uvm_axi"
"dawsonjon/fpu" -> "danshanley/FPU"
"dawsonjon/fpu" -> "dawsonjon/verilog-math"
"dawsonjon/fpu" -> "openhwgroup/cvfpu" ["e"=1]
"dawsonjon/fpu" -> "alexforencich/verilog-axi"
"dawsonjon/fpu" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" ["e"=1]
"dawsonjon/fpu" -> "ucb-bar/berkeley-hardfloat" ["e"=1]
"dawsonjon/fpu" -> "alexforencich/verilog-uart"
"dawsonjon/fpu" -> "pulp-platform/axi"
"dawsonjon/fpu" -> "alexforencich/verilog-pcie"
"dawsonjon/fpu" -> "ultraembedded/biriscv" ["e"=1]
"dawsonjon/fpu" -> "pConst/basic_verilog"
"dawsonjon/fpu" -> "alexforencich/verilog-axis"
"dawsonjon/fpu" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"dawsonjon/fpu" -> "taneroksuz/fpu"
"dawsonjon/fpu" -> "zachjs/sv2v" ["e"=1]
"xupsh/pp4fpgas-cn" -> "dtysky/FPGA-Imaging-Library" ["e"=1]
"Xilinx/XRT" -> "Xilinx/dma_ip_drivers" ["e"=1]
"Xilinx/XRT" -> "Xilinx/linux-xlnx" ["e"=1]
"Xilinx/XRT" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP" ["e"=1]
"alexforencich/verilog-i2c" -> "alexforencich/verilog-uart"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-axis"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-pcie"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-axi"
"alexforencich/verilog-i2c" -> "ultraembedded/cores"
"alexforencich/verilog-i2c" -> "nandland/spi-slave"
"alexforencich/verilog-i2c" -> "aolofsson/oh"
"alexforencich/verilog-i2c" -> "nandland/spi-master"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-dsp"
"alexforencich/verilog-i2c" -> "stffrdhrn/sdram-controller"
"alexforencich/verilog-i2c" -> "ultraembedded/core_ddr3_controller"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-wishbone"
"alexforencich/verilog-i2c" -> "ZipCPU/zipcpu"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-lfsr"
"openhwgroup/cvfpu" -> "dawsonjon/fpu" ["e"=1]
"openhwgroup/cvfpu" -> "pulp-platform/axi" ["e"=1]
"progranism/Open-Source-FPGA-Bitcoin-Miner" -> "dtysky/FPGA-Imaging-Library" ["e"=1]
"progranism/Open-Source-FPGA-Bitcoin-Miner" -> "alexforencich/verilog-ethernet" ["e"=1]
"nandland/spi-master" -> "nandland/spi-slave"
"nandland/spi-master" -> "jakubcabal/spi-fpga"
"nandland/spi-master" -> "alexforencich/verilog-i2c"
"nandland/spi-master" -> "nandland/nandland"
"nandland/spi-master" -> "dirjud/Nitro-Parts-lib-SPI"
"nandland/spi-master" -> "damdoy/ice40_ultraplus_examples" ["e"=1]
"nandland/spi-master" -> "nandland/memory"
"nandland/spi-master" -> "ultraembedded/core_ddr3_controller"
"nandland/spi-master" -> "halftop/Interface-Protocol-in-Verilog"
"nandland/spi-slave" -> "nandland/spi-master"
"nandland/spi-slave" -> "jakubcabal/spi-fpga"
"nandland/spi-slave" -> "alexforencich/verilog-i2c"
"nandland/spi-slave" -> "nandland/memory"
"nandland/spi-slave" -> "dirjud/Nitro-Parts-lib-SPI"
"nandland/spi-slave" -> "jamieiles/uart"
"nandland/spi-slave" -> "alexforencich/verilog-uart"
"nandland/spi-slave" -> "dpretet/async_fifo"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/FPGA-UART"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-FixedPoint" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/FPGA-FixedPoint" -> "WangXuan95/TinyPNG-kmeans"
"viduraakalanka/HDL-Bits-Solutions" -> "pConst/basic_verilog"
"viduraakalanka/HDL-Bits-Solutions" -> "microdynamics-cpu/tree-core-ide" ["e"=1]
"viduraakalanka/HDL-Bits-Solutions" -> "xiaop1/Verilog-Practice"
"viduraakalanka/HDL-Bits-Solutions" -> "ljgibbslf/SM3_core"
"viduraakalanka/HDL-Bits-Solutions" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"viduraakalanka/HDL-Bits-Solutions" -> "Yvan-xy/verilog-doc"
"viduraakalanka/HDL-Bits-Solutions" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"viduraakalanka/HDL-Bits-Solutions" -> "LeiWang1999/FPGA"
"viduraakalanka/HDL-Bits-Solutions" -> "Adrofier/HDLBits-Verilog-Solutions"
"viduraakalanka/HDL-Bits-Solutions" -> "y-C-x/HDLBits_Solution"
"hpcn-uam/100G-fpga-network-stack-core" -> "hpcn-uam/Limago"
"lastweek/fpga_readings" -> "fpgasystems/fpga-network-stack" ["e"=1]
"chipsalliance/Cores-VeeR-EH1" -> "pulp-platform/axi" ["e"=1]
"Avnet/Ultra96-PYNQ" -> "Avnet/bdf" ["e"=1]
"taichi-ishitani/tvip-axi" -> "kumarrishav14/AXI"
"taichi-ishitani/tvip-axi" -> "funningboy/uvm_axi"
"taichi-ishitani/tvip-axi" -> "GodelMachine/AHB2"
"taichi-ishitani/tvip-axi" -> "marcoz001/axi-uvm"
"taichi-ishitani/tvip-axi" -> "pulp-platform/axi"
"taichi-ishitani/tvip-axi" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"taichi-ishitani/tvip-axi" -> "openhwgroup/core-v-verif" ["e"=1]
"taichi-ishitani/tvip-axi" -> "courageheart/AMBA_APB_SRAM"
"taichi-ishitani/tvip-axi" -> "seabeam/yuu_ahb"
"taichi-ishitani/tvip-axi" -> "adki/AMBA_AXI_AHB_APB"
"taichi-ishitani/tvip-axi" -> "taichi-ishitani/tnoc" ["e"=1]
"taichi-ishitani/tvip-axi" -> "nelsoncsc/ISP_UVM"
"taichi-ishitani/tvip-axi" -> "troyguo/awesome-dv"
"taichi-ishitani/tvip-axi" -> "rggen/rggen" ["e"=1]
"taichi-ishitani/tvip-axi" -> "adki/gen_amba_2021"
"rggen/rggen" -> "taichi-ishitani/tvip-axi" ["e"=1]
"rggen/rggen" -> "pulp-platform/axi" ["e"=1]
"mczerski/SD-card-controller" -> "ZipCPU/sdspi"
"Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"cluelogic/cluelib" -> "amiq-consulting/svaunit"
"cluelogic/cluelib" -> "cluelogic/uvm-tutorial-for-candy-lovers"
"ben-marshall/awesome-open-hardware-verification" -> "pulp-platform/axi" ["e"=1]
"lowRISC/style-guides" -> "pulp-platform/axi" ["e"=1]
"becomequantum/Kryon" -> "dtysky/FPGA-Imaging-Library"
"becomequantum/Kryon" -> "awai54st/PYNQ-Classification" ["e"=1]
"Xilinx/XilinxBoardStore" -> "Xilinx/XilinxTclStore" ["e"=1]
"Xilinx/XilinxBoardStore" -> "Xilinx/open-nic" ["e"=1]
"ZipCPU/cordic" -> "ZipCPU/qspiflash"
"analogdevicesinc/hdl" -> "alexforencich/verilog-ethernet"
"analogdevicesinc/hdl" -> "pConst/basic_verilog"
"analogdevicesinc/hdl" -> "alexforencich/verilog-axi"
"analogdevicesinc/hdl" -> "aolofsson/oh"
"analogdevicesinc/hdl" -> "analogdevicesinc/no-OS" ["e"=1]
"analogdevicesinc/hdl" -> "alexforencich/verilog-pcie"
"analogdevicesinc/hdl" -> "alexforencich/verilog-axis"
"analogdevicesinc/hdl" -> "ultraembedded/cores"
"analogdevicesinc/hdl" -> "KastnerRG/riffa"
"analogdevicesinc/hdl" -> "analogdevicesinc/linux" ["e"=1]
"analogdevicesinc/hdl" -> "open-sdr/openwifi-hw" ["e"=1]
"analogdevicesinc/hdl" -> "Digilent/vivado-library"
"analogdevicesinc/hdl" -> "Xilinx/linux-xlnx"
"analogdevicesinc/hdl" -> "corundum/corundum"
"analogdevicesinc/hdl" -> "pulp-platform/axi"
"zhajio1988/YASA" -> "seabeam/yuu_register_productor" ["e"=1]
"nandland/nandland" -> "nandland/spi-master"
"nandland/nandland" -> "nandland/spi-slave"
"nandland/nandland" -> "nandland/getting-started-with-fpgas"
"nandland/nandland" -> "os-fpga/open-source-fpga-resource" ["e"=1]
"nandland/nandland" -> "projf/projf-explore" ["e"=1]
"nandland/nandland" -> "os-fpga/Virtual-FPGA-Lab" ["e"=1]
"Arlet/verilog-6502" -> "jmahler/mips-cpu" ["e"=1]
"hjking/uvm_gen" -> "mingzhang952/uvm_auto"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-CAN"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-SDcard-Reader"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/FPGA-UART"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-ftdi245fifo" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-LZMA-compressor" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/FPGA-Gzip-compressor"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-LZMA-compressor" -> "WangXuan95/WangXuan95"
"funningboy/uvm_axi" -> "taichi-ishitani/tvip-axi"
"funningboy/uvm_axi" -> "mayurkubavat/UVM-Examples"
"funningboy/uvm_axi" -> "VerificationExcellence/UVMReference"
"funningboy/uvm_axi" -> "marcoz001/axi-uvm"
"funningboy/uvm_axi" -> "raysalemi/uvmprimer"
"funningboy/uvm_axi" -> "kumarrishav14/AXI"
"funningboy/uvm_axi" -> "GodelMachine/AHB2"
"funningboy/uvm_axi" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"funningboy/uvm_axi" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"funningboy/uvm_axi" -> "courageheart/AMBA_APB_SRAM"
"funningboy/uvm_axi" -> "amiq-consulting/amiq_apb"
"funningboy/uvm_axi" -> "luuvish/amba3-vip"
"funningboy/uvm_axi" -> "gupta409/Processor-UVM-Verification"
"litex-hub/fpga_101" -> "enjoy-digital/litepcie" ["e"=1]
"marcoz001/axi-uvm" -> "taichi-ishitani/tvip-axi"
"marcoz001/axi-uvm" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"marcoz001/axi-uvm" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"marcoz001/axi-uvm" -> "funningboy/uvm_axi"
"marcoz001/axi-uvm" -> "nelsoncsc/ISP_UVM"
"marcoz001/axi-uvm" -> "seabeam/yuu_ahb"
"marcoz001/axi-uvm" -> "mayurkubavat/UVM-Examples"
"marcoz001/axi-uvm" -> "muneebullashariff/axi4_vip"
"bgkatz/3phase_integrated" -> "WangXuan95/FPGA-FOC" ["e"=1]
"tcp-acceleration-service/tas" -> "acsl-technion/nica"
"tcp-acceleration-service/tas" -> "Lossless-Virtual-Switching/Backdraft"
"ananthbhat94/DDR4MemoryController" -> "oprecomp/DDR4_controller"
"ananthbhat94/DDR4MemoryController" -> "ultraembedded/core_ddr3_controller"
"ananthbhat94/DDR4MemoryController" -> "funannoka/SoC-Design-DDR3-Controller"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "cluelogic/cluelib"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "VerificationExcellence/UVMReference"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "raysalemi/uvmprimer"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "amiq-consulting/svaunit"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "dovstamler/uvm_agents"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "VerificationExcellence/SystemVerilogAssertions"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "mayurkubavat/UVM-Examples"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "GodelMachine/AHB2"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "tpoikela/uvm-python" ["e"=1]
"cluelogic/uvm-tutorial-for-candy-lovers" -> "gupta409/Processor-UVM-Verification"
"hell03end/verilog-uart" -> "ben-marshall/uart"
"gupta409/Processor-UVM-Verification" -> "GodelMachine/AHB2"
"gupta409/Processor-UVM-Verification" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"gupta409/Processor-UVM-Verification" -> "nelsoncsc/ISP_UVM"
"z4yx/petalinux-docker" -> "Xilinx/meta-petalinux"
"z4yx/petalinux-docker" -> "carlesfernandez/docker-petalinux2"
"Avnet/bdf" -> "Avnet/Ultra96-PYNQ" ["e"=1]
"Avnet/bdf" -> "Avnet/petalinux"
"Avnet/bdf" -> "Avnet/hdl"
"Avnet/bdf" -> "Digilent/vivado-boards"
"raymondrc/FPGA-SM3-HASH" -> "raymondrc/FPGA_SM4"
"raymondrc/FPGA-SM3-HASH" -> "raymondrc/SM4-SBOX"
"taneroksuz/fpu" -> "taneroksuz/fpu-sp"
"sach/System-Verilog-Packet-Library" -> "amiq-consulting/amiq_eth"
"ikwzm/ZynqMP-FPGA-Linux" -> "ikwzm/FPGA-SoC-Linux"
"ikwzm/ZynqMP-FPGA-Linux" -> "fixstars/ultra96_design"
"imrickysu/ZYNQ-Cookbook" -> "cambridgehackers/zynq-boot"
"nxbyte/ARM-LEGv8" -> "ronitrex/ARMLEG"
"nxbyte/ARM-LEGv8" -> "navidadelpour/ARM-CPU"
"nxbyte/ARM-LEGv8" -> "risclite/ARM9-compatible-soft-CPU-core"
"nxbyte/ARM-LEGv8" -> "chsasank/ARM7"
"adki/gen_amba" -> "adki/gen_amba_2021"
"Xilinx/HLS_packet_processing" -> "acsl-technion/ntl"
"nelsoncsc/ISP_UVM" -> "PacoReinaCampo/MPSoC-DV"
"nelsoncsc/ISP_UVM" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"nelsoncsc/ISP_UVM" -> "gupta409/Processor-UVM-Verification"
"bmartini/zynq-xdma" -> "durellinux/ZedBoard_Linux_DMA_driver"
"bmartini/zynq-xdma" -> "bmartini/zynq-axis"
"bmartini/zynq-xdma" -> "h-nasiri/Zynq-Linux-DMA"
"bmartini/zynq-xdma" -> "imrickysu/ZYNQ-Cookbook"
"bmartini/zynq-xdma" -> "OpenDGPS/zynq-axi-dma-sg"
"bmartini/zynq-xdma" -> "cambridgehackers/zynq-boot"
"bmartini/zynq-xdma" -> "jiangjiali66/zynq_examples"
"mmxsrup/axi4-interface" -> "Verdvana/AXI4_Interconnect"
"CoreyChen922/sata3_host_controller" -> "WangXuan95/FPGA-SATA-HBA"
"esa-tu-darmstadt/tapasco" -> "esa-tu-darmstadt/BSVTools"
"akzare/Async_FIFO_Verification" -> "dadongshangu/async_FIFO"
"jerralph/riscv-vip" -> "PacoReinaCampo/MPSoC-DV"
"jerralph/riscv-vip" -> "Lampro-Mellon/LM-RISCV-DV"
"taichi-ishitani/tnoc" -> "taichi-ishitani/tvip-axi" ["e"=1]
"Avnet/petalinux" -> "Xilinx/meta-petalinux"
"ZipCPU/qspiflash" -> "ZipCPU/wbi2c"
"ZipCPU/qspiflash" -> "olofk/wb_intercon"
"ZipCPU/qspiflash" -> "sergachev/spi_mem_programmer"
"ronitrex/ARMLEG" -> "nxbyte/ARM-LEGv8"
"risclite/ARM9-compatible-soft-CPU-core" -> "chsasank/ARM7"
"axbryd/FlowBlaze" -> "cornell-netlab/MicroP4"
"axbryd/FlowBlaze" -> "acsl-technion/nica"
"dpc525/uvm_tb_gen" -> "jiacaiyuan/uvm-generator"
"dpc525/uvm_tb_gen" -> "JoseIuri/UVM_Python_UVMC"
"seabeam/yuu_register_productor" -> "seabeam/yuu_apb"
"mingzhang952/uvm_auto" -> "jiacaiyuan/uvm-generator"
"LeiWang1999/FPGA" -> "sin-x/FPGA"
"LeiWang1999/FPGA" -> "pConst/basic_verilog"
"LeiWang1999/FPGA" -> "openFPGA666/FpgaGuide"
"LeiWang1999/FPGA" -> "xiaop1/Verilog-Practice"
"LeiWang1999/FPGA" -> "alexforencich/verilog-ethernet"
"LeiWang1999/FPGA" -> "alexforencich/verilog-axi"
"LeiWang1999/FPGA" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"LeiWang1999/FPGA" -> "dhm2013724/yolov2_xilinx_fpga" ["e"=1]
"LeiWang1999/FPGA" -> "xupsh/pp4fpgas-cn" ["e"=1]
"LeiWang1999/FPGA" -> "SI-RISCV/e200_opensource" ["e"=1]
"LeiWang1999/FPGA" -> "OpenXiangShan/XiangShan" ["e"=1]
"LeiWang1999/FPGA" -> "analogdevicesinc/hdl"
"LeiWang1999/FPGA" -> "WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial"
"LeiWang1999/FPGA" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"LeiWang1999/FPGA" -> "liangkangnan/tinyriscv" ["e"=1]
"VerticalResearchGroup/miaow" -> "pulp-platform/axi" ["e"=1]
"XUANTIE-RV/wujian100_open" -> "pConst/basic_verilog" ["e"=1]
"XUANTIE-RV/wujian100_open" -> "alexforencich/verilog-axi" ["e"=1]
"sin-x/FPGA" -> "LeiWang1999/FPGA"
"sin-x/FPGA" -> "openFPGA666/FpgaGuide"
"sin-x/FPGA" -> "pConst/basic_verilog"
"sin-x/FPGA" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"sin-x/FPGA" -> "dumpo/digital_IC_design_notes"
"sin-x/FPGA" -> "alexforencich/verilog-axi"
"sin-x/FPGA" -> "xiaop1/Verilog-Practice"
"sin-x/FPGA" -> "WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial"
"sin-x/FPGA" -> "liangkangnan/tinyriscv" ["e"=1]
"sin-x/FPGA" -> "alexforencich/verilog-pcie"
"sin-x/FPGA" -> "alexforencich/verilog-ethernet"
"sin-x/FPGA" -> "Daniel-GGB/My-Digital-IC-Library"
"sin-x/FPGA" -> "omarelhedaby/CNN-FPGA" ["e"=1]
"sin-x/FPGA" -> "pulp-platform/axi"
"sin-x/FPGA" -> "adki/AMBA_AXI_AHB_APB"
"alexforencich/verilog-ethernet" -> "alexforencich/verilog-pcie"
"alexforencich/verilog-ethernet" -> "alexforencich/verilog-axi"
"alexforencich/verilog-ethernet" -> "corundum/corundum"
"alexforencich/verilog-ethernet" -> "alexforencich/verilog-axis"
"alexforencich/verilog-ethernet" -> "pConst/basic_verilog"
"alexforencich/verilog-ethernet" -> "analogdevicesinc/hdl"
"alexforencich/verilog-ethernet" -> "KastnerRG/riffa"
"alexforencich/verilog-ethernet" -> "fpgasystems/fpga-network-stack"
"alexforencich/verilog-ethernet" -> "aolofsson/oh"
"alexforencich/verilog-ethernet" -> "YosysHQ/picorv32" ["e"=1]
"alexforencich/verilog-ethernet" -> "pulp-platform/axi"
"alexforencich/verilog-ethernet" -> "alexforencich/verilog-uart"
"alexforencich/verilog-ethernet" -> "ultraembedded/cores"
"alexforencich/verilog-ethernet" -> "alexforencich/verilog-i2c"
"alexforencich/verilog-ethernet" -> "darklife/darkriscv" ["e"=1]
"eugene-tarassov/vivado-risc-v" -> "pulp-platform/axi" ["e"=1]
"eugene-tarassov/vivado-risc-v" -> "corundum/corundum" ["e"=1]
"riscv-mcu/e203_hbirdv2" -> "pConst/basic_verilog" ["e"=1]
"ultraembedded/riscv" -> "ultraembedded/cores" ["e"=1]
"ultraembedded/riscv" -> "ZipCPU/zipcpu" ["e"=1]
"troyguo/awesome-dv" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"troyguo/awesome-dv" -> "taichi-ishitani/tvip-axi"
"troyguo/awesome-dv" -> "openhwgroup/core-v-verif" ["e"=1]
"troyguo/awesome-dv" -> "zhajio1988/YASA" ["e"=1]
"troyguo/awesome-dv" -> "courageheart/AMBA_APB_SRAM"
"troyguo/awesome-dv" -> "nelsoncsc/ISP_UVM"
"troyguo/awesome-dv" -> "hellovimo/uvm_testbench_gen"
"troyguo/awesome-dv" -> "chipsalliance/riscv-dv" ["e"=1]
"troyguo/awesome-dv" -> "marcoz001/axi-uvm"
"troyguo/awesome-dv" -> "troyguo/dvcon_download"
"troyguo/awesome-dv" -> "raysalemi/uvmprimer"
"troyguo/awesome-dv" -> "seabeam/yuu_register_productor"
"troyguo/awesome-dv" -> "tpoikela/uvm-python" ["e"=1]
"troyguo/awesome-dv" -> "ben-marshall/awesome-open-hardware-verification" ["e"=1]
"troyguo/awesome-dv" -> "seabeam/yuu_ahb"
"open-sdr/openwifi" -> "pConst/basic_verilog" ["e"=1]
"open-sdr/openwifi" -> "analogdevicesinc/hdl" ["e"=1]
"open-sdr/openwifi" -> "alexforencich/verilog-ethernet" ["e"=1]
"open-sdr/openwifi" -> "corundum/corundum" ["e"=1]
"VLSI-EDA/PoC" -> "ZipCPU/wb2axip" ["e"=1]
"VLSI-EDA/PoC" -> "alexforencich/verilog-axis" ["e"=1]
"SpinalHDL/SpinalHDL" -> "pulp-platform/axi" ["e"=1]
"liangkangnan/tinyriscv" -> "pConst/basic_verilog" ["e"=1]
"liangkangnan/tinyriscv" -> "alexforencich/verilog-axi" ["e"=1]
"lowRISC/opentitan" -> "pulp-platform/axi" ["e"=1]
"chipsalliance/verible" -> "pulp-platform/axi" ["e"=1]
"hdl-util/hdmi" -> "WangXuan95/FPGA-USB-Device" ["e"=1]
"twlostow/dsi-shield" -> "Digilent/vivado-library" ["e"=1]
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-SDcard-Reader"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-ftdi245fifo"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-CAN"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/BSV_Tutorial_cn"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-UART"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-FOC"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-FixedPoint"
"WangXuan95/FPGA-USB-Device" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"open-sdr/openwifi-hw" -> "analogdevicesinc/hdl" ["e"=1]
"open-sdr/openwifi-hw" -> "KastnerRG/riffa" ["e"=1]
"open-sdr/openwifi-hw" -> "pConst/basic_verilog" ["e"=1]
"open-sdr/openwifi-hw" -> "corundum/corundum" ["e"=1]
"open-sdr/openwifi-hw" -> "alexforencich/verilog-axis" ["e"=1]
"open-sdr/openwifi-hw" -> "alexforencich/verilog-pcie" ["e"=1]
"bhunt2/DDR4Sim" -> "funannoka/SoC-Design-DDR3-Controller"
"circuitvalley/mipi_csi_receiver_FPGA" -> "ultraembedded/cores" ["e"=1]
"Time-Appliances-Project/Time-Card" -> "corundum/corundum" ["e"=1]
"simplefoc/Arduino-SimpleFOCShield" -> "WangXuan95/FPGA-FOC" ["e"=1]
"Xilinx/Vitis_Libraries" -> "fpgasystems/fpga-network-stack" ["e"=1]
"dovstamler/uvm_agents" -> "amiq-consulting/svaunit"
"dovstamler/uvm_agents" -> "imokanj/gpio_agent"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-MPEG2-encoder"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-SDcard-Reader"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-UART"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-JPEG-LS-encoder" -> "WangXuan95/FPGA-CAN"
"ultraembedded/biriscv" -> "ultraembedded/cores" ["e"=1]
"crossroadsfpga/pigasus" -> "Xilinx/xup_vitis_network_example" ["e"=1]
"crossroadsfpga/pigasus" -> "axbryd/FlowBlaze" ["e"=1]
"crossroadsfpga/pigasus" -> "hpcn-uam/Limago" ["e"=1]
"crossroadsfpga/pigasus" -> "Xilinx/open-nic" ["e"=1]
"crossroadsfpga/pigasus" -> "fpgasystems/fpga-network-stack" ["e"=1]
"crossroadsfpga/pigasus" -> "RC4ML/FpgaNIC" ["e"=1]
"crossroadsfpga/pigasus" -> "fpgasystems/Coyote" ["e"=1]
"crossroadsfpga/pigasus" -> "Xilinx/open-nic-shell" ["e"=1]
"crossroadsfpga/pigasus" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP" ["e"=1]
"VerificationExcellence/UVMReference" -> "VerificationExcellence/SystemVerilogAssertions"
"VerificationExcellence/UVMReference" -> "raysalemi/uvmprimer"
"VerificationExcellence/UVMReference" -> "mayurkubavat/UVM-Examples"
"VerificationExcellence/UVMReference" -> "VerificationExcellence/SystemVerilogReference"
"VerificationExcellence/UVMReference" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"VerificationExcellence/UVMReference" -> "funningboy/uvm_axi"
"VerificationExcellence/UVMReference" -> "cluelogic/uvm-tutorial-for-candy-lovers"
"VerificationExcellence/UVMReference" -> "GodelMachine/AHB2"
"VerificationExcellence/UVMReference" -> "dovstamler/uvm_agents"
"VerificationExcellence/UVMReference" -> "taichi-ishitani/tvip-axi"
"VerificationExcellence/UVMReference" -> "amiq-consulting/svaunit"
"VerificationExcellence/UVMReference" -> "VerificationExcellence/verificationexcellence.github.io"
"VerificationExcellence/SystemVerilogAssertions" -> "VerificationExcellence/verificationexcellence.github.io"
"VerificationExcellence/SystemVerilogAssertions" -> "VerificationExcellence/UVMReference"
"VerificationExcellence/SystemVerilogAssertions" -> "VerificationExcellence/SystemVerilogReference"
"VerificationExcellence/SystemVerilogAssertions" -> "amiq-consulting/svaunit"
"Xilinx/embeddedsw" -> "Xilinx/linux-xlnx"
"Xilinx/embeddedsw" -> "Xilinx/u-boot-xlnx"
"Xilinx/embeddedsw" -> "Digilent/vivado-library"
"Xilinx/embeddedsw" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Xilinx/embeddedsw" -> "Xilinx/device-tree-xlnx"
"Xilinx/embeddedsw" -> "Xilinx/Vitis_Libraries" ["e"=1]
"Xilinx/embeddedsw" -> "analogdevicesinc/hdl"
"Xilinx/embeddedsw" -> "bperez77/xilinx_axidma"
"Xilinx/embeddedsw" -> "Xilinx/PYNQ" ["e"=1]
"Xilinx/embeddedsw" -> "Xilinx/dma_ip_drivers"
"Xilinx/embeddedsw" -> "alexforencich/verilog-axis"
"Xilinx/embeddedsw" -> "Xilinx/Vitis-HLS-Introductory-Examples" ["e"=1]
"Xilinx/embeddedsw" -> "ATaylorCEngFIET/MicroZed-Chronicles"
"Xilinx/embeddedsw" -> "pulp-platform/axi"
"Xilinx/embeddedsw" -> "OpenAMP/open-amp" ["e"=1]
"chsasank/ARM7" -> "risclite/ARM9-compatible-soft-CPU-core"
"adki/AMBA_AXI_AHB_APB" -> "adki/gen_amba_2021"
"adki/AMBA_AXI_AHB_APB" -> "lucky-wfw/ARM_AMBA_Design"
"adki/AMBA_AXI_AHB_APB" -> "taichi-ishitani/tvip-axi"
"adki/AMBA_AXI_AHB_APB" -> "alexforencich/verilog-axi"
"adki/AMBA_AXI_AHB_APB" -> "adki/gen_amba"
"adki/AMBA_AXI_AHB_APB" -> "GodelMachine/AHB2"
"adki/AMBA_AXI_AHB_APB" -> "courageheart/AMBA_APB_SRAM"
"adki/AMBA_AXI_AHB_APB" -> "pulp-platform/axi"
"adki/AMBA_AXI_AHB_APB" -> "ultraembedded/cores"
"adki/AMBA_AXI_AHB_APB" -> "alexforencich/verilog-pcie"
"adki/AMBA_AXI_AHB_APB" -> "ultraembedded/core_ddr3_controller"
"adki/AMBA_AXI_AHB_APB" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"adki/AMBA_AXI_AHB_APB" -> "alexforencich/verilog-axis"
"adki/AMBA_AXI_AHB_APB" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"adki/AMBA_AXI_AHB_APB" -> "pConst/basic_verilog"
"fpgasystems/Coyote" -> "Xilinx/RecoNIC"
"fpgasystems/Coyote" -> "Xilinx/ACCL"
"fpgasystems/Coyote" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"fpgasystems/Coyote" -> "fpgasystems/fpga-network-stack"
"fpgasystems/Coyote" -> "Xilinx/xup_vitis_network_example"
"fpgasystems/Coyote" -> "Xilinx/open-nic-shell"
"fpgasystems/Coyote" -> "Xilinx/open-nic-driver"
"fpgasystems/Coyote" -> "esa-tu-darmstadt/tapasco"
"fpgasystems/Coyote" -> "definelicht/hlslib" ["e"=1]
"fpgasystems/Coyote" -> "corundum/corundum"
"fpgasystems/Coyote" -> "arc-research-lab/CHARM" ["e"=1]
"hpcn-uam/Limago" -> "hpcn-uam/100G-fpga-network-stack-core"
"hpcn-uam/Limago" -> "fpgasystems/fpga-network-stack"
"hpcn-uam/Limago" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"hpcn-uam/Limago" -> "tcp-acceleration-service/FlexTOE"
"hpcn-uam/Limago" -> "fpgasystems/davos"
"hpcn-uam/Limago" -> "acsl-technion/ntl"
"ucsdsysnet/corundum" -> "opensmartnic/awesome-smartnic"
"ucsdsysnet/corundum" -> "corundum/corundum"
"ucsdsysnet/corundum" -> "Xilinx/open-nic"
"ucsdsysnet/corundum" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"ucsdsysnet/corundum" -> "fpgasystems/fpga-network-stack"
"ucsdsysnet/corundum" -> "KastnerRG/riffa"
"ucsdsysnet/corundum" -> "Xilinx/open-nic-shell"
"ucsdsysnet/corundum" -> "hpcn-uam/Limago"
"ucsdsysnet/corundum" -> "tcp-acceleration-service/FlexTOE"
"ucsdsysnet/corundum" -> "l-nic/chipyard"
"Staok/iBLDC" -> "WangXuan95/FPGA-FOC" ["e"=1]
"Xilinx/device-tree-xlnx" -> "Xilinx/u-boot-xlnx"
"Xilinx/device-tree-xlnx" -> "Xilinx/linux-xlnx"
"Xilinx/device-tree-xlnx" -> "bperez77/xilinx_axidma"
"Xilinx/device-tree-xlnx" -> "Digilent/linux-digilent"
"Xilinx/device-tree-xlnx" -> "Xilinx-Wiki-Projects/software-prototypes"
"Xilinx/device-tree-xlnx" -> "Xilinx/XilinxTclStore"
"Xilinx/device-tree-xlnx" -> "Xilinx/meta-xilinx"
"Xilinx/device-tree-xlnx" -> "Xilinx/arm-trusted-firmware"
"Xilinx/device-tree-xlnx" -> "Xilinx/embeddedsw"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/xup_vitis_network_example" ["e"=1]
"Xilinx/Vitis_Accel_Examples" -> "fpgasystems/fpga-network-stack" ["e"=1]
"Arjun-Narula/Traffic-Light-Controller-using-Verilog" -> "mihir8181/VerilogHDL-Codes"
"alexforencich/verilog-uart" -> "alexforencich/verilog-i2c"
"alexforencich/verilog-uart" -> "jamieiles/uart"
"alexforencich/verilog-uart" -> "alexforencich/verilog-axis"
"alexforencich/verilog-uart" -> "alexforencich/verilog-axi"
"alexforencich/verilog-uart" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-uart" -> "ultraembedded/cores"
"alexforencich/verilog-uart" -> "alexforencich/verilog-pcie"
"alexforencich/verilog-uart" -> "ZipCPU/wbuart32"
"alexforencich/verilog-uart" -> "alexforencich/verilog-dsp"
"alexforencich/verilog-uart" -> "seldridge/verilog"
"alexforencich/verilog-uart" -> "alexforencich/verilog-wishbone"
"alexforencich/verilog-uart" -> "alexforencich/verilog-lfsr"
"alexforencich/verilog-uart" -> "stffrdhrn/sdram-controller"
"alexforencich/verilog-uart" -> "WangXuan95/FPGA-UART"
"alexforencich/verilog-uart" -> "ZipCPU/zipcpu"
"ultraembedded/core_ft60x_axi" -> "ultraembedded/core_usb_bridge"
"laforest/FPGADesignElements" -> "ZipCPU/wb2axip" ["e"=1]
"projf/projf-explore" -> "AngeloJacobo/UberDDR3" ["e"=1]
"projf/projf-explore" -> "aolofsson/oh" ["e"=1]
"seonskim/verilog_axi-interconnect" -> "hizbi-github/AXI4_Master_Interconnect_Slave"
"alexforencich/verilog-axis" -> "alexforencich/verilog-axi"
"alexforencich/verilog-axis" -> "pulp-platform/axi"
"alexforencich/verilog-axis" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-axis" -> "alexforencich/verilog-pcie"
"alexforencich/verilog-axis" -> "alexforencich/verilog-uart"
"alexforencich/verilog-axis" -> "ZipCPU/wb2axip"
"alexforencich/verilog-axis" -> "alexforencich/cocotbext-axi" ["e"=1]
"alexforencich/verilog-axis" -> "aolofsson/oh"
"alexforencich/verilog-axis" -> "alexforencich/verilog-i2c"
"alexforencich/verilog-axis" -> "corundum/corundum"
"alexforencich/verilog-axis" -> "KastnerRG/riffa"
"alexforencich/verilog-axis" -> "pulp-platform/common_cells" ["e"=1]
"alexforencich/verilog-axis" -> "fpgasystems/fpga-network-stack"
"alexforencich/verilog-axis" -> "pConst/basic_verilog"
"alexforencich/verilog-axis" -> "ultraembedded/cores"
"jbush001/NyuziProcessor" -> "pConst/basic_verilog" ["e"=1]
"jbush001/NyuziProcessor" -> "ZipCPU/zipcpu" ["e"=1]
"Nitcloud/Digital-IDE" -> "Digital-EDA/Digital-IDE" ["e"=1]
"Nitcloud/Digital-IDE" -> "pConst/basic_verilog"
"Nitcloud/Digital-IDE" -> "WangXuan95/BSV_Tutorial_cn"
"Nitcloud/Digital-IDE" -> "LeiWang1999/ZYNQ-NVDLA" ["e"=1]
"Nitcloud/Digital-IDE" -> "alexforencich/verilog-axis"
"Nitcloud/Digital-IDE" -> "suisuisi/FPGA_Library"
"Nitcloud/Digital-IDE" -> "TerosTechnology/vscode-terosHDL" ["e"=1]
"Nitcloud/Digital-IDE" -> "cxdzyq1110/NPU_on_FPGA" ["e"=1]
"B-Lang-org/bsc" -> "WangXuan95/BSV_Tutorial_cn" ["e"=1]
"tpoikela/uvm-python" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" ["e"=1]
"muneebullashariff/axi4_vip" -> "muneebullashariff/apb_vip"
"RC4ML/Shuhai" -> "RC4ML/FpgaNIC"
"RC4ML/Shuhai" -> "CGCL-codes/ScalaBFS"
"ljgibbslf/SM3_core" -> "raymondrc/FPGA-SM3-HASH"
"ljgibbslf/SM3_core" -> "Mario-Hero/Async-Karin"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-SDfake" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/WangXuan95"
"WangXuan95/FPGA-SDfake" -> "WangXuan95/FPGA-SDcard-Reader"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-PNG-decoder" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/FPGA-FixedPoint"
"WangXuan95/FPGA-PNG-decoder" -> "WangXuan95/WangXuan95"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-SHA-Family" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-SHA-Family" -> "WangXuan95/WangXuan95"
"freecores/8051" -> "risclite/R8051"
"freecores/8051" -> "freecores/dma_ahb"
"freecores/8051" -> "lajanugen/8051"
"mongrelgem/Verilog-Adders" -> "Ams0x57/Digital_Adders_Verilog"
"Xilinx/xup_vitis_network_example" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"Xilinx/xup_vitis_network_example" -> "Xilinx/ACCL"
"Xilinx/xup_vitis_network_example" -> "Xilinx/open-nic-shell"
"Xilinx/xup_vitis_network_example" -> "Xilinx/open-nic"
"Xilinx/xup_vitis_network_example" -> "NetFPGA/NetFPGA-PLUS"
"Xilinx/xup_vitis_network_example" -> "hpcn-uam/100G-fpga-network-stack-core"
"Xilinx/xup_vitis_network_example" -> "fpgasystems/Coyote"
"Xilinx/xup_vitis_network_example" -> "hpcn-uam/Limago"
"Xilinx/xup_vitis_network_example" -> "fpgasystems/fpga-network-stack"
"Xilinx/xup_vitis_network_example" -> "UCLA-VAST/AutoBridge" ["e"=1]
"Xilinx/xup_vitis_network_example" -> "Xilinx/Get_Moving_With_Alveo"
"suisuisi/FPGA" -> "suisuisi/FPGA_Library"
"suisuisi/FPGA" -> "suisuisi/FPGAandImage"
"suisuisi/FPGA" -> "suisuisi/Accelerating-CNN-with-FPGA"
"freecores/verilog_fixed_point_math_library" -> "ultraembedded/core_dbg_bridge"
"risclite/R8051" -> "freecores/8051"
"risclite/R8051" -> "risclite/ARM9-compatible-soft-CPU-core"
"risclite/R8051" -> "Milo-F/8051mcu_core"
"risclite/R8051" -> "lajanugen/8051"
"ultraembedded/core_ddr3_controller" -> "AngeloJacobo/UberDDR3"
"ultraembedded/core_ddr3_controller" -> "ultraembedded/cores"
"ultraembedded/core_ddr3_controller" -> "ananthbhat94/DDR4MemoryController"
"ultraembedded/core_ddr3_controller" -> "someone755/ddr3-controller"
"ultraembedded/core_ddr3_controller" -> "alexforencich/verilog-pcie"
"ultraembedded/core_ddr3_controller" -> "WangXuan95/FPGA-DDR-SDRAM"
"ultraembedded/core_ddr3_controller" -> "stffrdhrn/sdram-controller"
"ultraembedded/core_ddr3_controller" -> "BrianHGinc/BrianHG-DDR3-Controller"
"ultraembedded/core_ddr3_controller" -> "WangXuan95/FPGA-SDcard-Reader"
"ultraembedded/core_ddr3_controller" -> "ZipCPU/sdspi"
"ultraembedded/core_ddr3_controller" -> "enjoy-digital/litedram" ["e"=1]
"ultraembedded/core_ddr3_controller" -> "alexforencich/verilog-axi"
"ultraembedded/core_ddr3_controller" -> "adki/AMBA_AXI_AHB_APB"
"ultraembedded/core_ddr3_controller" -> "adibis/DDR2_Controller"
"ultraembedded/core_ddr3_controller" -> "ultraembedded/biriscv" ["e"=1]
"freecores/dma_axi" -> "freecores/dma_ahb"
"freecores/dma_axi" -> "wanderingnail/AXI_DMA"
"Verdvana/AXI4_Interconnect" -> "dpretet/axi-crossbar"
"Verdvana/AXI4_Interconnect" -> "mmxsrup/axi4-interface"
"Verdvana/AXI4_Interconnect" -> "ultraembedded/core_dbg_bridge"
"Verdvana/AXI4_Interconnect" -> "hizbi-github/AXI4_Master_Interconnect_Slave"
"Verdvana/AXI4_Interconnect" -> "seonskim/verilog_axi-interconnect"
"bmartini/zynq-axis" -> "bmartini/zynq-xdma"
"bmartini/zynq-axis" -> "h-nasiri/Zynq-Linux-DMA"
"mcjtag/tcam" -> "merledu/OpenTCAM"
"mcjtag/tcam" -> "AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM"
"mcjtag/tcam" -> "alexforencich/verilog-cam"
"openhwgroup/core-v-verif" -> "taichi-ishitani/tvip-axi" ["e"=1]
"openhwgroup/core-v-verif" -> "troyguo/awesome-dv" ["e"=1]
"naragece/uvm-testbench-tutorial-simple-adder" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"seabeam/yuu_ahb" -> "seabeam/yuu_apb"
"seabeam/yuu_ahb" -> "GodelMachine/AHB2"
"freecores/dma_ahb" -> "freecores/dma_axi"
"Lampro-Mellon/LM-RISCV-DV" -> "PacoReinaCampo/MPSoC-DV"
"Lampro-Mellon/LM-RISCV-DV" -> "jerralph/riscv-vip"
"Lampro-Mellon/LM-RISCV-DV" -> "zhajio1988/ExtremeDV_UVM"
"ultraembedded/core_dbg_bridge" -> "ultraembedded/core_usb_bridge"
"freecores/robust_axi2ahb" -> "freecores/robust_axi2apb"
"freecores/robust_axi2apb" -> "freecores/robust_axi2ahb"
"VerificationExcellence/verificationexcellence.github.io" -> "VerificationExcellence/SystemVerilogAssertions"
"ATaylorCEngFIET/MicroZed-Chronicles" -> "fpgadeveloper/microzed-base"
"ATaylorCEngFIET/MicroZed-Chronicles" -> "imrickysu/ZYNQ-Cookbook"
"JoseIuri/UVM_Python_UVMC" -> "JoseIuri/UVM_Python"
"andres-mancera/ethernet_10ge_mac_SV_tb" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"missinglinkelectronics/fpga-vbs" -> "missinglinkelectronics/psmake"
"JoseIuri/UVM_Python" -> "JoseIuri/UVM_Python_UVMC"
"jiacaiyuan/uvm-generator" -> "dpc525/uvm_tb_gen"
"jiacaiyuan/uvm-generator" -> "mingzhang952/uvm_auto"
"abdelazeem201/ASIC-Design-Roadmap" -> "sudhamshu091/32-Verilog-Mini-Projects" ["e"=1]
"kaitoukito/Computer-Science-Textbooks" -> "sin-x/FPGA" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "becomequantum/Kryon"
"dtysky/FPGA-Imaging-Library" -> "hunterlew/convolution_network_on_FPGA" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "aolofsson/oh"
"dtysky/FPGA-Imaging-Library" -> "suisuisi/FPGAandImage"
"dtysky/FPGA-Imaging-Library" -> "bxinquan/zynq_cam_isp_demo" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "WalkerLau/Accelerating-CNN-with-FPGA" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "xupsh/pp4fpgas-cn" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "doonny/PipeCNN" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "Digilent/vivado-library"
"dtysky/FPGA-Imaging-Library" -> "alexforencich/verilog-axis"
"dtysky/FPGA-Imaging-Library" -> "pConst/basic_verilog"
"dtysky/FPGA-Imaging-Library" -> "diaoenmao/FPGA-CNN" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "alexforencich/verilog-axi"
"dtysky/FPGA-Imaging-Library" -> "mtmd/FPGA_Based_CNN" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "alexforencich/verilog-ethernet"
"fabriziotappero/ip-cores" -> "ultraembedded/cores"
"fabriziotappero/ip-cores" -> "klyone/opencores-ip"
"fabriziotappero/ip-cores" -> "fabriziotappero/Free-Range-VHDL-book" ["e"=1]
"fabriziotappero/ip-cores" -> "olofk/fusesoc" ["e"=1]
"fabriziotappero/ip-cores" -> "aolofsson/oh"
"fabriziotappero/ip-cores" -> "drom/awesome-hdl" ["e"=1]
"fabriziotappero/ip-cores" -> "pulp-platform/axi"
"fabriziotappero/ip-cores" -> "rggen/rggen" ["e"=1]
"fabriziotappero/ip-cores" -> "VLSI-EDA/PoC" ["e"=1]
"fabriziotappero/ip-cores" -> "PyHDI/Pyverilog" ["e"=1]
"fabriziotappero/ip-cores" -> "pConst/basic_verilog"
"fabriziotappero/ip-cores" -> "fabriziotappero/opencores-scraper"
"fabriziotappero/ip-cores" -> "slaclab/surf" ["e"=1]
"fabriziotappero/ip-cores" -> "alexforencich/verilog-axi"
"fabriziotappero/ip-cores" -> "alexforencich/verilog-axis"
"ultraembedded/cores" -> "pConst/basic_verilog"
"ultraembedded/cores" -> "ultraembedded/core_ddr3_controller"
"ultraembedded/cores" -> "ultraembedded/biriscv" ["e"=1]
"ultraembedded/cores" -> "aolofsson/oh"
"ultraembedded/cores" -> "pulp-platform/axi"
"ultraembedded/cores" -> "seldridge/verilog"
"ultraembedded/cores" -> "alexforencich/verilog-uart"
"ultraembedded/cores" -> "alexforencich/verilog-axi"
"ultraembedded/cores" -> "alexforencich/verilog-ethernet"
"ultraembedded/cores" -> "ZipCPU/wb2axip"
"ultraembedded/cores" -> "alexforencich/verilog-i2c"
"ultraembedded/cores" -> "alexforencich/verilog-pcie"
"ultraembedded/cores" -> "alexforencich/verilog-axis"
"ultraembedded/cores" -> "WangXuan95/FPGA-USB-Device"
"ultraembedded/cores" -> "ZipCPU/zipcpu"
"kumarrishav14/AXI" -> "muneebullashariff/axi4_vip"
"kumarrishav14/AXI" -> "taichi-ishitani/tvip-axi"
"kumarrishav14/AXI" -> "nahidrn/axi_vip_master"
"kumarrishav14/AXI" -> "luuvish/amba3-vip"
"kumarrishav14/AXI" -> "funningboy/uvm_axi"
"Xilinx/open-nic" -> "Xilinx/open-nic-shell"
"Xilinx/open-nic" -> "Xilinx/open-nic-driver"
"Xilinx/open-nic" -> "Xilinx/xup_vitis_network_example"
"Xilinx/open-nic" -> "fpgasystems/fpga-network-stack"
"Xilinx/open-nic" -> "opensmartnic/awesome-smartnic"
"Xilinx/open-nic" -> "NetFPGA/NetFPGA-PLUS"
"Xilinx/open-nic" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"Xilinx/open-nic" -> "ucsdsysnet/corundum"
"Xilinx/open-nic" -> "axbryd/FlowBlaze"
"Xilinx/open-nic" -> "Xilinx/ACCL"
"Xilinx/open-nic" -> "Xilinx/RecoNIC"
"Xilinx/open-nic" -> "corundum/corundum"
"Xilinx/open-nic" -> "Xilinx/Vitis_Accel_Examples" ["e"=1]
"Xilinx/open-nic" -> "Xilinx/open-nic-dpdk"
"Xilinx/open-nic" -> "alexforencich/verilog-cam"
"Xilinx/open-nic-driver" -> "Xilinx/open-nic-shell"
"Xilinx/open-nic-driver" -> "Xilinx/open-nic-dpdk"
"Xilinx/open-nic-driver" -> "Xilinx/open-nic"
"suisuisi/FPGAandImage" -> "suisuisi/FPGAandPeripheralInterface"
"suisuisi/FPGAandImage" -> "suisuisi/FPGAandLAN"
"suisuisi/FPGAandImage" -> "suisuisi/Accelerating-CNN-with-FPGA"
"aolofsson/oh" -> "pConst/basic_verilog"
"aolofsson/oh" -> "alexforencich/verilog-axis"
"aolofsson/oh" -> "seldridge/verilog"
"aolofsson/oh" -> "alexforencich/verilog-axi"
"aolofsson/oh" -> "olofk/fusesoc" ["e"=1]
"aolofsson/oh" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"aolofsson/oh" -> "ultraembedded/cores"
"aolofsson/oh" -> "pulp-platform/axi"
"aolofsson/oh" -> "alexforencich/verilog-ethernet"
"aolofsson/oh" -> "analogdevicesinc/hdl"
"aolofsson/oh" -> "alexforencich/verilog-pcie"
"aolofsson/oh" -> "ZipCPU/zipcpu"
"aolofsson/oh" -> "YosysHQ/picorv32" ["e"=1]
"aolofsson/oh" -> "pulp-platform/common_cells" ["e"=1]
"aolofsson/oh" -> "olofk/edalize" ["e"=1]
"sudhamshu091/32-Verilog-Mini-Projects" -> "snbk001/Verilog-Design-Examples"
"sudhamshu091/32-Verilog-Mini-Projects" -> "pConst/basic_verilog"
"sudhamshu091/32-Verilog-Mini-Projects" -> "Gowtham1729/Image-Processing"
"sudhamshu091/32-Verilog-Mini-Projects" -> "nxbyte/Verilog-Projects"
"sudhamshu091/32-Verilog-Mini-Projects" -> "mongrelgem/Verilog-Adders"
"sudhamshu091/32-Verilog-Mini-Projects" -> "alexforencich/verilog-uart"
"sudhamshu091/32-Verilog-Mini-Projects" -> "adki/AMBA_AXI_AHB_APB"
"sudhamshu091/32-Verilog-Mini-Projects" -> "seldridge/verilog"
"sudhamshu091/32-Verilog-Mini-Projects" -> "zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial"
"sudhamshu091/32-Verilog-Mini-Projects" -> "ultraembedded/cores"
"sudhamshu091/32-Verilog-Mini-Projects" -> "dawsonjon/fpu"
"sudhamshu091/32-Verilog-Mini-Projects" -> "neelkshah/MIPS-Processor" ["e"=1]
"sudhamshu091/32-Verilog-Mini-Projects" -> "aolofsson/oh"
"sudhamshu091/32-Verilog-Mini-Projects" -> "xiaop1/Verilog-Practice"
"sudhamshu091/32-Verilog-Mini-Projects" -> "abdelazeem201/ASIC-Design-Roadmap" ["e"=1]
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-UART"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-CAN"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-FixedPoint"
"WangXuan95/FPGA-DDR-SDRAM" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-CAN"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-USB-Device"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-ftdi245fifo"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-SDcard-Reader"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-UART"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-FOC" -> "WangXuan95/BSV_Tutorial_cn"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-FOC" -> "WangXuan95/FPGA-FixedPoint"
"adibis/DDR2_Controller" -> "adibis/Interrupt_Controller" ["e"=1]
"lucky-wfw/ARM_AMBA_Design" -> "adki/AMBA_AXI_AHB_APB"
"lucky-wfw/ARM_AMBA_Design" -> "prajwalgekkouga/AHB-to-APB-Bridge"
"adki/gen_amba_2021" -> "adki/gen_amba"
"adki/gen_amba_2021" -> "adki/AMBA_AXI_AHB_APB"
"adki/gen_amba_2021" -> "dpretet/axi-crossbar"
"adki/gen_amba_2021" -> "taichi-ishitani/tvip-axi"
"stffrdhrn/sdram-controller" -> "ultraembedded/core_ddr3_controller"
"stffrdhrn/sdram-controller" -> "ultraembedded/cores"
"stffrdhrn/sdram-controller" -> "AngeloJacobo/UberDDR3"
"stffrdhrn/sdram-controller" -> "alexforencich/verilog-uart"
"stffrdhrn/sdram-controller" -> "alexforencich/verilog-i2c"
"stffrdhrn/sdram-controller" -> "adibis/DDR2_Controller"
"stffrdhrn/sdram-controller" -> "openrisc/mor1kx" ["e"=1]
"stffrdhrn/sdram-controller" -> "WangXuan95/FPGA-DDR-SDRAM"
"stffrdhrn/sdram-controller" -> "WangXuan95/FPGA-SDcard-Reader"
"stffrdhrn/sdram-controller" -> "avakar/usbcorev" ["e"=1]
"stffrdhrn/sdram-controller" -> "freecores/dma_ahb"
"stffrdhrn/sdram-controller" -> "aolofsson/oh"
"stffrdhrn/sdram-controller" -> "seldridge/verilog"
"opensmartnic/awesome-smartnic" -> "RC4ML/FpgaNIC"
"opensmartnic/awesome-smartnic" -> "tcp-acceleration-service/FlexTOE"
"opensmartnic/awesome-smartnic" -> "Xilinx/open-nic-shell"
"opensmartnic/awesome-smartnic" -> "Xilinx/open-nic"
"opensmartnic/awesome-smartnic" -> "Terabit-Ethernet/Understanding-network-stack-overheads-SIGCOMM-2021" ["e"=1]
"opensmartnic/awesome-smartnic" -> "fpgasystems/fpga-network-stack"
"opensmartnic/awesome-smartnic" -> "casys-kaist/LineFS" ["e"=1]
"opensmartnic/awesome-smartnic" -> "redn-io/RedN" ["e"=1]
"opensmartnic/awesome-smartnic" -> "ucsdsysnet/corundum"
"opensmartnic/awesome-smartnic" -> "acsl-technion/nica"
"opensmartnic/awesome-smartnic" -> "smartnickit-project/smartnic-bench" ["e"=1]
"opensmartnic/awesome-smartnic" -> "axbryd/FlowBlaze"
"opensmartnic/awesome-smartnic" -> "datenlord/open-rdma"
"opensmartnic/awesome-smartnic" -> "Xilinx/RecoNIC"
"opensmartnic/awesome-smartnic" -> "acceltcp/AccelTCP" ["e"=1]
"enjoy-digital/litedram" -> "enjoy-digital/litepcie" ["e"=1]
"enjoy-digital/litedram" -> "AngeloJacobo/UberDDR3" ["e"=1]
"enjoy-digital/litedram" -> "ultraembedded/core_ddr3_controller" ["e"=1]
"enjoy-digital/litedram" -> "ZipCPU/wb2axip" ["e"=1]
"enjoy-digital/litedram" -> "ananthbhat94/DDR4MemoryController" ["e"=1]
"ikwzm/udmabuf" -> "bperez77/xilinx_axidma"
"ikwzm/udmabuf" -> "Xilinx-Wiki-Projects/software-prototypes"
"ikwzm/udmabuf" -> "ikwzm/FPGA-SoC-Linux"
"ikwzm/udmabuf" -> "billfarrow/pcimem"
"ikwzm/udmabuf" -> "Xilinx/dma_ip_drivers"
"ikwzm/udmabuf" -> "fpgasystems/fpga-network-stack"
"ikwzm/udmabuf" -> "Xilinx/device-tree-xlnx"
"ikwzm/udmabuf" -> "Xilinx/linux-xlnx"
"ikwzm/udmabuf" -> "ikwzm/ZynqMP-FPGA-Linux"
"ikwzm/udmabuf" -> "jeremytrimble/ezdma"
"ikwzm/udmabuf" -> "alexforencich/verilog-axis"
"ikwzm/udmabuf" -> "fpgadeveloper/fpga-drive-aximm-pcie"
"ikwzm/udmabuf" -> "ryuz/jelly" ["e"=1]
"ikwzm/udmabuf" -> "corundum/corundum"
"ikwzm/udmabuf" -> "KastnerRG/pp4fpgas" ["e"=1]
"HonkW93/automatic-verilog" -> "adki/gen_amba_2021" ["e"=1]
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "Xilinx/xup_vitis_network_example"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "fpgasystems/fpga-network-stack"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "hpcn-uam/Limago"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "fpgasystems/Coyote"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "Xilinx/ACCL"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "Xilinx/open-nic-shell"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "hpcn-uam/100G-fpga-network-stack-core"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "Xilinx/open-nic"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "UCLA-VAST/AutoBridge" ["e"=1]
"amiq-consulting/svaunit" -> "amiq-consulting/amiq_apb"
"amiq-consulting/svaunit" -> "amiq-consulting/amiq_eth"
"amiq-consulting/svaunit" -> "kaushalmodi/custom_uvm_report_server"
"amiq-consulting/svaunit" -> "dovstamler/uvm_agents"
"amiq-consulting/svaunit" -> "mxg/svx"
"amiq-consulting/svaunit" -> "nosnhojn/uvm-utest"
"KastnerRG/riffa" -> "alexforencich/verilog-pcie"
"KastnerRG/riffa" -> "alexforencich/verilog-ethernet"
"KastnerRG/riffa" -> "corundum/corundum"
"KastnerRG/riffa" -> "pConst/basic_verilog"
"KastnerRG/riffa" -> "fpgadeveloper/fpga-drive-aximm-pcie"
"KastnerRG/riffa" -> "alexforencich/verilog-axi"
"KastnerRG/riffa" -> "alexforencich/verilog-axis"
"KastnerRG/riffa" -> "Xilinx/dma_ip_drivers"
"KastnerRG/riffa" -> "WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial"
"KastnerRG/riffa" -> "analogdevicesinc/hdl"
"KastnerRG/riffa" -> "fpgasystems/fpga-network-stack"
"KastnerRG/riffa" -> "enjoy-digital/litepcie"
"KastnerRG/riffa" -> "ultraembedded/cores"
"KastnerRG/riffa" -> "ucsdsysnet/corundum"
"KastnerRG/riffa" -> "Digilent/vivado-library"
"spcl/pspin" -> "axbryd/FlowBlaze"
"ZhuYanzhen1/miniFOC" -> "WangXuan95/FPGA-FOC" ["e"=1]
"amiq-consulting/amiq_apb" -> "amiq-consulting/svaunit"
"amiq-consulting/amiq_apb" -> "amiq-consulting/amiq_eth"
"seldridge/verilog" -> "pConst/basic_verilog"
"seldridge/verilog" -> "aolofsson/oh"
"seldridge/verilog" -> "ultraembedded/cores"
"seldridge/verilog" -> "Obijuan/open-fpga-verilog-tutorial" ["e"=1]
"seldridge/verilog" -> "alexforencich/verilog-uart"
"seldridge/verilog" -> "jmahler/mips-cpu"
"seldridge/verilog" -> "alexforencich/verilog-ethernet"
"seldridge/verilog" -> "alexforencich/verilog-axi"
"seldridge/verilog" -> "zephray/VerilogBoy" ["e"=1]
"seldridge/verilog" -> "VerificationExcellence/SystemVerilogReference"
"seldridge/verilog" -> "alexforencich/verilog-axis"
"seldridge/verilog" -> "analogdevicesinc/hdl"
"seldridge/verilog" -> "openrisc/mor1kx" ["e"=1]
"seldridge/verilog" -> "steveicarus/iverilog" ["e"=1]
"seldridge/verilog" -> "ZipCPU/zipcpu"
"os-fpga/open-source-fpga-resource" -> "ZipCPU/wb2axip" ["e"=1]
"jakubcabal/uart-for-fpga" -> "jakubcabal/spi-fpga"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/Zynq-Tutorial" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/UH-JLS"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/FPGA-NFC"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/WangXuan95"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/Zynq-Tutorial" -> "WangXuan95/FPGA-UART"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-RMII-SMII" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/WangXuan95"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-RMII-SMII" -> "WangXuan95/FPGA-FixedPoint"
"WangXuan95/WangXuan95" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/WangXuan95" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/WangXuan95" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/WangXuan95" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/WangXuan95" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/WangXuan95" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/WangXuan95" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/WangXuan95" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/WangXuan95" -> "WangXuan95/UH-JLS"
"WangXuan95/WangXuan95" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-UART"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-CAN" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-CAN" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-ftdi245fifo"
"WangXuan95/FPGA-CAN" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-CAN" -> "WangXuan95/FPGA-FixedPoint"
"ultraembedded/core_jpeg" -> "WangXuan95/FPGA-JPEG-LS-encoder" ["e"=1]
"ultraembedded/core_jpeg" -> "WangXuan95/UH-JLS" ["e"=1]
"alexforencich/cocotbext-axi" -> "alexforencich/verilog-axis" ["e"=1]
"alexforencich/cocotbext-axi" -> "alexforencich/corundum" ["e"=1]
"Xilinx/open-nic-shell" -> "Xilinx/open-nic-driver"
"Xilinx/open-nic-shell" -> "Xilinx/open-nic"
"Xilinx/open-nic-shell" -> "Xilinx/xup_vitis_network_example"
"Xilinx/open-nic-shell" -> "NetFPGA/NetFPGA-PLUS"
"Xilinx/open-nic-shell" -> "Xilinx/open-nic-dpdk"
"Xilinx/open-nic-shell" -> "Xilinx/RecoNIC"
"NetFPGA/netfpga" -> "NetFPGA/NetFPGA-public"
"NetFPGA/netfpga" -> "NetFPGA/NetFPGA-SUME-public"
"NetFPGA/netfpga" -> "NetFPGA/P4-NetFPGA-public" ["e"=1]
"NetFPGA/netfpga" -> "ucsdsysnet/corundum"
"NetFPGA/netfpga" -> "fpgasystems/fpga-network-stack"
"NetFPGA/netfpga" -> "alexforencich/verilog-axis"
"NetFPGA/netfpga" -> "corundum/corundum"
"NetFPGA/netfpga" -> "enjoy-digital/litepcie"
"NetFPGA/netfpga" -> "Xilinx/HLx_Examples" ["e"=1]
"hellovimo/uvm_testbench_gen" -> "hjking/uvm_gen"
"hellovimo/uvm_testbench_gen" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"hellovimo/uvm_testbench_gen" -> "zhajio1988/YASA" ["e"=1]
"hellovimo/uvm_testbench_gen" -> "darwinbeing/EasierUVM"
"hellovimo/uvm_testbench_gen" -> "dpc525/uvm_tb_gen"
"codenocold/dgm" -> "WangXuan95/FPGA-FOC" ["e"=1]
"alexforencich/verilog-dsp" -> "alexforencich/verilog-cam"
"alexforencich/verilog-dsp" -> "ahmedshahein/DSP-RTL-Lib" ["e"=1]
"alexforencich/verilog-dsp" -> "alexforencich/verilog-uart"
"NetFPGA/NetFPGA-SUME-public" -> "NetFPGA/P4-NetFPGA-public" ["e"=1]
"NetFPGA/NetFPGA-SUME-public" -> "NetFPGA/NetFPGA-public"
"Avnet/hdl" -> "Avnet/petalinux"
"carlesfernandez/docker-petalinux2" -> "matthieu-labas/docker-petalinux"
"fabriziotappero/Free-Range-VHDL-book" -> "fabriziotappero/ip-cores" ["e"=1]
"datenlord/async-rdma" -> "datenlord/open-rdma" ["e"=1]
"dumpo/digital_IC_design_notes" -> "Daniel-GGB/My-Digital-IC-Library"
"dumpo/digital_IC_design_notes" -> "dumpo/my_verilog_projects"
"dumpo/digital_IC_design_notes" -> "tangshi706/Learning-materials"
"Daniel-GGB/My-Digital-IC-Library" -> "dumpo/digital_IC_design_notes"
"Xilinx/ACCL" -> "Xilinx/xup_vitis_network_example"
"AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM" -> "AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM"
"AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM" -> "AmeerAbdelhadi/Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM"
"NVIDIA/l2fwd-nv" -> "NVIDIA/5t5g"
"Terabit-Ethernet/Understanding-network-stack-overheads-SIGCOMM-2021" -> "opensmartnic/awesome-smartnic" ["e"=1]
"altera-fpga/linux-socfpga" -> "ikwzm/FPGA-SoC-Linux" ["e"=1]
"NetFPGA/NetFPGA-PLUS" -> "Xilinx/open-nic-shell"
"mxg/topaz" -> "mxg/svx"
"RC4ML/FpgaNIC" -> "RC4ML/Shuhai"
"RC4ML/FpgaNIC" -> "Xilinx/RecoNIC"
"RC4ML/FpgaNIC" -> "fpgasystems/davos"
"RC4ML/FpgaNIC" -> "jjiantong/FastPGM" ["e"=1]
"RC4ML/FpgaNIC" -> "opensmartnic/awesome-smartnic"
"esa-tu-darmstadt/BSVTools" -> "esa-tu-darmstadt/BlueAXI"
"kaushalmodi/custom_uvm_report_server" -> "uvmdebug/uvm_debug"
"Obijuan/open-fpga-verilog-tutorial" -> "seldridge/verilog" ["e"=1]
"Obijuan/open-fpga-verilog-tutorial" -> "aolofsson/oh" ["e"=1]
"Obijuan/open-fpga-verilog-tutorial" -> "ultraembedded/cores" ["e"=1]
"Obijuan/open-fpga-verilog-tutorial" -> "pConst/basic_verilog" ["e"=1]
"pConst/basic_verilog" -> "alexforencich/verilog-axi"
"pConst/basic_verilog" -> "alexforencich/verilog-ethernet"
"pConst/basic_verilog" -> "aolofsson/oh"
"pConst/basic_verilog" -> "ultraembedded/cores"
"pConst/basic_verilog" -> "seldridge/verilog"
"pConst/basic_verilog" -> "alexforencich/verilog-pcie"
"pConst/basic_verilog" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"pConst/basic_verilog" -> "viduraakalanka/HDL-Bits-Solutions"
"pConst/basic_verilog" -> "analogdevicesinc/hdl"
"pConst/basic_verilog" -> "pulp-platform/axi"
"pConst/basic_verilog" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"pConst/basic_verilog" -> "LeiWang1999/FPGA"
"pConst/basic_verilog" -> "KastnerRG/riffa"
"pConst/basic_verilog" -> "ZipCPU/zipcpu"
"pConst/basic_verilog" -> "alexforencich/verilog-axis"
"aolofsson/awesome-opensource-hardware" -> "aolofsson/oh" ["e"=1]
"aolofsson/awesome-opensource-hardware" -> "pulp-platform/axi" ["e"=1]
"larsbrinkhoff/awesome-cpus" -> "aolofsson/oh" ["e"=1]
"enjoy-digital/litepcie" -> "enjoy-digital/litedram" ["e"=1]
"enjoy-digital/litepcie" -> "alexforencich/verilog-pcie"
"enjoy-digital/litepcie" -> "enjoy-digital/liteeth" ["e"=1]
"enjoy-digital/litepcie" -> "KastnerRG/riffa"
"enjoy-digital/litepcie" -> "alexforencich/cocotbext-pcie" ["e"=1]
"enjoy-digital/litepcie" -> "litex-hub/litex-boards" ["e"=1]
"enjoy-digital/litepcie" -> "corundum/corundum"
"enjoy-digital/litepcie" -> "fpgadeveloper/fpga-drive-aximm-pcie"
"enjoy-digital/litepcie" -> "enjoy-digital/litex" ["e"=1]
"enjoy-digital/litepcie" -> "m-labs/migen" ["e"=1]
"enjoy-digital/litepcie" -> "pulp-platform/axi"
"enjoy-digital/litepcie" -> "alexforencich/verilog-axis"
"enjoy-digital/litepcie" -> "ZipCPU/wb2axip"
"enjoy-digital/litepcie" -> "olofk/edalize" ["e"=1]
"enjoy-digital/litepcie" -> "pulp-platform/common_cells" ["e"=1]
"Hanley-Yao/Zynq7010_eink_controller" -> "WangXuan95/FPGA-CAN" ["e"=1]
"Hanley-Yao/Zynq7010_eink_controller" -> "WangXuan95/FPGA-DDR-SDRAM" ["e"=1]
"Hanley-Yao/Zynq7010_eink_controller" -> "WangXuan95/FPGA-MPEG2-encoder" ["e"=1]
"alexforencich/verilog-cam" -> "mcjtag/tcam"
"alexforencich/verilog-cam" -> "alexforencich/corundum"
"alexforencich/verilog-cam" -> "alexforencich/verilog-dsp"
"alexforencich/verilog-cam" -> "AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM"
"alexforencich/verilog-cam" -> "hpcn-uam/100G-fpga-network-stack-core"
"hughperkins/VeriGPU" -> "ultraembedded/cores" ["e"=1]
"hughperkins/VeriGPU" -> "ZipCPU/zipcpu" ["e"=1]
"Digilent/vivado-library" -> "Digilent/vivado-boards"
"Digilent/vivado-library" -> "Digilent/digilent-xdc"
"Digilent/vivado-library" -> "Xilinx/embeddedsw"
"Digilent/vivado-library" -> "analogdevicesinc/hdl"
"Digilent/vivado-library" -> "KastnerRG/riffa"
"Digilent/vivado-library" -> "Xilinx/u-boot-xlnx"
"Digilent/vivado-library" -> "gatecat/CSI2Rx" ["e"=1]
"Digilent/vivado-library" -> "alexforencich/verilog-axis"
"Digilent/vivado-library" -> "Xilinx/PYNQ" ["e"=1]
"Digilent/vivado-library" -> "ATaylorCEngFIET/MicroZed-Chronicles"
"Digilent/vivado-library" -> "Xilinx/Vitis_Libraries" ["e"=1]
"Digilent/vivado-library" -> "alexforencich/verilog-axi"
"Digilent/vivado-library" -> "alexforencich/verilog-i2c"
"Digilent/vivado-library" -> "alexforencich/verilog-uart"
"Digilent/vivado-library" -> "suisuisi/FPGA_Library"
"snbk001/Verilog-Design-Examples" -> "adibis/DDR2_Controller"
"snbk001/Verilog-Design-Examples" -> "mihir8181/VerilogHDL-Codes"
"Digilent/vivado-boards" -> "Digilent/digilent-xdc"
"Digilent/vivado-boards" -> "Digilent/vivado-library"
"Digilent/vivado-boards" -> "Digilent/digilent-vivado-scripts"
"Digilent/vivado-boards" -> "Digilent/Arty"
"Digilent/vivado-boards" -> "Avnet/bdf"
"Digilent/vivado-boards" -> "ZipCPU/openarty"
"Digilent/vivado-boards" -> "eugene-tarassov/vivado-risc-v" ["e"=1]
"Digilent/vivado-boards" -> "Xilinx/PYNQ" ["e"=1]
"Digilent/vivado-boards" -> "RHSResearchLLC/NiteFury-and-LiteFury" ["e"=1]
"Digilent/vivado-boards" -> "Xilinx/XilinxBoardStore" ["e"=1]
"Digilent/vivado-boards" -> "ATaylorCEngFIET/MicroZed-Chronicles"
"Digilent/vivado-boards" -> "ucb-bar/fpga-zynq" ["e"=1]
"enjoy-digital/liteeth" -> "enjoy-digital/litepcie" ["e"=1]
"splinedrive/kianRiscV" -> "AngeloJacobo/UberDDR3" ["e"=1]
"Xilinx/PYNQ" -> "Xilinx/linux-xlnx" ["e"=1]
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/USTC-RVSoC"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-ftdi245fifo"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-UART"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-USB-Device"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-SDcard-Reader"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-FixedPoint"
"WangXuan95/BSV_Tutorial_cn" -> "WangXuan95/FPGA-NFC"
"bxinquan/zynq_cam_isp_demo" -> "suisuisi/FPGA_Library" ["e"=1]
"bxinquan/zynq_cam_isp_demo" -> "suisuisi/FPGAandImage" ["e"=1]
"bxinquan/zynq_cam_isp_demo" -> "WangXuan95/FPGA-MPEG2-encoder" ["e"=1]
"Digilent/linux-digilent" -> "Digilent/u-boot-digilent"
"shinezyy/micro-arch-training" -> "WangXuan95/BSV_Tutorial_cn" ["e"=1]
"dpretet/axi-crossbar" -> "Verdvana/AXI4_Interconnect"
"dpretet/axi-crossbar" -> "adki/gen_amba_2021"
"dpretet/axi-crossbar" -> "hizbi-github/AXI4_Master_Interconnect_Slave"
"dpretet/axi-crossbar" -> "seonskim/verilog_axi-interconnect"
"dpretet/axi-crossbar" -> "KasuganoSoraaa/simple-AXI2AHB-bridge"
"WangXuan95/UH-JLS" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/UH-JLS" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/UH-JLS" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/UH-JLS" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/UH-JLS" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/UH-JLS" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/UH-JLS" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/UH-JLS" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/UH-JLS" -> "WangXuan95/FPGA-NFC"
"WangXuan95/UH-JLS" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/UH-JLS" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/UH-JLS" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/UH-JLS" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/UH-JLS" -> "WangXuan95/WangXuan95"
"WangXuan95/UH-JLS" -> "WangXuan95/FPGA-DDR-SDRAM"
"KasuganoSoraaa/simple-AXI2AHB-bridge" -> "freecores/robust_axi2ahb"
"svunit/svunit" -> "amiq-consulting/svaunit" ["e"=1]
"suisuisi/FPGAandStudy" -> "suisuisi/Accelerating-CNN-with-FPGA"
"WangXuan95/UniPlug-FPGA" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/FPGA-NFC"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/UH-JLS"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/WangXuan95"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/UniPlug-FPGA" -> "WangXuan95/JPEG-LS_extension"
"Siddhi-95/AHB-to-APB-Bridge-Verification" -> "prajwalgekkouga/AHB-to-APB-Bridge"
"Siddhi-95/AHB-to-APB-Bridge-Verification" -> "Ghonimo/Pre_Silicon-AHB-to_APB-Verification"
"datenlord/open-rdma" -> "Xilinx/RecoNIC"
"datenlord/open-rdma" -> "datenlord/async-rdma" ["e"=1]
"datenlord/open-rdma" -> "ETH-PLUS/Jingzhao"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/TinyPNG-kmeans" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/UH-JLS"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/FPGA-NFC"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/JPEG-LS_extension"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/WangXuan95"
"WangXuan95/TinyPNG-kmeans" -> "WangXuan95/ImCvt"
"pciutils/pciutils" -> "billfarrow/pcimem" ["e"=1]
"ljgibbslf/Chinese-Translation-of-PCI-Express-Technology-" -> "WeitaoZhu/PCI_Express"
"ljgibbslf/Chinese-Translation-of-PCI-Express-Technology-" -> "alexforencich/verilog-pcie"
"ljgibbslf/Chinese-Translation-of-PCI-Express-Technology-" -> "WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial"
"ljgibbslf/Chinese-Translation-of-PCI-Express-Technology-" -> "KastnerRG/riffa"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/FPGA-MPEG2-encoder"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/FPGA-USB-Device"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/FPGA-UART"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/FPGA-CAN"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/BSV_Tutorial_cn"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/FPGA-Gzip-compressor"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "alexforencich/verilog-pcie"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/FPGA-FixedPoint"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "Xilinx/dma_ip_drivers"
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" -> "WangXuan95/UH-JLS"
"lizhirui/AXI_spec_chinese" -> "lizhirui/AXI-SDCard-High-Speed-Controller"
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "WangXuan95/FPGA-USB-Device" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "alexforencich/verilog-pcie" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "WangXuan95/FPGA-FOC" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "AngeloJacobo/UberDDR3" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "ultraembedded/core_ddr3_controller" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "alexforencich/verilog-ethernet" ["e"=1]
"suisuisi/FPGA_Library" -> "suisuisi/FPGAandStudy"
"suisuisi/FPGA_Library" -> "bxinquan/zynq_cam_isp_demo" ["e"=1]
"suisuisi/FPGA_Library" -> "bxinquan/zynqmp_cam_isp_demo" ["e"=1]
"suisuisi/FPGA_Library" -> "suisuisi/FPGAandImage"
"suisuisi/FPGA_Library" -> "suisuisi/FPGA"
"suisuisi/FPGA_Library" -> "paulscherrerinstitute/psi_fpga_all" ["e"=1]
"danshanley/FPU" -> "dawsonjon/fpu"
"danshanley/FPU" -> "akilm/FPU-IEEE-754"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/FPGA-JPEG-LS-encoder"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/FPGA-Gzip-compressor"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/ImCvt"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/NBLI"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/JPEG-LS_extension"
"WangXuan95/FPGA-MPEG2-encoder" -> "WangXuan95/TinyPNG-kmeans"
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" -> "andres-mancera/ethernet_10ge_mac_SV_tb"
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" -> "GodelMachine/AHB2"
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" -> "mayurkubavat/UVM-Examples"
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" -> "marcoz001/axi-uvm"
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" -> "taichi-ishitani/tvip-axi"
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" -> "nelsoncsc/ISP_UVM"
"openhwgroup/cv32e40p" -> "pulp-platform/axi" ["e"=1]
"hamsternz/FPGA_Webserver" -> "fpgasystems/fpga-network-stack" ["e"=1]
"hamsternz/FPGA_Webserver" -> "dtysky/FPGA-Imaging-Library" ["e"=1]
"Xilinx/meta-petalinux" -> "Xilinx/meta-xilinx"
"Xilinx/meta-petalinux" -> "Xilinx/meta-xilinx-tools"
"Xilinx/meta-petalinux" -> "Xilinx/yocto-manifests"
"Xilinx/meta-petalinux" -> "Avnet/petalinux"
"Digital-EDA/Digital-IDE" -> "Nitcloud/Digital-IDE" ["e"=1]
"openrisc/mor1kx" -> "ZipCPU/zipcpu" ["e"=1]
"openrisc/mor1kx" -> "aolofsson/oh" ["e"=1]
"openrisc/mor1kx" -> "jmahler/mips-cpu" ["e"=1]
"ikwzm/FPGA-SoC-Linux" -> "ikwzm/ZynqMP-FPGA-Linux"
"lizhirui/DreamCore" -> "lizhirui/DreamCoreV2"
"fpgadeveloper/fpga-drive-aximm-pcie" -> "KastnerRG/riffa"
"fpgadeveloper/fpga-drive-aximm-pcie" -> "yhqiu16/NVMeCHA" ["e"=1]
"fpgadeveloper/fpga-drive-aximm-pcie" -> "Cosmos-OpenSSD/Cosmos-plus-OpenSSD" ["e"=1]
"fpgadeveloper/fpga-drive-aximm-pcie" -> "CospanDesign/nysa-sata" ["e"=1]
"fpgadeveloper/fpga-drive-aximm-pcie" -> "bperez77/xilinx_axidma"
"fpgadeveloper/fpga-drive-aximm-pcie" -> "yu-zou/DirectNVM" ["e"=1]
"fpgadeveloper/fpga-drive-aximm-pcie" -> "fpgasystems/fpga-network-stack"
"fpgadeveloper/fpga-drive-aximm-pcie" -> "enjoy-digital/litepcie"
"hizbi-github/AXI4_Master_Interconnect_Slave" -> "seonskim/verilog_axi-interconnect"
"lizhirui/AXI-SDCard-High-Speed-Controller" -> "lizhirui/DreamCore"
"lizhirui/AXI-SDCard-High-Speed-Controller" -> "lizhirui/AXI_spec_chinese"
"alexforencich/verilog-lfsr" -> "alexforencich/verilog-dsp"
"wanderingnail/AXI_DMA" -> "Jefferyy-Peng/AXI_DMA_CONTROLLER"
"wanderingnail/AXI_DMA" -> "open-dv/dma_axi"
"bperez77/xilinx_axidma" -> "ikwzm/udmabuf"
"bperez77/xilinx_axidma" -> "Xilinx/linux-xlnx"
"bperez77/xilinx_axidma" -> "Xilinx-Wiki-Projects/software-prototypes"
"bperez77/xilinx_axidma" -> "bmartini/zynq-xdma"
"bperez77/xilinx_axidma" -> "Xilinx/device-tree-xlnx"
"bperez77/xilinx_axidma" -> "bmartini/zynq-axis"
"bperez77/xilinx_axidma" -> "fpgadeveloper/fpga-drive-aximm-pcie"
"bperez77/xilinx_axidma" -> "jeremytrimble/ezdma"
"bperez77/xilinx_axidma" -> "Xilinx/dma_ip_drivers"
"bperez77/xilinx_axidma" -> "alexforencich/verilog-axis"
"bperez77/xilinx_axidma" -> "OpenDGPS/zynq-axi-dma-sg"
"bperez77/xilinx_axidma" -> "dgschwend/zynqnet" ["e"=1]
"bperez77/xilinx_axidma" -> "Xilinx/u-boot-xlnx"
"bperez77/xilinx_axidma" -> "ZipCPU/wb2axip"
"bperez77/xilinx_axidma" -> "fpgasystems/fpga-network-stack"
"Xilinx/HLx_Examples" -> "fpgasystems/fpga-network-stack" ["e"=1]
"Xilinx/HLx_Examples" -> "Xilinx/HLS_packet_processing" ["e"=1]
"Xilinx/HLx_Examples" -> "fpgadeveloper/fpga-drive-aximm-pcie" ["e"=1]
"Xilinx/HLx_Examples" -> "alexforencich/verilog-axis" ["e"=1]
"AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM" -> "AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM"
"AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM" -> "AmeerAbdelhadi/Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-SATA-HBA" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/WangXuan95"
"WangXuan95/FPGA-SATA-HBA" -> "WangXuan95/FPGA-FixedPoint"
"prajwalgekkouga/AHB-to-APB-Bridge" -> "Siddhi-95/AHB-to-APB-Bridge-Verification"
"mxg/svx" -> "mxg/topaz"
"BBN-Q/vivado-docker" -> "dkhughes/vivado-docker"
"lizhirui/DreamCoreV2" -> "lizhirui/DreamCore"
"ZipCPU/wb2axip" -> "alexforencich/verilog-axis"
"ZipCPU/wb2axip" -> "pulp-platform/axi"
"ZipCPU/wb2axip" -> "pulp-platform/common_cells" ["e"=1]
"ZipCPU/wb2axip" -> "alexforencich/verilog-axi"
"ZipCPU/wb2axip" -> "ZipCPU/zipcpu"
"ZipCPU/wb2axip" -> "ultraembedded/cores"
"ZipCPU/wb2axip" -> "laforest/FPGADesignElements" ["e"=1]
"ZipCPU/wb2axip" -> "VLSI-EDA/PoC" ["e"=1]
"ZipCPU/wb2axip" -> "aolofsson/oh"
"ZipCPU/wb2axip" -> "olofk/fusesoc" ["e"=1]
"ZipCPU/wb2axip" -> "olofk/edalize" ["e"=1]
"ZipCPU/wb2axip" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"ZipCPU/wb2axip" -> "slaclab/surf" ["e"=1]
"ZipCPU/wb2axip" -> "taichi-ishitani/tvip-axi"
"ZipCPU/wb2axip" -> "alexforencich/verilog-pcie"
"jakubcabal/spi-fpga" -> "nematoli/SPI-FPGA-VHDL"
"jakubcabal/spi-fpga" -> "nandland/spi-master"
"jakubcabal/spi-fpga" -> "jakubcabal/uart-for-fpga"
"jakubcabal/spi-fpga" -> "nandland/spi-slave"
"jakubcabal/spi-fpga" -> "nullobject/sdram-fpga"
"analogdevicesinc/linux" -> "analogdevicesinc/hdl" ["e"=1]
"analogdevicesinc/linux" -> "Xilinx/linux-xlnx" ["e"=1]
"analogdevicesinc/linux" -> "Xilinx/u-boot-xlnx" ["e"=1]
"analogdevicesinc/linux" -> "bperez77/xilinx_axidma" ["e"=1]
"analogdevicesinc/linux" -> "Xilinx/device-tree-xlnx" ["e"=1]
"fpgasystems/fpga-network-stack" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"fpgasystems/fpga-network-stack" -> "corundum/corundum"
"fpgasystems/fpga-network-stack" -> "hpcn-uam/Limago"
"fpgasystems/fpga-network-stack" -> "alexforencich/verilog-ethernet"
"fpgasystems/fpga-network-stack" -> "Xilinx/open-nic"
"fpgasystems/fpga-network-stack" -> "fpgasystems/Coyote"
"fpgasystems/fpga-network-stack" -> "hpcn-uam/100G-fpga-network-stack-core"
"fpgasystems/fpga-network-stack" -> "Xilinx/xup_vitis_network_example"
"fpgasystems/fpga-network-stack" -> "Xilinx/HLx_Examples" ["e"=1]
"fpgasystems/fpga-network-stack" -> "fpgasystems/davos"
"fpgasystems/fpga-network-stack" -> "opensmartnic/awesome-smartnic"
"fpgasystems/fpga-network-stack" -> "alexforencich/verilog-pcie"
"fpgasystems/fpga-network-stack" -> "alexforencich/verilog-axis"
"fpgasystems/fpga-network-stack" -> "Xilinx/Vitis_Libraries" ["e"=1]
"fpgasystems/fpga-network-stack" -> "KastnerRG/riffa"
"barbedo/vivado-git" -> "Digilent/digilent-vivado-scripts"
"barbedo/vivado-git" -> "jhallen/vivado_setup"
"barbedo/vivado-git" -> "slaclab/surf" ["e"=1]
"barbedo/vivado-git" -> "BBN-Q/vivado-docker"
"ZipCPU/zipcpu" -> "darklife/darkriscv" ["e"=1]
"ZipCPU/zipcpu" -> "SpinalHDL/VexRiscv" ["e"=1]
"ZipCPU/zipcpu" -> "ZipCPU/wb2axip"
"ZipCPU/zipcpu" -> "aolofsson/oh"
"ZipCPU/zipcpu" -> "YosysHQ/picorv32" ["e"=1]
"ZipCPU/zipcpu" -> "pConst/basic_verilog"
"ZipCPU/zipcpu" -> "lowRISC/ibex" ["e"=1]
"ZipCPU/zipcpu" -> "pulp-platform/axi"
"ZipCPU/zipcpu" -> "olofk/serv" ["e"=1]
"ZipCPU/zipcpu" -> "jbush001/NyuziProcessor" ["e"=1]
"ZipCPU/zipcpu" -> "ultraembedded/cores"
"ZipCPU/zipcpu" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"ZipCPU/zipcpu" -> "ultraembedded/biriscv" ["e"=1]
"ZipCPU/zipcpu" -> "alexforencich/verilog-axi"
"ZipCPU/zipcpu" -> "ultraembedded/riscv" ["e"=1]
"Juniper/open-register-design-tool" -> "seabeam/yuu_register_productor" ["e"=1]
"ZipCPU/openarty" -> "Digilent/Arty"
"ZipCPU/openarty" -> "ZipCPU/s6soc"
"openFPGA666/FpgaGuide" -> "sin-x/FPGA"
"openFPGA666/FpgaGuide" -> "LeiWang1999/FPGA"
"openFPGA666/FpgaGuide" -> "suisuisi/FPGAandCNN" ["e"=1]
"openFPGA666/FpgaGuide" -> "WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial"
"openFPGA666/FpgaGuide" -> "WangXuan95/FPGA-UART"
"openFPGA666/FpgaGuide" -> "suisuisi/FPGA_Library"
"openFPGA666/FpgaGuide" -> "flytt-away/FPGA-Video-Capture" ["e"=1]
"openFPGA666/FpgaGuide" -> "pConst/basic_verilog"
"openFPGA666/FpgaGuide" -> "WangXuan95/FPGA-DDR-SDRAM"
"openFPGA666/FpgaGuide" -> "omarelhedaby/CNN-FPGA" ["e"=1]
"openFPGA666/FpgaGuide" -> "Nitcloud/Digital-IDE"
"openFPGA666/FpgaGuide" -> "alexforencich/verilog-axi"
"openFPGA666/FpgaGuide" -> "WangXuan95/FPGA-MPEG2-encoder"
"openFPGA666/FpgaGuide" -> "suisuisi/FPGAandImage"
"openFPGA666/FpgaGuide" -> "alexforencich/verilog-pcie"
"ichi4096/vivado-on-silicon-mac" -> "ZipCPU/wb2axip" ["e"=1]
"GodelMachine/AHB2" -> "seabeam/yuu_ahb"
"GodelMachine/AHB2" -> "mayurkubavat/UVM-Examples"
"GodelMachine/AHB2" -> "designsolver/ahb3_uvm_tb"
"GodelMachine/AHB2" -> "taichi-ishitani/tvip-axi"
"GodelMachine/AHB2" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"GodelMachine/AHB2" -> "gupta409/Processor-UVM-Verification"
"GodelMachine/AHB2" -> "courageheart/AMBA_APB_SRAM"
"GodelMachine/AHB2" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"GodelMachine/AHB2" -> "amiq-consulting/amiq_apb"
"GodelMachine/AHB2" -> "dovstamler/uvm_agents"
"GodelMachine/AHB2" -> "VerificationExcellence/UVMReference"
"WangXuan95/NBLI" -> "WangXuan95/JPEG-LS_extension"
"WangXuan95/NBLI" -> "WangXuan95/ImCvt"
"WangXuan95/NBLI" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/NBLI" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/NBLI" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/NBLI" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/NBLI" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/NBLI" -> "WangXuan95/TinyZZZ"
"WangXuan95/NBLI" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/NBLI" -> "WangXuan95/FPGA-MPEG2-encoder"
"WangXuan95/NBLI" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/NBLI" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/NBLI" -> "WangXuan95/FPGA-NFC"
"WangXuan95/NBLI" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/NBLI" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/JPEG-LS_extension"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/FPGA-MPEG2-encoder"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/TinyZZZ"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/ImCvt"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/FPGA-NFC"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/NBLI"
"WangXuan95/FPGA-Gzip-compressor" -> "WangXuan95/FPGA-DDR-SDRAM"
"mayurkubavat/UVM-Examples" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"mayurkubavat/UVM-Examples" -> "GodelMachine/AHB2"
"mayurkubavat/UVM-Examples" -> "VerificationExcellence/UVMReference"
"mayurkubavat/UVM-Examples" -> "funningboy/uvm_axi"
"mayurkubavat/UVM-Examples" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"mayurkubavat/UVM-Examples" -> "mayurkubavat/SystemVerilog"
"WangXuan95/ImCvt" -> "WangXuan95/JPEG-LS_extension"
"WangXuan95/ImCvt" -> "WangXuan95/NBLI"
"WangXuan95/ImCvt" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/ImCvt" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/ImCvt" -> "WangXuan95/UniPlug-FPGA"
"ZipCPU/wbuart32" -> "alexforencich/verilog-uart"
"ZipCPU/wbuart32" -> "ZipCPU/autofpga"
"ZipCPU/wbuart32" -> "ZipCPU/wbi2c"
"ZipCPU/wbuart32" -> "ZipCPU/zipcpu"
"ZipCPU/wbuart32" -> "ZipCPU/wb2axip"
"ZipCPU/wbuart32" -> "ZipCPU/qspiflash"
"ZipCPU/wbuart32" -> "ben-marshall/uart"
"ZipCPU/wbuart32" -> "AngeloJacobo/UberDDR3"
"ZipCPU/wbuart32" -> "ultraembedded/cores"
"ZipCPU/wbuart32" -> "ZipCPU/sdspi"
"ZipCPU/wbuart32" -> "pulp-platform/register_interface" ["e"=1]
"ZipCPU/wbuart32" -> "pulp-platform/riscv-dbg" ["e"=1]
"ZipCPU/wbuart32" -> "ucb-bar/riscv-torture" ["e"=1]
"AngeloJacobo/UberDDR3" -> "ultraembedded/core_ddr3_controller"
"AngeloJacobo/UberDDR3" -> "ZipCPU/eth10g"
"AngeloJacobo/UberDDR3" -> "ZipCPU/sdspi"
"AngeloJacobo/UberDDR3" -> "enjoy-digital/litedram" ["e"=1]
"AngeloJacobo/UberDDR3" -> "someone755/ddr3-controller"
"AngeloJacobo/UberDDR3" -> "pulp-platform/iDMA" ["e"=1]
"AngeloJacobo/UberDDR3" -> "BrianHGinc/BrianHG-DDR3-Controller"
"AngeloJacobo/UberDDR3" -> "WangXuan95/FPGA-DDR-SDRAM"
"AngeloJacobo/UberDDR3" -> "pulp-platform/common_cells" ["e"=1]
"WangXuan95/JPEG-LS_extension" -> "WangXuan95/ImCvt"
"WangXuan95/JPEG-LS_extension" -> "WangXuan95/NBLI"
"ZipCPU/eth10g" -> "AngeloJacobo/UberDDR3"
"ZipCPU/eth10g" -> "mcjtag/eth_switch"
"ZipCPU/eth10g" -> "Essenceia/low-latency-ethernet"
"ZipCPU/sdspi" -> "WangXuan95/FPGA-SDcard-Reader"
"ZipCPU/sdspi" -> "mczerski/SD-card-controller"
"ZipCPU/sdspi" -> "AngeloJacobo/UberDDR3"
"ZipCPU/sdspi" -> "ZipCPU/qspiflash"
"ZipCPU/sdspi" -> "ultraembedded/core_ddr3_controller"
"ZipCPU/sdspi" -> "ZipCPU/wbuart32"
"ZipCPU/sdspi" -> "lizhirui/AXI-SDCard-High-Speed-Controller"
"ZipCPU/sdspi" -> "pulp-platform/iDMA" ["e"=1]
"Cosmos-OpenSSD/Cosmos-plus-OpenSSD" -> "fpgadeveloper/fpga-drive-aximm-pcie" ["e"=1]
"Digilent/u-boot-digilent" -> "Digilent/linux-digilent"
"Xilinx/RecoNIC" -> "Xilinx/open-nic-shell"
"Xilinx/RecoNIC" -> "RC4ML/FpgaNIC"
"Xilinx/RecoNIC" -> "fpgasystems/Coyote"
"Xilinx/RecoNIC" -> "Xilinx/open-nic-driver"
"Xilinx/RecoNIC" -> "spcl/pspin"
"Xilinx/RecoNIC" -> "datenlord/open-rdma"
"Xilinx/RecoNIC" -> "minmit/tonic"
"WangXuan95/TinyZZZ" -> "WangXuan95/JPEG-LS_extension"
"WangXuan95/TinyZZZ" -> "WangXuan95/ImCvt"
"aws/aws-fpga" -> "fpgasystems/fpga-network-stack" ["e"=1]
"aws/aws-fpga" -> "corundum/corundum" ["e"=1]
"aws/aws-fpga" -> "aolofsson/oh" ["e"=1]
"analogdevicesinc/no-OS" -> "analogdevicesinc/hdl" ["e"=1]
"analogdevicesinc/no-OS" -> "Xilinx/linux-xlnx" ["e"=1]
"analogdevicesinc/no-OS" -> "Xilinx/embeddedsw" ["e"=1]
"analogdevicesinc/no-OS" -> "Xilinx/u-boot-xlnx" ["e"=1]
"analogdevicesinc/no-OS" -> "Xilinx/device-tree-xlnx" ["e"=1]
"gatecat/CSI2Rx" -> "Digilent/vivado-library" ["e"=1]
"ejrh/cpu" -> "jmahler/mips-cpu"
"ejrh/cpu" -> "Hersh500/cpu"
"ejrh/cpu" -> "zhemao/ez8"
"openasic-org/xk265" -> "WangXuan95/FPGA-MPEG2-encoder" ["e"=1]
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "mayurkubavat/UVM-Examples"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "troyguo/awesome-dv"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "cluelogic/uvm-tutorial-for-candy-lovers"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "VerificationExcellence/UVMReference"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "hellovimo/uvm_testbench_gen"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "marcoz001/axi-uvm"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "GodelMachine/AHB2"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "tpoikela/uvm-python" ["e"=1]
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "raysalemi/uvmprimer"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "naragece/uvm-testbench-tutorial-simple-adder"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "muneebullashariff/axi4_vip"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "taichi-ishitani/tvip-axi"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "funningboy/uvm_axi"
"open-logic/open-logic" -> "AngeloJacobo/UberDDR3" ["e"=1]
"open-logic/open-logic" -> "suisuisi/FPGA_Library" ["e"=1]
"Xilinx/XilinxTclStore" -> "Xilinx/u-boot-xlnx"
"Xilinx/XilinxTclStore" -> "Xilinx/device-tree-xlnx"
"Xilinx/XilinxTclStore" -> "Xilinx/RapidWright" ["e"=1]
"Xilinx/XilinxTclStore" -> "Xilinx/XilinxBoardStore" ["e"=1]
"Xilinx/XilinxTclStore" -> "alexforencich/verilog-axis"
"Xilinx/XilinxTclStore" -> "KastnerRG/riffa"
"Xilinx/XilinxTclStore" -> "Xilinx/dma_ip_drivers"
"Xilinx/XilinxTclStore" -> "VLSI-EDA/PoC" ["e"=1]
"Xilinx/XilinxTclStore" -> "Xilinx/HLx_Examples" ["e"=1]
"Xilinx/XilinxTclStore" -> "enjoy-digital/litepcie"
"Xilinx/XilinxTclStore" -> "alexforencich/verilog-pcie"
"Xilinx/XilinxTclStore" -> "slaclab/ruckus" ["e"=1]
"Xilinx/XilinxTclStore" -> "missinglinkelectronics/fpga-vbs"
"h-nasiri/Zynq-Linux-DMA" -> "durellinux/ZedBoard_Linux_DMA_driver"
"uvmdebug/uvm_debug" -> "kaushalmodi/custom_uvm_report_server"
"Xilinx/meta-xilinx-tools" -> "Xilinx/meta-xilinx"
"Xilinx/meta-xilinx-tools" -> "Xilinx/yocto-manifests"
"Xilinx/meta-xilinx-tools" -> "Xilinx/meta-petalinux"
"Sonata-Princeton/SONATA-DEV" -> "cornell-netlab/MicroP4" ["e"=1]
"drom/awesome-hdl" -> "aolofsson/oh" ["e"=1]
"teslamotors/ttpoe" -> "opensmartnic/awesome-smartnic"
"teslamotors/ttpoe" -> "simbricks/simbricks"
"teslamotors/ttpoe" -> "datenlord/open-rdma"
"teslamotors/ttpoe" -> "inet-tub/ns3-datacenter" ["e"=1]
"teslamotors/ttpoe" -> "sysprog21/rv32emu" ["e"=1]
"teslamotors/ttpoe" -> "p4lang/p4c" ["e"=1]
"teslamotors/ttpoe" -> "p4lang/behavioral-model" ["e"=1]
"teslamotors/ttpoe" -> "google/alioth" ["e"=1]
"teslamotors/ttpoe" -> "NVIDIA/l2fwd-nv"
"Digilent/digilent-xdc" -> "Digilent/vivado-boards"
"Digilent/digilent-xdc" -> "Digilent/vivado-library"
"Digilent/digilent-xdc" -> "trabucayre/openFPGALoader" ["e"=1]
"Digilent/digilent-xdc" -> "Digilent/digilent-vivado-scripts"
"Digilent/digilent-xdc" -> "ZipCPU/wb2axip"
"Digilent/digilent-xdc" -> "Xilinx/XilinxBoardStore" ["e"=1]
"Digilent/digilent-xdc" -> "olofk/serv" ["e"=1]
"Digilent/digilent-xdc" -> "Digilent/Arty"
"Digilent/digilent-xdc" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Digilent/digilent-xdc" -> "lowRISC/style-guides" ["e"=1]
"Digilent/digilent-xdc" -> "verilog-to-routing/vtr-verilog-to-routing" ["e"=1]
"Digilent/digilent-xdc" -> "YosysHQ/nextpnr" ["e"=1]
"Digilent/digilent-xdc" -> "eugene-tarassov/vivado-risc-v" ["e"=1]
"Digilent/digilent-xdc" -> "barbedo/vivado-git"
"Digilent/digilent-xdc" -> "Xilinx/XilinxTclStore"
"Xilinx/linux-xlnx" -> "Xilinx/u-boot-xlnx"
"Xilinx/linux-xlnx" -> "Xilinx/device-tree-xlnx"
"Xilinx/linux-xlnx" -> "Xilinx/embeddedsw"
"Xilinx/linux-xlnx" -> "bperez77/xilinx_axidma"
"Xilinx/linux-xlnx" -> "analogdevicesinc/hdl"
"Xilinx/linux-xlnx" -> "Xilinx/PYNQ" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/XRT" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/Vitis_Libraries" ["e"=1]
"Xilinx/linux-xlnx" -> "Digilent/vivado-library"
"Xilinx/linux-xlnx" -> "Xilinx/dma_ip_drivers"
"Xilinx/linux-xlnx" -> "ikwzm/udmabuf"
"Xilinx/linux-xlnx" -> "analogdevicesinc/linux" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/meta-xilinx"
"Xilinx/linux-xlnx" -> "Xilinx/XilinxTclStore"
"billfarrow/pcimem" -> "ikwzm/udmabuf"
"billfarrow/pcimem" -> "pciutils/pciutils" ["e"=1]
"billfarrow/pcimem" -> "Xilinx/open-nic-shell"
"billfarrow/pcimem" -> "Xilinx/dma_ip_drivers"
"billfarrow/pcimem" -> "Xilinx/open-nic"
"xueb96/C_O_D_5th" -> "jmahler/mips-cpu" ["e"=1]
"Xilinx/u-boot-xlnx" -> "Xilinx/linux-xlnx"
"Xilinx/u-boot-xlnx" -> "Xilinx/device-tree-xlnx"
"Xilinx/u-boot-xlnx" -> "Xilinx/embeddedsw"
"Xilinx/u-boot-xlnx" -> "Xilinx/meta-xilinx"
"Xilinx/u-boot-xlnx" -> "Xilinx/XilinxTclStore"
"Xilinx/u-boot-xlnx" -> "Digilent/vivado-library"
"Xilinx/u-boot-xlnx" -> "Xilinx/meta-petalinux"
"Xilinx/u-boot-xlnx" -> "Xilinx/qemu" ["e"=1]
"Xilinx/u-boot-xlnx" -> "Xilinx/meta-xilinx-tools"
"Xilinx/u-boot-xlnx" -> "bperez77/xilinx_axidma"
"Xilinx/u-boot-xlnx" -> "Xilinx/PYNQ" ["e"=1]
"Xilinx/u-boot-xlnx" -> "Xilinx/Vitis_Libraries" ["e"=1]
"Xilinx/u-boot-xlnx" -> "analogdevicesinc/hdl"
"Xilinx/u-boot-xlnx" -> "Digilent/linux-digilent"
"Xilinx/u-boot-xlnx" -> "Xilinx/XRT" ["e"=1]
"dpretet/async_fifo" -> "AngeloJacobo/UberDDR3"
"dpretet/async_fifo" -> "alexforencich/verilog-axis"
"dpretet/async_fifo" -> "dpretet/cdc" ["e"=1]
"dpretet/async_fifo" -> "ultraembedded/cores"
"dpretet/async_fifo" -> "alexforencich/verilog-uart"
"dpretet/async_fifo" -> "nandland/spi-slave"
"dpretet/async_fifo" -> "alexforencich/verilog-axi"
"dpretet/async_fifo" -> "pConst/basic_verilog"
"dpretet/async_fifo" -> "dadongshangu/async_FIFO"
"dpretet/async_fifo" -> "ultraembedded/core_ddr3_controller"
"dpretet/async_fifo" -> "fpganinja/taxi" ["e"=1]
"ZipCPU/autofpga" -> "ZipCPU/zbasic"
"NetFPGA/NetFPGA-public" -> "NetFPGA/netfpga"
"NetFPGA/NetFPGA-public" -> "NetFPGA/NetFPGA-SUME-public"
"NetFPGA/NetFPGA-public" -> "NetFPGA/P4-NetFPGA-public" ["e"=1]
"NetFPGA/NetFPGA-public" -> "forconesi/nfmac10g"
"jhshi/openofdm" -> "analogdevicesinc/hdl" ["e"=1]
"RoaLogic/ahb3lite_interconnect" -> "RoaLogic/ahb3lite_apb_bridge"
"RoaLogic/ahb3lite_interconnect" -> "freecores/dma_ahb"
"RoaLogic/ahb3lite_interconnect" -> "RoaLogic/ahb3lite_memory"
"RoaLogic/ahb3lite_apb_bridge" -> "aignacio/ahb_lite_bus"
"RoaLogic/ahb3lite_apb_bridge" -> "RoaLogic/ahb3lite_interconnect"
"ben-marshall/uart" -> "hell03end/verilog-uart"
"ben-marshall/uart" -> "jamieiles/uart"
"lowRISC/ibex" -> "pulp-platform/axi" ["e"=1]
"SI-RISCV/e200_opensource" -> "pConst/basic_verilog" ["e"=1]
"avakar/usbcorev" -> "ultraembedded/cores" ["e"=1]
"avakar/usbcorev" -> "WangXuan95/FPGA-USB-Device" ["e"=1]
"Xilinx/meta-xilinx" -> "Xilinx/meta-xilinx-tools"
"Xilinx/meta-xilinx" -> "Xilinx/meta-petalinux"
"Xilinx/meta-xilinx" -> "Xilinx/yocto-manifests"
"buildroot/buildroot" -> "Xilinx/linux-xlnx" ["e"=1]
"jmahler/mips-cpu" -> "ejrh/cpu"
"jmahler/mips-cpu" -> "seldridge/verilog"
"jmahler/mips-cpu" -> "openrisc/mor1kx" ["e"=1]
"jmahler/mips-cpu" -> "aolofsson/oh"
"jmahler/mips-cpu" -> "alexforencich/verilog-uart"
"jmahler/mips-cpu" -> "Trinkle23897/mips32-cpu" ["e"=1]
"jmahler/mips-cpu" -> "Arlet/verilog-6502" ["e"=1]
"jmahler/mips-cpu" -> "valar1234/MIPS" ["e"=1]
"jmahler/mips-cpu" -> "risclite/R8051"
"jmahler/mips-cpu" -> "lvyufeng/step_into_mips" ["e"=1]
"jmahler/mips-cpu" -> "MIPSfpga/schoolMIPS" ["e"=1]
"jmahler/mips-cpu" -> "ZipCPU/zipcpu"
"jmahler/mips-cpu" -> "darklife/darkriscv" ["e"=1]
"jmahler/mips-cpu" -> "YosysHQ/picorv32" ["e"=1]
"jmahler/mips-cpu" -> "steveicarus/iverilog" ["e"=1]
"Xilinx/qemu" -> "Xilinx/u-boot-xlnx" ["e"=1]
"Xilinx/qemu" -> "Xilinx/meta-xilinx" ["e"=1]
"WangXuan95/FPGA-NFC" -> "WangXuan95/FPGA-RMII-SMII"
"WangXuan95/FPGA-NFC" -> "WangXuan95/FPGA-SDfake"
"WangXuan95/FPGA-NFC" -> "WangXuan95/FPGA-PNG-decoder"
"WangXuan95/FPGA-NFC" -> "WangXuan95/UniPlug-FPGA"
"WangXuan95/FPGA-NFC" -> "WangXuan95/FPGA-SHA-Family"
"WangXuan95/FPGA-NFC" -> "WangXuan95/FPGA-SDcard-Reader-SPI"
"WangXuan95/FPGA-NFC" -> "WangXuan95/FPGA-LZMA-compressor"
"WangXuan95/FPGA-NFC" -> "WangXuan95/FPGA-SATA-HBA"
"WangXuan95/FPGA-NFC" -> "jkfilpflop/CSharp-SoftKeyboard"
"WangXuan95/FPGA-NFC" -> "WangXuan95/UH-JLS"
"WangXuan95/FPGA-NFC" -> "WangXuan95/TinyPNG-kmeans"
"WangXuan95/FPGA-NFC" -> "WangXuan95/Zynq-Tutorial"
"WangXuan95/FPGA-NFC" -> "WangXuan95/FPGA-DDR-SDRAM"
"WangXuan95/FPGA-NFC" -> "WangXuan95/FPGA-UART"
"WangXuan95/FPGA-NFC" -> "WangXuan95/FPGA-FixedPoint"
"syntacore/scr1" -> "pulp-platform/axi" ["e"=1]
"jamieiles/uart" -> "alexforencich/verilog-uart"
"jamieiles/uart" -> "ben-marshall/uart"
"jamieiles/uart" -> "hell03end/verilog-uart"
"jamieiles/uart" -> "nandland/spi-slave"
"jamieiles/uart" -> "ataradov/riscv"
"fpganinja/taxi" -> "AngeloJacobo/UberDDR3" ["e"=1]
"steveicarus/iverilog" ["l"="32.879,-3.662", "c"=180]
"alexforencich/verilog-ethernet" ["l"="32.762,-2.691"]
"olofk/fusesoc" ["l"="32.897,-3.71", "c"=180]
"pulp-platform/axi" ["l"="32.794,-2.622"]
"aolofsson/oh" ["l"="32.787,-2.644"]
"hunterlew/convolution_network_on_FPGA" ["l"="31.825,-2.769", "c"=212]
"dtysky/FPGA-Imaging-Library" ["l"="32.751,-2.598"]
"darklife/darkriscv" ["l"="31.876,-3.795", "c"=188]
"ZipCPU/zipcpu" ["l"="32.829,-2.656"]
"alexforencich/verilog-axi" ["l"="32.774,-2.661"]
"pConst/basic_verilog" ["l"="32.796,-2.669"]
"WangXuan95/FPGA-SDcard-Reader-SPI" ["l"="32.595,-2.804"]
"WangXuan95/FPGA-SDfake" ["l"="32.602,-2.807"]
"WangXuan95/FPGA-SHA-Family" ["l"="32.612,-2.817"]
"WangXuan95/FPGA-PNG-decoder" ["l"="32.598,-2.799"]
"WangXuan95/FPGA-RMII-SMII" ["l"="32.607,-2.793"]
"WangXuan95/UniPlug-FPGA" ["l"="32.602,-2.816"]
"WangXuan95/FPGA-NFC" ["l"="32.615,-2.793"]
"jkfilpflop/CSharp-SoftKeyboard" ["l"="32.605,-2.824"]
"WangXuan95/FPGA-LZMA-compressor" ["l"="32.612,-2.81"]
"WangXuan95/Zynq-Tutorial" ["l"="32.618,-2.8"]
"WangXuan95/TinyPNG-kmeans" ["l"="32.595,-2.821"]
"WangXuan95/FPGA-SATA-HBA" ["l"="32.608,-2.8"]
"WangXuan95/FPGA-DDR-SDRAM" ["l"="32.638,-2.787"]
"WangXuan95/UH-JLS" ["l"="32.621,-2.81"]
"WangXuan95/WangXuan95" ["l"="32.588,-2.816"]
"WangXuan95/FPGA-FixedPoint" ["l"="32.602,-2.78"]
"WangXuan95/FPGA-SDcard-Reader" ["l"="32.649,-2.792"]
"WangXuan95/FPGA-JPEG-LS-encoder" ["l"="32.628,-2.8"]
"WangXuan95/FPGA-ftdi245fifo" ["l"="32.591,-2.786"]
"WangXuan95/FPGA-CAN" ["l"="32.615,-2.779"]
"WangXuan95/FPGA-UART" ["l"="32.629,-2.778"]
"wavedrom/wavedrom.github.io" ["l"="32.86,-3.591", "c"=180]
"litex-hub/litex-boards" ["l"="32.803,-3.843", "c"=180]
"enjoy-digital/litepcie" ["l"="32.713,-2.657"]
"nvdla/hw" ["l"="31.917,-3.876", "c"=188]
"openhwgroup/cva6" ["l"="31.828,-3.832", "c"=188]
"pulp-platform/pulp" ["l"="31.761,-3.739", "c"=188]
"ZipCPU/dspfilters" ["l"="33.273,-4.004", "c"=180]
"alexforencich/verilog-dsp" ["l"="32.802,-2.771"]
"wavedrom/wavedrom" ["l"="32.845,-3.621", "c"=180]
"zephray/VerilogBoy" ["l"="32.574,-3.955", "c"=180]
"seldridge/verilog" ["l"="32.812,-2.642"]
"jmahler/mips-cpu" ["l"="32.799,-2.567"]
"analogdevicesinc/libiio" ["l"="53.967,4.68", "c"=214]
"analogdevicesinc/hdl" ["l"="32.733,-2.639"]
"cocotb/cocotb" ["l"="32.888,-3.635", "c"=180]
"pulp-platform/common_cells" ["l"="31.746,-3.764", "c"=188]
"alexforencich/verilog-axis" ["l"="32.751,-2.66"]
"openhwgroup/cv32e40p" ["l"="31.77,-3.791", "c"=188]
"taichi-ishitani/tvip-axi" ["l"="32.882,-2.544"]
"ZipCPU/wb2axip" ["l"="32.764,-2.629"]
"lowRISC/ibex" ["l"="31.812,-3.799", "c"=188]
"alexforencich/verilog-pcie" ["l"="32.743,-2.68"]
"chipsalliance/verible" ["l"="32.913,-3.625", "c"=180]
"bespoke-silicon-group/basejump_stl" ["l"="32.907,-3.588", "c"=180]
"chipsalliance/riscv-dv" ["l"="31.749,-3.811", "c"=188]
"corundum/corundum" ["l"="32.721,-2.717"]
"alexforencich/verilog-uart" ["l"="32.801,-2.701"]
"adki/AMBA_AXI_AHB_APB" ["l"="32.828,-2.612"]
"ultraembedded/cores" ["l"="32.787,-2.684"]
"YosysHQ/picorv32" ["l"="31.856,-3.819", "c"=188]
"alexforencich/verilog-i2c" ["l"="32.813,-2.687"]
"secworks/aes" ["l"="-20.921,5.647", "c"=163]
"AngeloJacobo/UberDDR3" ["l"="32.792,-2.793"]
"PacktPublishing/Linux-Device-Drivers-Development" ["l"="-22.54,-24.062", "c"=496]
"ikwzm/udmabuf" ["l"="32.631,-2.677"]
"lvyufeng/step_into_mips" ["l"="33.405,-2.851", "c"=2793]
"sin-x/FPGA" ["l"="32.741,-2.707"]
"neelkshah/MIPS-Processor" ["l"="36.89,3.397", "c"=526]
"zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial" ["l"="32.924,-2.771"]
"adibis/DDR2_Controller" ["l"="32.86,-2.772"]
"EEVengers/ThunderScope" ["l"="-19.721,-42.792", "c"=856]
"WangXuan95/FPGA-FOC" ["l"="32.574,-2.793"]
"WangXuan95/USTC-RVSoC" ["l"="32.582,-2.772"]
"WangXuan95/BSV_Tutorial_cn" ["l"="32.604,-2.759"]
"Gowtham1729/Image-Processing" ["l"="32.937,-2.739"]
"damdoy/fpga_image_processing" ["l"="32.994,-2.763"]
"sudhamshu091/32-Verilog-Mini-Projects" ["l"="32.874,-2.71"]
"TheSUPERCD/8bit_MicroComputer_Verilog" ["l"="36.882,3.467", "c"=526]
"KastnerRG/riffa" ["l"="32.713,-2.686"]
"alexforencich/cocotbext-pcie" ["l"="33.063,-3.499", "c"=180]
"fpgasystems/fpga-network-stack" ["l"="32.71,-2.754"]
"vedic-partap/Computer-Organization-and-Architecture-LAB" ["l"="32.967,-2.793"]
"Xilinx/dma_ip_drivers" ["l"="32.67,-2.688"]
"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial" ["l"="32.656,-2.756"]
"fpgadeveloper/fpga-drive-aximm-pcie" ["l"="32.667,-2.669"]
"bperez77/xilinx_axidma" ["l"="32.632,-2.647"]
"Xilinx/XRT" ["l"="31.703,-2.615", "c"=212]
"Xilinx/Vitis-Tutorials" ["l"="31.726,-2.633", "c"=212]
"Xilinx/XilinxTclStore" ["l"="32.667,-2.633"]
"Xilinx/Vitis_Accel_Examples" ["l"="31.679,-2.649", "c"=212]
"Xilinx/linux-xlnx" ["l"="32.643,-2.625"]
"Xilinx/open-nic" ["l"="32.7,-2.8"]
"KastnerRG/pp4fpgas" ["l"="31.714,-2.66", "c"=212]
"raysalemi/uvmprimer" ["l"="32.921,-2.551"]
"VerificationExcellence/UVMReference" ["l"="32.945,-2.552"]
"funningboy/uvm_axi" ["l"="32.918,-2.524"]
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" ["l"="32.948,-2.516"]
"cluelogic/uvm-tutorial-for-candy-lovers" ["l"="32.964,-2.543"]
"VerificationExcellence/SystemVerilogReference" ["l"="32.903,-2.572"]
"mayurkubavat/UVM-Examples" ["l"="32.944,-2.535"]
"openhwgroup/core-v-verif" ["l"="31.706,-3.775", "c"=188]
"pyuvm/pyuvm" ["l"="32.966,-3.559", "c"=180]
"troyguo/awesome-dv" ["l"="32.925,-2.5"]
"tpoikela/uvm-python" ["l"="32.979,-3.566", "c"=180]
"GodelMachine/AHB2" ["l"="32.927,-2.534"]
"dovstamler/uvm_agents" ["l"="32.981,-2.548"]
"VerificationExcellence/SystemVerilogAssertions" ["l"="32.958,-2.569"]
"VerificationExcellence/verificationexcellence.github.io" ["l"="32.944,-2.581"]
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" ["l"="32.931,-2.514"]
"raymondrc/FPGA_SM4" ["l"="33.08,-2.872"]
"raymondrc/FPGA-SM3-HASH" ["l"="33.05,-2.86"]
"raymondrc/SM4-SBOX" ["l"="33.066,-2.882"]
"ljgibbslf/SM2_core" ["l"="33.105,-2.887"]
"ucsdsysnet/corundum" ["l"="32.723,-2.78"]
"enjoy-digital/litex" ["l"="32.833,-3.764", "c"=180]
"fpgasystems/Coyote" ["l"="32.686,-2.804"]
"emmericp/ixy" ["l"="6.15,-5.112", "c"=749]
"xiaop1/Verilog-Practice" ["l"="32.819,-2.712"]
"LeiWang1999/FPGA" ["l"="32.757,-2.745"]
"viduraakalanka/HDL-Bits-Solutions" ["l"="32.859,-2.748"]
"riscv-mcu/e203_hbirdv2" ["l"="31.865,-3.877", "c"=188]
"xupsh/pp4fpgas-cn" ["l"="31.761,-2.722", "c"=212]
"XUANTIE-RV/wujian100_open" ["l"="31.888,-3.87", "c"=188]
"SI-RISCV/e200_opensource" ["l"="31.861,-3.901", "c"=188]
"Obijuan/open-fpga-verilog-tutorial" ["l"="32.928,-3.912", "c"=180]
"liangkangnan/tinyriscv" ["l"="31.897,-3.891", "c"=188]
"courageheart/AMBA_APB_SRAM" ["l"="32.893,-2.518"]
"Siddhi-95/AHB-to-APB-Bridge-Verification" ["l"="32.86,-2.467"]
"seabeam/yuu_ahb" ["l"="32.906,-2.496"]
"nelsoncsc/ISP_UVM" ["l"="32.933,-2.483"]
"dawsonjon/fpu" ["l"="32.843,-2.722"]
"danshanley/FPU" ["l"="32.891,-2.756"]
"dawsonjon/verilog-math" ["l"="32.866,-2.792"]
"openhwgroup/cvfpu" ["l"="31.729,-3.767", "c"=188]
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" ["l"="31.972,-2.783", "c"=212]
"ucb-bar/berkeley-hardfloat" ["l"="31.717,-3.887", "c"=188]
"ultraembedded/biriscv" ["l"="31.831,-3.778", "c"=188]
"taneroksuz/fpu" ["l"="32.903,-2.786"]
"zachjs/sv2v" ["l"="32.93,-3.621", "c"=180]
"fpgasystems/Vitis_with_100Gbps_TCP-IP" ["l"="32.719,-2.803"]
"nandland/spi-slave" ["l"="32.894,-2.691"]
"nandland/spi-master" ["l"="32.913,-2.686"]
"stffrdhrn/sdram-controller" ["l"="32.775,-2.715"]
"ultraembedded/core_ddr3_controller" ["l"="32.798,-2.745"]
"alexforencich/verilog-wishbone" ["l"="32.857,-2.663"]
"alexforencich/verilog-lfsr" ["l"="32.825,-2.744"]
"progranism/Open-Source-FPGA-Bitcoin-Miner" ["l"="-20.715,5.819", "c"=163]
"jakubcabal/spi-fpga" ["l"="32.964,-2.671"]
"nandland/nandland" ["l"="32.968,-2.695"]
"dirjud/Nitro-Parts-lib-SPI" ["l"="32.937,-2.683"]
"damdoy/ice40_ultraplus_examples" ["l"="32.836,-3.969", "c"=180]
"nandland/memory" ["l"="32.925,-2.669"]
"halftop/Interface-Protocol-in-Verilog" ["l"="32.951,-2.652"]
"jamieiles/uart" ["l"="32.899,-2.729"]
"dpretet/async_fifo" ["l"="32.839,-2.698"]
"microdynamics-cpu/tree-core-ide" ["l"="31.55,-4.126", "c"=188]
"ljgibbslf/SM3_core" ["l"="32.988,-2.821"]
"Yvan-xy/verilog-doc" ["l"="32.889,-2.8"]
"Adrofier/HDLBits-Verilog-Solutions" ["l"="32.883,-2.772"]
"y-C-x/HDLBits_Solution" ["l"="32.883,-2.785"]
"hpcn-uam/100G-fpga-network-stack-core" ["l"="32.744,-2.821"]
"hpcn-uam/Limago" ["l"="32.727,-2.82"]
"lastweek/fpga_readings" ["l"="31.663,-2.669", "c"=212]
"chipsalliance/Cores-VeeR-EH1" ["l"="31.776,-3.772", "c"=188]
"Avnet/Ultra96-PYNQ" ["l"="31.662,-2.754", "c"=212]
"Avnet/bdf" ["l"="32.581,-2.492"]
"kumarrishav14/AXI" ["l"="32.89,-2.494"]
"marcoz001/axi-uvm" ["l"="32.913,-2.509"]
"taichi-ishitani/tnoc" ["l"="31.515,-3.736", "c"=188]
"rggen/rggen" ["l"="32.964,-3.535", "c"=180]
"adki/gen_amba_2021" ["l"="32.855,-2.51"]
"mczerski/SD-card-controller" ["l"="32.804,-2.867"]
"ZipCPU/sdspi" ["l"="32.802,-2.824"]
"Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition" ["l"="32.986,-2.5"]
"cluelogic/cluelib" ["l"="33.002,-2.557"]
"amiq-consulting/svaunit" ["l"="33.008,-2.538"]
"ben-marshall/awesome-open-hardware-verification" ["l"="32.928,-3.587", "c"=180]
"lowRISC/style-guides" ["l"="32.925,-3.549", "c"=180]
"becomequantum/Kryon" ["l"="32.753,-2.548"]
"awai54st/PYNQ-Classification" ["l"="31.751,-2.752", "c"=212]
"Xilinx/XilinxBoardStore" ["l"="31.683,-2.626", "c"=212]
"ZipCPU/cordic" ["l"="32.917,-2.902"]
"ZipCPU/qspiflash" ["l"="32.873,-2.854"]
"analogdevicesinc/no-OS" ["l"="53.956,4.635", "c"=214]
"analogdevicesinc/linux" ["l"="53.933,4.644", "c"=214]
"open-sdr/openwifi-hw" ["l"="53.976,4.596", "c"=214]
"Digilent/vivado-library" ["l"="32.699,-2.605"]
"zhajio1988/YASA" ["l"="33.077,-3.404", "c"=180]
"seabeam/yuu_register_productor" ["l"="32.933,-2.448"]
"nandland/getting-started-with-fpgas" ["l"="33.025,-2.705"]
"os-fpga/open-source-fpga-resource" ["l"="32.94,-3.728", "c"=180]
"projf/projf-explore" ["l"="32.788,-3.786", "c"=180]
"os-fpga/Virtual-FPGA-Lab" ["l"="31.768,-3.43", "c"=188]
"Arlet/verilog-6502" ["l"="-20.883,-46.121", "c"=700]
"hjking/uvm_gen" ["l"="33.029,-2.428"]
"mingzhang952/uvm_auto" ["l"="33.053,-2.407"]
"WangXuan95/FPGA-Gzip-compressor" ["l"="32.619,-2.831"]
"amiq-consulting/amiq_apb" ["l"="32.988,-2.528"]
"luuvish/amba3-vip" ["l"="32.9,-2.473"]
"gupta409/Processor-UVM-Verification" ["l"="32.951,-2.501"]
"litex-hub/fpga_101" ["l"="32.811,-3.86", "c"=180]
"muneebullashariff/axi4_vip" ["l"="32.924,-2.467"]
"bgkatz/3phase_integrated" ["l"="-20.24,-43.719", "c"=624]
"tcp-acceleration-service/tas" ["l"="32.73,-2.984"]
"acsl-technion/nica" ["l"="32.72,-2.923"]
"Lossless-Virtual-Switching/Backdraft" ["l"="32.734,-3.013"]
"ananthbhat94/DDR4MemoryController" ["l"="32.836,-2.82"]
"oprecomp/DDR4_controller" ["l"="32.853,-2.863"]
"funannoka/SoC-Design-DDR3-Controller" ["l"="32.867,-2.884"]
"hell03end/verilog-uart" ["l"="32.942,-2.762"]
"ben-marshall/uart" ["l"="32.913,-2.755"]
"z4yx/petalinux-docker" ["l"="32.493,-2.507"]
"Xilinx/meta-petalinux" ["l"="32.558,-2.54"]
"carlesfernandez/docker-petalinux2" ["l"="32.458,-2.489"]
"Avnet/petalinux" ["l"="32.547,-2.504"]
"Avnet/hdl" ["l"="32.54,-2.472"]
"Digilent/vivado-boards" ["l"="32.632,-2.518"]
"taneroksuz/fpu-sp" ["l"="32.934,-2.819"]
"sach/System-Verilog-Packet-Library" ["l"="33.084,-2.548"]
"amiq-consulting/amiq_eth" ["l"="33.04,-2.54"]
"ikwzm/ZynqMP-FPGA-Linux" ["l"="32.533,-2.686"]
"ikwzm/FPGA-SoC-Linux" ["l"="32.55,-2.673"]
"fixstars/ultra96_design" ["l"="32.497,-2.687"]
"imrickysu/ZYNQ-Cookbook" ["l"="32.543,-2.575"]
"cambridgehackers/zynq-boot" ["l"="32.517,-2.584"]
"nxbyte/ARM-LEGv8" ["l"="32.693,-2.273"]
"ronitrex/ARMLEG" ["l"="32.677,-2.255"]
"navidadelpour/ARM-CPU" ["l"="32.697,-2.242"]
"risclite/ARM9-compatible-soft-CPU-core" ["l"="32.709,-2.327"]
"chsasank/ARM7" ["l"="32.7,-2.299"]
"adki/gen_amba" ["l"="32.839,-2.534"]
"Xilinx/HLS_packet_processing" ["l"="32.75,-2.933"]
"acsl-technion/ntl" ["l"="32.743,-2.888"]
"PacoReinaCampo/MPSoC-DV" ["l"="32.981,-2.407"]
"bmartini/zynq-xdma" ["l"="32.533,-2.61"]
"durellinux/ZedBoard_Linux_DMA_driver" ["l"="32.493,-2.61"]
"bmartini/zynq-axis" ["l"="32.54,-2.632"]
"h-nasiri/Zynq-Linux-DMA" ["l"="32.506,-2.623"]
"OpenDGPS/zynq-axi-dma-sg" ["l"="32.565,-2.629"]
"jiangjiali66/zynq_examples" ["l"="32.497,-2.594"]
"mmxsrup/axi4-interface" ["l"="32.908,-2.312"]
"Verdvana/AXI4_Interconnect" ["l"="32.899,-2.337"]
"CoreyChen922/sata3_host_controller" ["l"="32.541,-2.836"]
"esa-tu-darmstadt/tapasco" ["l"="32.628,-2.891"]
"esa-tu-darmstadt/BSVTools" ["l"="32.598,-2.925"]
"akzare/Async_FIFO_Verification" ["l"="32.986,-2.721"]
"dadongshangu/async_FIFO" ["l"="32.927,-2.71"]
"jerralph/riscv-vip" ["l"="32.996,-2.375"]
"Lampro-Mellon/LM-RISCV-DV" ["l"="33.009,-2.363"]
"ZipCPU/wbi2c" ["l"="32.863,-2.824"]
"olofk/wb_intercon" ["l"="32.903,-2.878"]
"sergachev/spi_mem_programmer" ["l"="32.891,-2.898"]
"axbryd/FlowBlaze" ["l"="32.71,-2.894"]
"cornell-netlab/MicroP4" ["l"="32.713,-2.94"]
"dpc525/uvm_tb_gen" ["l"="33.054,-2.433"]
"jiacaiyuan/uvm-generator" ["l"="33.069,-2.415"]
"JoseIuri/UVM_Python_UVMC" ["l"="33.088,-2.419"]
"seabeam/yuu_apb" ["l"="32.911,-2.448"]
"openFPGA666/FpgaGuide" ["l"="32.696,-2.708"]
"dhm2013724/yolov2_xilinx_fpga" ["l"="31.785,-2.718", "c"=212]
"OpenXiangShan/XiangShan" ["l"="31.861,-3.938", "c"=188]
"VerticalResearchGroup/miaow" ["l"="31.907,-3.836", "c"=188]
"dumpo/digital_IC_design_notes" ["l"="32.618,-2.703"]
"Daniel-GGB/My-Digital-IC-Library" ["l"="32.645,-2.703"]
"omarelhedaby/CNN-FPGA" ["l"="31.879,-2.734", "c"=212]
"eugene-tarassov/vivado-risc-v" ["l"="31.841,-3.864", "c"=188]
"ultraembedded/riscv" ["l"="31.841,-3.799", "c"=188]
"hellovimo/uvm_testbench_gen" ["l"="32.996,-2.467"]
"troyguo/dvcon_download" ["l"="32.951,-2.459"]
"open-sdr/openwifi" ["l"="54.025,4.584", "c"=214]
"VLSI-EDA/PoC" ["l"="32.965,-3.689", "c"=180]
"SpinalHDL/SpinalHDL" ["l"="32.825,-3.682", "c"=180]
"lowRISC/opentitan" ["l"="31.861,-3.775", "c"=188]
"hdl-util/hdmi" ["l"="32.716,-3.768", "c"=180]
"WangXuan95/FPGA-USB-Device" ["l"="32.626,-2.761"]
"twlostow/dsi-shield" ["l"="32.582,-3.75", "c"=180]
"bhunt2/DDR4Sim" ["l"="32.886,-2.925"]
"circuitvalley/mipi_csi_receiver_FPGA" ["l"="32.548,-3.717", "c"=180]
"Time-Appliances-Project/Time-Card" ["l"="-19.714,10.19", "c"=22]
"simplefoc/Arduino-SimpleFOCShield" ["l"="-20.264,-43.72", "c"=624]
"Xilinx/Vitis_Libraries" ["l"="31.689,-2.664", "c"=212]
"imokanj/gpio_agent" ["l"="33.02,-2.558"]
"WangXuan95/FPGA-MPEG2-encoder" ["l"="32.632,-2.817"]
"crossroadsfpga/pigasus" ["l"="-5.182,20.671", "c"=564]
"Xilinx/xup_vitis_network_example" ["l"="32.703,-2.819"]
"RC4ML/FpgaNIC" ["l"="32.68,-2.892"]
"Xilinx/open-nic-shell" ["l"="32.686,-2.823"]
"Xilinx/embeddedsw" ["l"="32.667,-2.603"]
"Xilinx/u-boot-xlnx" ["l"="32.633,-2.594"]
"Xilinx/device-tree-xlnx" ["l"="32.618,-2.613"]
"Xilinx/PYNQ" ["l"="31.74,-2.704", "c"=212]
"Xilinx/Vitis-HLS-Introductory-Examples" ["l"="31.716,-2.677", "c"=212]
"ATaylorCEngFIET/MicroZed-Chronicles" ["l"="32.622,-2.555"]
"OpenAMP/open-amp" ["l"="-17.857,-43.183", "c"=55]
"lucky-wfw/ARM_AMBA_Design" ["l"="32.838,-2.557"]
"Xilinx/RecoNIC" ["l"="32.682,-2.868"]
"Xilinx/ACCL" ["l"="32.71,-2.833"]
"Xilinx/open-nic-driver" ["l"="32.69,-2.838"]
"definelicht/hlslib" ["l"="31.699,-2.649", "c"=212]
"arc-research-lab/CHARM" ["l"="31.689,-2.534", "c"=212]
"tcp-acceleration-service/FlexTOE" ["l"="32.734,-2.843"]
"fpgasystems/davos" ["l"="32.719,-2.847"]
"opensmartnic/awesome-smartnic" ["l"="32.703,-2.857"]
"l-nic/chipyard" ["l"="32.751,-2.804"]
"Staok/iBLDC" ["l"="-20.331,-43.712", "c"=624]
"Digilent/linux-digilent" ["l"="32.601,-2.567"]
"Xilinx-Wiki-Projects/software-prototypes" ["l"="32.597,-2.642"]
"Xilinx/meta-xilinx" ["l"="32.582,-2.574"]
"Xilinx/arm-trusted-firmware" ["l"="32.577,-2.599"]
"Arjun-Narula/Traffic-Light-Controller-using-Verilog" ["l"="32.992,-2.874"]
"mihir8181/VerilogHDL-Codes" ["l"="32.964,-2.846"]
"ZipCPU/wbuart32" ["l"="32.833,-2.766"]
"ultraembedded/core_ft60x_axi" ["l"="32.927,-2.19"]
"ultraembedded/core_usb_bridge" ["l"="32.921,-2.222"]
"laforest/FPGADesignElements" ["l"="32.798,-3.758", "c"=180]
"seonskim/verilog_axi-interconnect" ["l"="32.883,-2.358"]
"hizbi-github/AXI4_Master_Interconnect_Slave" ["l"="32.899,-2.363"]
"alexforencich/cocotbext-axi" ["l"="33.044,-3.492", "c"=180]
"jbush001/NyuziProcessor" ["l"="31.931,-3.842", "c"=188]
"Nitcloud/Digital-IDE" ["l"="32.687,-2.66"]
"Digital-EDA/Digital-IDE" ["l"="46.518,-0.669", "c"=542]
"LeiWang1999/ZYNQ-NVDLA" ["l"="31.901,-2.78", "c"=212]
"suisuisi/FPGA_Library" ["l"="32.692,-2.582"]
"TerosTechnology/vscode-terosHDL" ["l"="32.978,-3.629", "c"=180]
"cxdzyq1110/NPU_on_FPGA" ["l"="31.94,-2.754", "c"=212]
"B-Lang-org/bsc" ["l"="31.778,-3.668", "c"=188]
"muneebullashariff/apb_vip" ["l"="32.938,-2.428"]
"RC4ML/Shuhai" ["l"="32.65,-2.932"]
"CGCL-codes/ScalaBFS" ["l"="32.626,-2.955"]
"Mario-Hero/Async-Karin" ["l"="33.019,-2.837"]
"freecores/8051" ["l"="32.726,-2.441"]
"risclite/R8051" ["l"="32.738,-2.422"]
"freecores/dma_ahb" ["l"="32.754,-2.493"]
"lajanugen/8051" ["l"="32.713,-2.411"]
"mongrelgem/Verilog-Adders" ["l"="32.967,-2.732"]
"Ams0x57/Digital_Adders_Verilog" ["l"="33.011,-2.742"]
"NetFPGA/NetFPGA-PLUS" ["l"="32.672,-2.831"]
"UCLA-VAST/AutoBridge" ["l"="31.641,-2.565", "c"=212]
"Xilinx/Get_Moving_With_Alveo" ["l"="32.663,-2.868"]
"suisuisi/FPGA" ["l"="32.69,-2.547"]
"suisuisi/FPGAandImage" ["l"="32.713,-2.567"]
"suisuisi/Accelerating-CNN-with-FPGA" ["l"="32.7,-2.527"]
"freecores/verilog_fixed_point_math_library" ["l"="32.945,-2.239"]
"ultraembedded/core_dbg_bridge" ["l"="32.921,-2.266"]
"Milo-F/8051mcu_core" ["l"="32.726,-2.395"]
"someone755/ddr3-controller" ["l"="32.812,-2.804"]
"BrianHGinc/BrianHG-DDR3-Controller" ["l"="32.825,-2.795"]
"enjoy-digital/litedram" ["l"="32.794,-3.813", "c"=180]
"freecores/dma_axi" ["l"="32.762,-2.448"]
"wanderingnail/AXI_DMA" ["l"="32.779,-2.399"]
"dpretet/axi-crossbar" ["l"="32.877,-2.395"]
"mcjtag/tcam" ["l"="32.788,-2.892"]
"merledu/OpenTCAM" ["l"="32.804,-2.926"]
"AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM" ["l"="32.785,-2.915"]
"alexforencich/verilog-cam" ["l"="32.774,-2.85"]
"naragece/uvm-testbench-tutorial-simple-adder" ["l"="32.977,-2.482"]
"zhajio1988/ExtremeDV_UVM" ["l"="33.028,-2.339"]
"freecores/robust_axi2ahb" ["l"="32.859,-2.309"]
"freecores/robust_axi2apb" ["l"="32.857,-2.289"]
"fpgadeveloper/microzed-base" ["l"="32.598,-2.523"]
"JoseIuri/UVM_Python" ["l"="33.107,-2.411"]
"andres-mancera/ethernet_10ge_mac_SV_tb" ["l"="32.954,-2.483"]
"missinglinkelectronics/fpga-vbs" ["l"="32.591,-2.612"]
"missinglinkelectronics/psmake" ["l"="32.558,-2.602"]
"abdelazeem201/ASIC-Design-Roadmap" ["l"="32.693,-4.657", "c"=972]
"kaitoukito/Computer-Science-Textbooks" ["l"="31.92,-3.931", "c"=188]
"bxinquan/zynq_cam_isp_demo" ["l"="-34.595,22.314", "c"=429]
"WalkerLau/Accelerating-CNN-with-FPGA" ["l"="31.824,-2.744", "c"=212]
"doonny/PipeCNN" ["l"="31.791,-2.745", "c"=212]
"diaoenmao/FPGA-CNN" ["l"="31.841,-2.765", "c"=212]
"mtmd/FPGA_Based_CNN" ["l"="31.815,-2.759", "c"=212]
"fabriziotappero/ip-cores" ["l"="32.838,-2.629"]
"klyone/opencores-ip" ["l"="32.891,-2.612"]
"fabriziotappero/Free-Range-VHDL-book" ["l"="33.063,-3.604", "c"=180]
"drom/awesome-hdl" ["l"="32.888,-3.608", "c"=180]
"PyHDI/Pyverilog" ["l"="32.911,-3.566", "c"=180]
"fabriziotappero/opencores-scraper" ["l"="32.867,-2.603"]
"slaclab/surf" ["l"="33.01,-3.699", "c"=180]
"nahidrn/axi_vip_master" ["l"="32.884,-2.452"]
"Xilinx/open-nic-dpdk" ["l"="32.676,-2.844"]
"suisuisi/FPGAandPeripheralInterface" ["l"="32.713,-2.513"]
"suisuisi/FPGAandLAN" ["l"="32.724,-2.53"]
"olofk/edalize" ["l"="32.923,-3.679", "c"=180]
"snbk001/Verilog-Design-Examples" ["l"="32.918,-2.797"]
"nxbyte/Verilog-Projects" ["l"="32.945,-2.715"]
"adibis/Interrupt_Controller" ["l"="36.873,3.491", "c"=526]
"prajwalgekkouga/AHB-to-APB-Bridge" ["l"="32.842,-2.487"]
"openrisc/mor1kx" ["l"="31.822,-3.688", "c"=188]
"avakar/usbcorev" ["l"="32.679,-3.898", "c"=180]
"Terabit-Ethernet/Understanding-network-stack-overheads-SIGCOMM-2021" ["l"="1.893,14.238", "c"=572]
"casys-kaist/LineFS" ["l"="1.439,13.249", "c"=376]
"redn-io/RedN" ["l"="1.88,14.353", "c"=572]
"smartnickit-project/smartnic-bench" ["l"="1.723,14.3", "c"=572]
"datenlord/open-rdma" ["l"="32.675,-2.922"]
"acceltcp/AccelTCP" ["l"="6.14,-5.273", "c"=749]
"billfarrow/pcimem" ["l"="32.646,-2.731"]
"jeremytrimble/ezdma" ["l"="32.59,-2.664"]
"ryuz/jelly" ["l"="33.061,-3.186", "c"=180]
"HonkW93/automatic-verilog" ["l"="33.095,-3.505", "c"=180]
"kaushalmodi/custom_uvm_report_server" ["l"="33.059,-2.509"]
"mxg/svx" ["l"="33.06,-2.531"]
"nosnhojn/uvm-utest" ["l"="33.033,-2.523"]
"spcl/pspin" ["l"="32.697,-2.918"]
"ZhuYanzhen1/miniFOC" ["l"="-20.297,-43.736", "c"=624]
"jakubcabal/uart-for-fpga" ["l"="32.998,-2.657"]
"ultraembedded/core_jpeg" ["l"="32.587,-3.683", "c"=180]
"alexforencich/corundum" ["l"="32.77,-2.898"]
"NetFPGA/netfpga" ["l"="32.791,-2.722"]
"NetFPGA/NetFPGA-public" ["l"="32.86,-2.688"]
"NetFPGA/NetFPGA-SUME-public" ["l"="32.876,-2.677"]
"NetFPGA/P4-NetFPGA-public" ["l"="7.554,-4.733", "c"=491]
"Xilinx/HLx_Examples" ["l"="31.683,-2.71", "c"=212]
"darwinbeing/EasierUVM" ["l"="33.026,-2.452"]
"codenocold/dgm" ["l"="-20.277,-43.699", "c"=624]
"ahmedshahein/DSP-RTL-Lib" ["l"="33.325,-4.034", "c"=180]
"matthieu-labas/docker-petalinux" ["l"="32.435,-2.476"]
"datenlord/async-rdma" ["l"="1.864,14.333", "c"=572]
"dumpo/my_verilog_projects" ["l"="32.568,-2.707"]
"tangshi706/Learning-materials" ["l"="32.585,-2.698"]
"AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM" ["l"="32.784,-2.939"]
"AmeerAbdelhadi/Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM" ["l"="32.795,-2.949"]
"NVIDIA/l2fwd-nv" ["l"="32.673,-3.037"]
"NVIDIA/5t5g" ["l"="32.672,-3.066"]
"altera-fpga/linux-socfpga" ["l"="-16.81,-44.323", "c"=1016]
"mxg/topaz" ["l"="33.083,-2.526"]
"jjiantong/FastPGM" ["l"="57.722,23.976", "c"=864]
"esa-tu-darmstadt/BlueAXI" ["l"="32.58,-2.946"]
"uvmdebug/uvm_debug" ["l"="33.083,-2.497"]
"aolofsson/awesome-opensource-hardware" ["l"="32.767,-4.6", "c"=972]
"larsbrinkhoff/awesome-cpus" ["l"="-20.103,-45.941", "c"=1151]
"enjoy-digital/liteeth" ["l"="32.769,-3.801", "c"=180]
"m-labs/migen" ["l"="32.881,-3.798", "c"=180]
"Hanley-Yao/Zynq7010_eink_controller" ["l"="-16.359,-40.694", "c"=901]
"hughperkins/VeriGPU" ["l"="31.865,-3.845", "c"=188]
"Digilent/digilent-xdc" ["l"="32.663,-2.534"]
"gatecat/CSI2Rx" ["l"="32.618,-3.727", "c"=180]
"Digilent/digilent-vivado-scripts" ["l"="32.642,-2.479"]
"Digilent/Arty" ["l"="32.625,-2.492"]
"ZipCPU/openarty" ["l"="32.601,-2.467"]
"RHSResearchLLC/NiteFury-and-LiteFury" ["l"="32.713,-3.819", "c"=180]
"ucb-bar/fpga-zynq" ["l"="31.736,-3.928", "c"=188]
"splinedrive/kianRiscV" ["l"="32.765,-3.827", "c"=180]
"Digilent/u-boot-digilent" ["l"="32.585,-2.543"]
"shinezyy/micro-arch-training" ["l"="31.865,-4.01", "c"=188]
"KasuganoSoraaa/simple-AXI2AHB-bridge" ["l"="32.863,-2.344"]
"svunit/svunit" ["l"="32.996,-3.54", "c"=180]
"suisuisi/FPGAandStudy" ["l"="32.707,-2.541"]
"WangXuan95/JPEG-LS_extension" ["l"="32.591,-2.847"]
"Ghonimo/Pre_Silicon-AHB-to_APB-Verification" ["l"="32.856,-2.433"]
"ETH-PLUS/Jingzhao" ["l"="32.649,-2.962"]
"WangXuan95/ImCvt" ["l"="32.604,-2.85"]
"pciutils/pciutils" ["l"="-40.181,-33.91", "c"=360]
"ljgibbslf/Chinese-Translation-of-PCI-Express-Technology-" ["l"="32.665,-2.717"]
"WeitaoZhu/PCI_Express" ["l"="32.602,-2.714"]
"lizhirui/AXI_spec_chinese" ["l"="32.852,-2.979"]
"lizhirui/AXI-SDCard-High-Speed-Controller" ["l"="32.845,-2.947"]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" ["l"="32.636,-3.752", "c"=180]
"bxinquan/zynqmp_cam_isp_demo" ["l"="-34.601,22.272", "c"=429]
"paulscherrerinstitute/psi_fpga_all" ["l"="33.033,-3.718", "c"=180]
"akilm/FPU-IEEE-754" ["l"="32.942,-2.792"]
"WangXuan95/NBLI" ["l"="32.601,-2.834"]
"hamsternz/FPGA_Webserver" ["l"="32.748,-3.669", "c"=180]
"Xilinx/meta-xilinx-tools" ["l"="32.571,-2.558"]
"Xilinx/yocto-manifests" ["l"="32.547,-2.554"]
"lizhirui/DreamCore" ["l"="32.87,-3"]
"lizhirui/DreamCoreV2" ["l"="32.88,-3.021"]
"yhqiu16/NVMeCHA" ["l"="1.853,15.098", "c"=756]
"Cosmos-OpenSSD/Cosmos-plus-OpenSSD" ["l"="1.92,15.096", "c"=756]
"CospanDesign/nysa-sata" ["l"="32.567,-3.82", "c"=180]
"yu-zou/DirectNVM" ["l"="1.816,15.1", "c"=756]
"Jefferyy-Peng/AXI_DMA_CONTROLLER" ["l"="32.779,-2.374"]
"open-dv/dma_axi" ["l"="32.794,-2.374"]
"dgschwend/zynqnet" ["l"="31.768,-2.751", "c"=212]
"BBN-Q/vivado-docker" ["l"="32.615,-2.388"]
"dkhughes/vivado-docker" ["l"="32.604,-2.363"]
"nematoli/SPI-FPGA-VHDL" ["l"="33.008,-2.678"]
"nullobject/sdram-fpga" ["l"="33.03,-2.664"]
"barbedo/vivado-git" ["l"="32.626,-2.438"]
"jhallen/vivado_setup" ["l"="32.592,-2.402"]
"SpinalHDL/VexRiscv" ["l"="31.88,-3.821", "c"=188]
"olofk/serv" ["l"="31.836,-3.751", "c"=188]
"Juniper/open-register-design-tool" ["l"="33.029,-3.462", "c"=180]
"ZipCPU/s6soc" ["l"="32.575,-2.441"]
"suisuisi/FPGAandCNN" ["l"="31.907,-2.745", "c"=212]
"flytt-away/FPGA-Video-Capture" ["l"="31.984,-2.683", "c"=212]
"ichi4096/vivado-on-silicon-mac" ["l"="32.941,-3.819", "c"=180]
"designsolver/ahb3_uvm_tb" ["l"="32.975,-2.514"]
"WangXuan95/TinyZZZ" ["l"="32.59,-2.867"]
"mayurkubavat/SystemVerilog" ["l"="32.978,-2.564"]
"ZipCPU/autofpga" ["l"="32.906,-2.843"]
"pulp-platform/register_interface" ["l"="31.662,-3.71", "c"=188]
"pulp-platform/riscv-dbg" ["l"="31.683,-3.757", "c"=188]
"ucb-bar/riscv-torture" ["l"="31.696,-3.815", "c"=188]
"ZipCPU/eth10g" ["l"="32.825,-2.86"]
"pulp-platform/iDMA" ["l"="31.63,-3.678", "c"=188]
"mcjtag/eth_switch" ["l"="32.846,-2.901"]
"Essenceia/low-latency-ethernet" ["l"="32.828,-2.901"]
"minmit/tonic" ["l"="32.656,-2.902"]
"aws/aws-fpga" ["l"="31.639,-2.659", "c"=212]
"ejrh/cpu" ["l"="32.798,-2.5"]
"Hersh500/cpu" ["l"="32.794,-2.466"]
"zhemao/ez8" ["l"="32.805,-2.442"]
"openasic-org/xk265" ["l"="32.465,-3.629", "c"=180]
"open-logic/open-logic" ["l"="32.991,-3.707", "c"=180]
"Xilinx/RapidWright" ["l"="32.9,-3.744", "c"=180]
"slaclab/ruckus" ["l"="33.074,-3.734", "c"=180]
"Sonata-Princeton/SONATA-DEV" ["l"="7.608,-4.694", "c"=491]
"teslamotors/ttpoe" ["l"="32.672,-2.983"]
"simbricks/simbricks" ["l"="32.643,-3.028"]
"inet-tub/ns3-datacenter" ["l"="1.861,14.541", "c"=572]
"sysprog21/rv32emu" ["l"="-22.345,-23.429", "c"=496]
"p4lang/p4c" ["l"="7.452,-4.773", "c"=491]
"p4lang/behavioral-model" ["l"="7.466,-4.788", "c"=491]
"google/alioth" ["l"="-22.439,-23.361", "c"=496]
"trabucayre/openFPGALoader" ["l"="32.849,-3.791", "c"=180]
"verilog-to-routing/vtr-verilog-to-routing" ["l"="32.915,-3.723", "c"=180]
"YosysHQ/nextpnr" ["l"="32.896,-3.778", "c"=180]
"xueb96/C_O_D_5th" ["l"="-5.396,19.668", "c"=564]
"Xilinx/qemu" ["l"="31.437,-3.55", "c"=188]
"dpretet/cdc" ["l"="-44.834,26.228", "c"=551]
"fpganinja/taxi" ["l"="33.108,-3.441", "c"=180]
"ZipCPU/zbasic" ["l"="32.94,-2.872"]
"forconesi/nfmac10g" ["l"="32.906,-2.653"]
"jhshi/openofdm" ["l"="53.991,4.615", "c"=214]
"RoaLogic/ahb3lite_interconnect" ["l"="32.75,-2.395"]
"RoaLogic/ahb3lite_apb_bridge" ["l"="32.741,-2.365"]
"RoaLogic/ahb3lite_memory" ["l"="32.76,-2.363"]
"aignacio/ahb_lite_bus" ["l"="32.741,-2.337"]
"buildroot/buildroot" ["l"="-17.777,-43.285", "c"=55]
"Trinkle23897/mips32-cpu" ["l"="33.537,-2.811", "c"=2793]
"valar1234/MIPS" ["l"="36.758,3.464", "c"=526]
"MIPSfpga/schoolMIPS" ["l"="-44.799,26.21", "c"=551]
"syntacore/scr1" ["l"="31.801,-3.748", "c"=188]
"ataradov/riscv" ["l"="32.969,-2.759"]
}