{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 3,
    "design__inferred_latch__count": 0,
    "design__instance__count": 12789,
    "design__instance__area": 153188,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1091,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 122,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 7,
    "power__internal__total": 0.001555273775011301,
    "power__switching__total": 0.0008144949097186327,
    "power__leakage__total": 1.4901063138950121e-07,
    "power__total": 0.002369917696341872,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.3292,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.3292,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.304349,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 6.097082,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.304349,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.097082,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 2003,
    "design__max_fanout_violation__count": 122,
    "design__max_cap_violation__count": 729,
    "clock__skew__worst_hold": -0.847547,
    "clock__skew__worst_setup": -2.446192,
    "timing__hold__ws": 0.116301,
    "timing__setup__ws": -2.851687,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -297.163422,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -2.851687,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.116301,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 3456,
    "timing__setup_r2r__ws": -2.851687,
    "timing__setup_r2r_vio__count": 3456,
    "design__die__bbox": "0.0 0.0 1030.4 225.76",
    "design__core__bbox": "2.76 2.72 1027.64 223.04",
    "design__io": 45,
    "design__die__area": 232623,
    "design__core__area": 225802,
    "design__instance__count__stdcell": 12788,
    "design__instance__area__stdcell": 98573.3,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.678419,
    "design__instance__utilization__stdcell": 0.575823,
    "design__power_grid_violation__count__net:VPWR": 56,
    "design__power_grid_violation__count__net:VGND": 56,
    "design__power_grid_violation__count": 112,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 413654,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 44,
    "design__instance__count__hold_buffer": 457,
    "antenna__violating__nets": 37,
    "antenna__violating__pins": 43,
    "route__antenna_violation__count": 37,
    "route__net": 10478,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 14562,
    "route__wirelength__iter:1": 496367,
    "route__drc_errors__iter:2": 8737,
    "route__wirelength__iter:2": 492426,
    "route__drc_errors__iter:3": 8617,
    "route__wirelength__iter:3": 491066,
    "route__drc_errors__iter:4": 2743,
    "route__wirelength__iter:4": 490516,
    "route__drc_errors__iter:5": 740,
    "route__wirelength__iter:5": 490645,
    "route__drc_errors__iter:6": 280,
    "route__wirelength__iter:6": 490624,
    "route__drc_errors__iter:7": 155,
    "route__wirelength__iter:7": 490573,
    "route__drc_errors__iter:8": 69,
    "route__wirelength__iter:8": 490577,
    "route__drc_errors__iter:9": 31,
    "route__wirelength__iter:9": 490560,
    "route__drc_errors__iter:10": 21,
    "route__wirelength__iter:10": 490572,
    "route__drc_errors__iter:11": 3,
    "route__wirelength__iter:11": 490578,
    "route__drc_errors__iter:12": 0,
    "route__wirelength__iter:12": 490577,
    "route__drc_errors": 0,
    "route__wirelength": 490577,
    "route__vias": 89701,
    "route__vias__singlecut": 89701,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1337.03,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 13,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1858,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 122,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 657,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.375043,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.375043,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.842976,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -2.328257,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -233.861237,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -2.328257,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.842976,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 1152,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -2.328257,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 1152,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 13,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 576,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 122,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 7,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.917397,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.917397,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.119514,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.920437,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.119514,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 14.178568,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 13,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 1003,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 122,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 6,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.246761,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.246761,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.300188,
    "timing__setup__ws__corner:min_tt_025C_1v80": 6.581269,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.300188,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.581269,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 13,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1634,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 122,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 550,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.249695,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.249695,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.83404,
    "timing__setup__ws__corner:min_ss_100C_1v60": -1.65395,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -155.109772,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -1.65395,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.83404,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 1152,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -1.65395,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 1152,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 13,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 399,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 122,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 5,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.847547,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.847547,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.116301,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 10.978492,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.116301,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 14.419572,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 13,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1174,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 122,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 10,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.405292,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.405292,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.308601,
    "timing__setup__ws__corner:max_tt_025C_1v80": 5.755155,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.308601,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.755155,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 13,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 2003,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 122,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 729,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.446192,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.446192,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.851374,
    "timing__setup__ws__corner:max_ss_100C_1v60": -2.851687,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -297.163422,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -2.851687,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.851374,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 1152,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -2.851687,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 1152,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 13,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 621,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 122,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 10,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.977681,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.977681,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.122757,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 10.902352,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.122757,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 14.020087,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 13,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 13,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79964,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 3.70397e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000358695,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000858467,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.16878e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000858467,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 3.7e-05,
    "ir__drop__worst": 0.000359,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}