# Active SVF file ../Design_Compiler/svf/MPR121/i2c_master/tcl/i2c_master.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/graduation_project3/2015103977/graduation_project/Front_End/Design_Compiler/svf/MPR121/i2c_master/tcl/i2c_master.svf
# Timestamp : Thu May 14 12:53:53 2020
# DC Version: F-2011.09-SP5-3 (built Oct 25, 2012)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version F-2011.09-SP5-3 } \
    { dc_product_build_date { Oct 25, 2012 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_sv_packages enable } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 1024 } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { simplified_verification_mode FALSE } \
    { link_library { * std150e_wst_105_p125.db dw_foundation.sldb } } \
    { target_library std150e_wst_105_p125.db } \
    { search_path { . /Tools/Synopsys/DesignCompiler/libraries/syn ../../../../../../Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E env(SEC_SYNOPSYS)/aux } } \
    { synopsys_root /Tools/Synopsys/DesignCompiler } \
    { cwd /home/graduation_project3/2015103977/graduation_project/Front_End/Design_Compiler } \
    { current_design mpr121_controller } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/graduation_project3/2015103977/graduation_project/Front_End/Design_Compiler/src/MPR121/i2c_master.v 7.142 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog ./src/MPR121/i2c_master.v } \
    { current_design i2c_master } } 



guide_replace \
  -origin { ExTra_cse } \
  -design { i2c_master } \
  -input { 4 src155 } \
  -output { 1 O1 } \
  -output { 1 O2 } \
  -output { 1 O3 } \
  -pre_resource { { 1 } gt_492 = GT { { src155 ZERO 4 } { U`b0000 } } } \
  -pre_resource { { 1 } gt_536 = GT { { src155 ZERO 4 } { U`b0000 } } } \
  -pre_resource { { 1 } gt_568 = GT { { src155 ZERO 4 } { U`b0000 } } } \
  -pre_assign { O1 = { gt_492.out.1 ANY 1 } } \
  -pre_assign { O2 = { gt_536.out.1 ANY 1 } } \
  -pre_assign { O3 = { gt_568.out.1 ANY 1 } } \
  -post_resource { { 1 } EXTRA_CMP_229 = GT { { src155 ZERO 4 } { U`b0000 } } } \
  -post_assign { O1 = { EXTRA_CMP_229.out.1 ANY 1 } } \
  -post_assign { O2 = { EXTRA_CMP_229.out.1 ANY 1 } } \
  -post_assign { O3 = { EXTRA_CMP_229.out.1 ANY 1 } } 

guide_replace \
  -origin { ExTra_cse } \
  -design { i2c_master } \
  -input { 4 src155 } \
  -output { 4 O1 } \
  -output { 4 O2 } \
  -output { 4 O3 } \
  -pre_resource { { 4 } sub_486 = SUB { { src155 ANY 4 } { U`b0001 } } } \
  -pre_resource { { 4 } sub_535 = SUB { { src155 ANY 4 } { U`b0001 } } } \
  -pre_resource { { 4 } sub_566 = SUB { { src155 ANY 4 } { U`b0001 } } } \
  -pre_assign { O1 = { sub_486.out.1 ANY 4 } } \
  -pre_assign { O2 = { sub_535.out.1 ANY 4 } } \
  -pre_assign { O3 = { sub_566.out.1 ANY 4 } } \
  -post_resource { { 4 } EXTRA_ADD_0 = SUB { { src155 ANY 4 } { U`b0001 } } } \
  -post_assign { O1 = { EXTRA_ADD_0.out.1 ANY 4 } } \
  -post_assign { O2 = { EXTRA_ADD_0.out.1 ANY 4 } } \
  -post_assign { O3 = { EXTRA_ADD_0.out.1 ANY 4 } } 

guide_change_names \
  -design { i2c_master } \
  { { cell EXTRA_ADD_0 sub_x_1 } } 

guide_change_names \
  -design { i2c_master } \
  { { cell gt_487 gt_x_2 } } 

guide_change_names \
  -design { i2c_master } \
  { { cell gt_628 gt_x_142 } } 

guide_change_names \
  -design { i2c_master } \
  { { cell sub_630 sub_x_143 } } 

guide_change_names \
  -design { i2c_master } \
  { { cell EXTRA_CMP_229 gt_x_187 } } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[0] } \
  { 1 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[1] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[2] } \
  { 1 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[3] } \
  { 1 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[4] } \
  { 1 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[5] } \
  { 1 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[6] } \
  { 1 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[7] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[8] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[9] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[10] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[11] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[12] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[13] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[14] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { r_prescale_reg[15] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { phy_state_reg_reg[4] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { state_reg_reg[4] } \
  { 0 } 



guide_reg_constant \
  -design { i2c_master } \
  { delay_sda_reg_reg } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { addr_reg_reg[5] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { addr_reg_reg[2] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { addr_reg_reg[0] } \
  { 0 } 

guide_reg_constant \
  -design { i2c_master } \
  { addr_reg_reg[6] } \
  { 1 } 

guide_reg_constant \
  -design { i2c_master } \
  { addr_reg_reg[4] } \
  { 1 } 

guide_reg_constant \
  -design { i2c_master } \
  { addr_reg_reg[3] } \
  { 1 } 

guide_reg_constant \
  -design { i2c_master } \
  { addr_reg_reg[1] } \
  { 1 } 

guide_change_names \
  -design { i2c_master } \
  { { cell bit_count_reg_reg[0] bit_count_reg_reg_0_ } \
    { cell bit_count_reg_reg[1] bit_count_reg_reg_1_ } \
    { cell data_out_reg_reg[7] data_out_reg_reg_7_ } \
    { cell data_out_reg_reg[6] data_out_reg_reg_6_ } \
    { cell data_out_reg_reg[5] data_out_reg_reg_5_ } \
    { cell data_out_reg_reg[4] data_out_reg_reg_4_ } \
    { cell data_out_reg_reg[3] data_out_reg_reg_3_ } \
    { cell data_out_reg_reg[2] data_out_reg_reg_2_ } \
    { cell data_out_reg_reg[1] data_out_reg_reg_1_ } \
    { cell data_out_reg_reg[0] data_out_reg_reg_0_ } \
    { cell data_reg_reg[7] data_reg_reg_7_ } \
    { cell data_reg_reg[5] data_reg_reg_5_ } \
    { cell data_reg_reg[3] data_reg_reg_3_ } \
    { cell data_reg_reg[4] data_reg_reg_4_ } \
    { cell data_reg_reg[6] data_reg_reg_6_ } \
    { cell data_reg_reg[0] data_reg_reg_0_ } \
    { cell data_reg_reg[2] data_reg_reg_2_ } \
    { cell data_reg_reg[1] data_reg_reg_1_ } \
    { cell delay_reg_reg[16] delay_reg_reg_16_ } \
    { cell delay_reg_reg[15] delay_reg_reg_15_ } \
    { cell bit_count_reg_reg[3] bit_count_reg_reg_3_ } \
    { cell phy_state_reg_reg[0] phy_state_reg_reg_0_ } \
    { cell phy_state_reg_reg[2] phy_state_reg_reg_2_ } \
    { cell phy_state_reg_reg[3] phy_state_reg_reg_3_ } \
    { cell phy_state_reg_reg[1] phy_state_reg_reg_1_ } \
    { cell state_reg_reg[0] state_reg_reg_0_ } \
    { cell delay_reg_reg[10] delay_reg_reg_10_ } \
    { cell delay_reg_reg[12] delay_reg_reg_12_ } \
    { cell delay_reg_reg[14] delay_reg_reg_14_ } \
    { cell delay_reg_reg[11] delay_reg_reg_11_ } \
    { cell delay_reg_reg[13] delay_reg_reg_13_ } \
    { cell state_reg_reg[1] state_reg_reg_1_ } \
    { cell state_reg_reg[2] state_reg_reg_2_ } \
    { cell state_reg_reg[3] state_reg_reg_3_ } \
    { cell bit_count_reg_reg[2] bit_count_reg_reg_2_ } \
    { cell delay_reg_reg[8] delay_reg_reg_8_ } \
    { cell delay_reg_reg[7] delay_reg_reg_7_ } \
    { cell delay_reg_reg[9] delay_reg_reg_9_ } \
    { cell delay_reg_reg[2] delay_reg_reg_2_ } \
    { cell delay_reg_reg[3] delay_reg_reg_3_ } \
    { cell delay_reg_reg[6] delay_reg_reg_6_ } \
    { cell delay_reg_reg[4] delay_reg_reg_4_ } \
    { cell delay_reg_reg[5] delay_reg_reg_5_ } \
    { cell delay_reg_reg[0] delay_reg_reg_0_ } \
    { cell delay_reg_reg[1] delay_reg_reg_1_ } \
    { net addr_reg[6] addr_reg_6_ } } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output ./netlist/MPR121/i2c_master/tcl/i2c_master.vg } } } 

#---- Recording stopped at Thu May 14 12:54:13 2020

setup
# Active SVF file ../Design_Compiler/svf/MPR121/mpr121_controller/tcl/mpr121_controller.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/graduation_project3/2015103977/graduation_project/Front_End/Design_Compiler/svf/MPR121/mpr121_controller/tcl/mpr121_controller.svf
# Timestamp : Thu May 14 12:54:13 2020
# DC Version: F-2011.09-SP5-3 (built Oct 25, 2012)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version F-2011.09-SP5-3 } \
    { dc_product_build_date { Oct 25, 2012 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_sv_packages enable } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 1024 } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { simplified_verification_mode FALSE } \
    { link_library { * std150e_wst_105_p125.db dw_foundation.sldb } } \
    { target_library std150e_wst_105_p125.db } \
    { search_path { . /Tools/Synopsys/DesignCompiler/libraries/syn ../../../../../../Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E env(SEC_SYNOPSYS)/aux } } \
    { synopsys_root /Tools/Synopsys/DesignCompiler } \
    { cwd /home/graduation_project3/2015103977/graduation_project/Front_End/Design_Compiler } \
    { current_design i2c_master } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/graduation_project3/2015103977/graduation_project/Front_End/Design_Compiler/src/MPR121/mpr121_controller.v 7.142 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog ./src/MPR121/mpr121_controller.v } \
    { current_design mpr121_controller } } 



guide_change_names \
  -design { mpr121_controller } \
  { { cell gt_449 gt_x_1 } } 

guide_change_names \
  -design { mpr121_controller } \
  { { cell add_461 add_x_2 } } 

guide_reg_constant \
  -design { mpr121_controller } \
  { r_pstate_reg[6] } \
  { 0 } 

guide_reg_constant \
  -design { mpr121_controller } \
  { r_pstate_reg[7] } \
  { 0 } 

guide_reg_constant \
  -design { mpr121_controller } \
  { r_lstate_reg[7] } \
  { 0 } 

guide_reg_constant \
  -design { mpr121_controller } \
  { r_lstate_reg[6] } \
  { 0 } 

guide_reg_constant \
  -design { mpr121_controller } \
  { r_lstate_reg[5] } \
  { 0 } 

guide_reg_constant \
  -design { mpr121_controller } \
  { r_lstate_reg[4] } \
  { 0 } 

guide_reg_constant \
  -design { mpr121_controller } \
  { r_lstate_reg[3] } \
  { 0 } 

guide_reg_constant \
  -design { mpr121_controller } \
  { r_lstate_reg[2] } \
  { 0 } 

guide_reg_merging \
  -design { mpr121_controller } \
  -from { r_i2c_stop_reg } \
  -to { r_i2c_data_out_ready_reg } 

guide_inv_push \
  -design { mpr121_controller } \
  -register { r_pstate_reg[0] } 

guide_inv_push \
  -design { mpr121_controller } \
  -register { r_lstate_reg[0] } 

guide_inv_push \
  -design { mpr121_controller } \
  -register { r_pstate_reg[2] } 

guide_inv_push \
  -design { mpr121_controller } \
  -register { r_lstate_reg[1] } 

guide_inv_push \
  -design { mpr121_controller } \
  -register { r_pstate_reg[4] } 



guide_reg_constant \
  -design { mpr121_controller } \
  { r_clk_counter_reg[9] } \
  { 0 } 

guide_change_names \
  -design { mpr121_controller } \
  { { cell r_i2c_reg_data_in_reg[4] r_i2c_reg_data_in_reg_4_ } \
    { cell r_i2c_reg_data_in_reg[3] r_i2c_reg_data_in_reg_3_ } \
    { cell r_i2c_reg_data_in_reg[2] r_i2c_reg_data_in_reg_2_ } \
    { cell r_i2c_reg_addr_reg[6] r_i2c_reg_addr_reg_6_ } \
    { cell r_i2c_reg_addr_reg[5] r_i2c_reg_addr_reg_5_ } \
    { cell r_i2c_reg_addr_reg[4] r_i2c_reg_addr_reg_4_ } \
    { cell r_i2c_reg_addr_reg[3] r_i2c_reg_addr_reg_3_ } \
    { cell r_i2c_reg_addr_reg[2] r_i2c_reg_addr_reg_2_ } \
    { cell r_i2c_reg_addr_reg[1] r_i2c_reg_addr_reg_1_ } \
    { cell r_i2c_reg_addr_reg[0] r_i2c_reg_addr_reg_0_ } \
    { cell r_i2c_reg_data_in_reg[6] r_i2c_reg_data_in_reg_6_ } \
    { cell r_i2c_reg_data_in_reg[5] r_i2c_reg_data_in_reg_5_ } \
    { cell r_i2c_reg_data_in_reg[1] r_i2c_reg_data_in_reg_1_ } \
    { cell r_i2c_reg_data_in_reg[0] r_i2c_reg_data_in_reg_0_ } \
    { cell r_i2c_reg_data_in_reg[7] r_i2c_reg_data_in_reg_7_ } \
    { cell r_i2c_reg_addr_reg[7] r_i2c_reg_addr_reg_7_ } \
    { cell r_i2c_data_in_reg[7] r_i2c_data_in_reg_7_ } \
    { cell r_i2c_data_in_reg[6] r_i2c_data_in_reg_6_ } \
    { cell r_i2c_data_in_reg[5] r_i2c_data_in_reg_5_ } \
    { cell r_i2c_data_in_reg[4] r_i2c_data_in_reg_4_ } \
    { cell r_i2c_data_in_reg[3] r_i2c_data_in_reg_3_ } \
    { cell r_i2c_data_in_reg[2] r_i2c_data_in_reg_2_ } \
    { cell r_i2c_data_in_reg[1] r_i2c_data_in_reg_1_ } \
    { cell r_i2c_data_in_reg[0] r_i2c_data_in_reg_0_ } \
    { cell o_MPR121_DATA_OUT_reg[0] o_MPR121_DATA_OUT_reg_0_ } \
    { cell o_MPR121_DATA_OUT_reg[1] o_MPR121_DATA_OUT_reg_1_ } \
    { cell o_MPR121_DATA_OUT_reg[2] o_MPR121_DATA_OUT_reg_2_ } \
    { cell o_MPR121_DATA_OUT_reg[3] o_MPR121_DATA_OUT_reg_3_ } \
    { cell o_MPR121_DATA_OUT_reg[4] o_MPR121_DATA_OUT_reg_4_ } \
    { cell o_MPR121_DATA_OUT_reg[5] o_MPR121_DATA_OUT_reg_5_ } \
    { cell o_MPR121_DATA_OUT_reg[6] o_MPR121_DATA_OUT_reg_6_ } \
    { cell o_MPR121_DATA_OUT_reg[7] o_MPR121_DATA_OUT_reg_7_ } \
    { cell r_clk_counter_reg[4] r_clk_counter_reg_4_ } \
    { cell r_clk_counter_reg[2] r_clk_counter_reg_2_ } \
    { cell r_clk_counter_reg[8] r_clk_counter_reg_8_ } \
    { cell r_clk_counter_reg[6] r_clk_counter_reg_6_ } \
    { cell r_clk_counter_reg[7] r_clk_counter_reg_7_ } \
    { cell r_clk_counter_reg[5] r_clk_counter_reg_5_ } \
    { cell r_clk_counter_reg[3] r_clk_counter_reg_3_ } \
    { cell r_clk_counter_reg[0] r_clk_counter_reg_0_ } \
    { cell r_clk_counter_reg[1] r_clk_counter_reg_1_ } \
    { cell r_pstate_reg[3] r_pstate_reg_3_ } \
    { cell r_pstate_reg[5] r_pstate_reg_5_ } \
    { cell r_pstate_reg[1] r_pstate_reg_1_ } \
    { cell r_lstate_reg[0] r_lstate_reg_0_ } \
    { cell r_lstate_reg[1] r_lstate_reg_1_ } \
    { cell r_pstate_reg[4] r_pstate_reg_4_ } \
    { cell r_pstate_reg[2] r_pstate_reg_2_ } \
    { cell r_pstate_reg[0] r_pstate_reg_0_ } } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output ./netlist/MPR121/mpr121_controller/tcl/mpr121_controller.vg } } } 

#---- Recording stopped at Thu May 14 13:14:29 2020

setup
