# Digital-Design-and-Computer-Organization
Implementation of gates and combinational circuits in iverilog

a.v:-
Implementation of AND and OR gate.

atestbench.v:-
test bench file for implementing AND and OR gate.

b.v:-
Implementation of NOT,AND,OR,XOR and NAND gates.

btestbench.v:-
testbench file for implementation of NOT,AND,OR,XOR and NAND gates.

half_adder.v:-
Half adder circuit in iverilog.

half_adder_testbench.v:-
testbench file  for implementing half adder circuit.

full_adder.v:-
Full adder circuit implemented in iverilog.

FullAdderTestbench.v:-
testbench file for implementing full adder circuit. 
