library ieee;
use ieee.std_logic_1164.all;

entity clock is
    port (
        clk   : out std_logic;
        reset : out std_logic
    );
end clock;

architecture Behavioral of clock is
    -- Define a signal to drive the clock internally
    signal internal_clk : std_logic := '0';
    signal internal_reset : std_logic := '1'; -- Reset initially active
begin
    -- Clock generation process
    process
    begin
        -- Wait for reset period of 60ns
        internal_reset <= '1';  -- Assert reset
        wait for 60 ns;
        internal_reset <= '0';  -- Deassert reset after 60ns

        -- Start the clock generation after the reset is deasserted
        while true loop
            internal_clk <= not internal_clk; -- Toggle the clock
            wait for 10 ns; -- 10ns high, 10ns low = 20ns period
        end loop;
    end process;

    -- Assign the internal clock and reset signals to the output ports
    clk <= internal_clk;
    reset <= internal_reset;

end Behavioral;
