<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Dice_Random_Digital.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="BCD.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD_DECODER_FIXNAJA.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD_EAKLAEW.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="BCD_EAKLAEW.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Clock_divider.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Clock_divider.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Compare_divide2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Compare_divide2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Compare_fix.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Compare_fix.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter0_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter0_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter_CEOTOR.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter_ES.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter_kongjing.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter_kongjing.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counters_fix.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Multiplexer_new.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Multiplexer_new.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mutilplexer.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mutilplexer.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Random00_99.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Random00_99.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Random00_99.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Random00_99.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Random00_99.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Random00_99.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Random00_99.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Random00_99.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Random00_99.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Random00_99.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Random00_99.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Random00_99.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Random00_99.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Random00_99.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Random00_99.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Random00_99.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Random00_99.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Random00_99.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Random00_99.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Random00_99.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Random00_99.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Random00_99.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Random00_99_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Random00_99_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Random00_99_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Random00_99_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Random00_99_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Random00_99_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Random00_99_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Random00_99_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Random00_99_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Random00_99_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Random00_99_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Random00_99_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Random00_99_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Random00_99_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Random00_99_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="a_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="a_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="b_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="b_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="c_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="c_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="d_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="d_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="e_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="e_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="f_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="f_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="g_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="g_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mini_clk_div.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mini_clk_div.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="random00_99.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="random00_99.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="random00_99.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606376791" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1606376791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606377753" xil_pn:in_ck="-7532731973077638456" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3778880948976935520" xil_pn:start_ts="1606377749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD.vf"/>
      <outfile xil_pn:name="BCD_EAKLAEW.vf"/>
      <outfile xil_pn:name="Clock_divider.vf"/>
      <outfile xil_pn:name="Compare_divide2.vf"/>
      <outfile xil_pn:name="Compare_fix.vf"/>
      <outfile xil_pn:name="Counter0_7.vf"/>
      <outfile xil_pn:name="Counter_kongjing.vf"/>
      <outfile xil_pn:name="Multiplexer_new.vf"/>
      <outfile xil_pn:name="Mutilplexer.vf"/>
      <outfile xil_pn:name="Random00_99.vf"/>
      <outfile xil_pn:name="a_7.vf"/>
      <outfile xil_pn:name="b_7.vf"/>
      <outfile xil_pn:name="c_7.vf"/>
      <outfile xil_pn:name="d_7.vf"/>
      <outfile xil_pn:name="e_7.vf"/>
      <outfile xil_pn:name="f_7.vf"/>
      <outfile xil_pn:name="g_7.vf"/>
      <outfile xil_pn:name="mini_clk_div.vf"/>
    </transform>
    <transform xil_pn:end_ts="1606376794" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7043420491538208617" xil_pn:start_ts="1606376794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606376794" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1606376794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606376794" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6559295225164932770" xil_pn:start_ts="1606376794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606375441" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1606375441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606375441" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6192282424234602529" xil_pn:start_ts="1606375441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606377759" xil_pn:in_ck="-2896440815128770218" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6968004596928439007" xil_pn:start_ts="1606377753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Random00_99.jhd"/>
      <outfile xil_pn:name="Random00_99.lso"/>
      <outfile xil_pn:name="Random00_99.ngc"/>
      <outfile xil_pn:name="Random00_99.ngr"/>
      <outfile xil_pn:name="Random00_99.prj"/>
      <outfile xil_pn:name="Random00_99.stx"/>
      <outfile xil_pn:name="Random00_99.syr"/>
      <outfile xil_pn:name="Random00_99.xst"/>
      <outfile xil_pn:name="Random00_99_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1606376016" xil_pn:in_ck="-6225438513975636418" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5856952752983806156" xil_pn:start_ts="1606376016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606377763" xil_pn:in_ck="7827210736567529526" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4964672563919268584" xil_pn:start_ts="1606377759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Random00_99.bld"/>
      <outfile xil_pn:name="Random00_99.ngd"/>
      <outfile xil_pn:name="Random00_99_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1606377769" xil_pn:in_ck="-5145529954054679017" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1606377763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Random00_99.pcf"/>
      <outfile xil_pn:name="Random00_99_map.map"/>
      <outfile xil_pn:name="Random00_99_map.mrp"/>
      <outfile xil_pn:name="Random00_99_map.ncd"/>
      <outfile xil_pn:name="Random00_99_map.ngm"/>
      <outfile xil_pn:name="Random00_99_map.xrpt"/>
      <outfile xil_pn:name="Random00_99_summary.xml"/>
      <outfile xil_pn:name="Random00_99_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1606377778" xil_pn:in_ck="2824236114742189584" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1606377769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Random00_99.ncd"/>
      <outfile xil_pn:name="Random00_99.pad"/>
      <outfile xil_pn:name="Random00_99.par"/>
      <outfile xil_pn:name="Random00_99.ptwx"/>
      <outfile xil_pn:name="Random00_99.unroutes"/>
      <outfile xil_pn:name="Random00_99.xpi"/>
      <outfile xil_pn:name="Random00_99_pad.csv"/>
      <outfile xil_pn:name="Random00_99_pad.txt"/>
      <outfile xil_pn:name="Random00_99_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1606377787" xil_pn:in_ck="-6225438513975644043" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1606377778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Random00_99.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="random00_99.bgn"/>
      <outfile xil_pn:name="random00_99.bit"/>
      <outfile xil_pn:name="random00_99.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1606377778" xil_pn:in_ck="-8290957646911451629" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1606377774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Random00_99.twr"/>
      <outfile xil_pn:name="Random00_99.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
