- testbench.sv:61: Verilog $finish
Simulation time is            655360000
[0;32m    ____  ___   __________[0m
[0;32m   / __ \/   | / ___/ ___/[0m
[0;32m  / /_/ / /| | \__ \__  [0m
[0;32m / ____/ ___ |___/ /__/ / [0m
[0;32m/_/   /_/  |_/____/____/  [0m

Simulation Succeeded!
