
         Lattice Mapping Report File for Design Module 'topgeneric01'


Design Information
------------------

Command line:   map -a MachXO3L -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial
     generic01_generic01.ngd -o generic01_generic01_map.ncd -pr
     generic01_generic01.prf -mp generic01_generic01.mrp -lpf C:/Users/lu_he/Doc
     uments/proyect/generics/generic01/generic01/generic01_generic01_synplify.lp
     f -lpf C:/Users/lu_he/Documents/proyect/generics/generic01/generic01.lpf -c
     0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO3L-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00a,  version:  Diamond (64-bit) 3.5.0.102
Mapped on:  05/26/16  13:16:49

Design Summary
--------------

   Number of registers:    115 out of  7485 (2%)
      PFU registers:          107 out of  6864 (2%)
      PIO registers:            8 out of   621 (1%)
   Number of SLICEs:       114 out of  3432 (3%)
      SLICEs as Logic/ROM:    114 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        213 out of  6864 (3%)
      Number of logic LUTs:      191
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:     11 (22 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 37 + 4(JTAG) out of 207 (20%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net G01/OS00/soscout0: 79 loads, 0 rising, 79 falling (Driver:
     G01/OS00/OSCInst0 )

                                    Page 1




Design:  topgeneric01                                  Date:  05/26/16  13:16:49

Design Summary (cont)
---------------------
   Number of Clock Enables:  10
     Net outuc_cnv[0]: 8 loads, 0 LSLICEs
     Net un1_outdiv_0_sqmuxa_1_i_0_RNI6L5Q: 29 loads, 29 LSLICEs
     Net G02/aux_RNI6R0B1: 4 loads, 4 LSLICEs
     Net G03/aux_RNIS9PU1: 4 loads, 4 LSLICEs
     Net G04/aux_RNITDV22: 4 loads, 4 LSLICEs
     Net G04/outnor_1ce[3]: 2 loads, 2 LSLICEs
     Net G05/aux_RNIUH5N1: 4 loads, 4 LSLICEs
     Net G06/outxor_1ce[0]: 4 loads, 4 LSLICEs
     Net G07/outxnor_1ce[0]: 4 loads, 4 LSLICEs
     Net G08/outnot_1ce[0]: 4 loads, 4 LSLICEs
   Number of LSRs:  1
     Net G01/OS01/un1_outdiv37_2_0_a3_RNIRELR: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net un1_outdiv_0_sqmuxa_1_i_0_RNI6L5Q: 37 loads
     Net codop0_c[1]: 24 loads
     Net codop0_c[0]: 23 loads
     Net codop0_c[2]: 12 loads
     Net codop0_c[3]: 12 loads
     Net codop0_c[4]: 12 loads
     Net soutFlag0_c: 12 loads
     Net G01/OS01/un1_outdiv37_2_0_a3_RNIRELR: 11 loads
     Net G02/outa_cl[7]: 9 loads
     Net G03.outo_cl[7]: 9 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| sinFlag0            | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outg0[7]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[6]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[5]            | OUTPUT    | LVCMOS25  | OUT        |

                                    Page 2




Design:  topgeneric01                                  Date:  05/26/16  13:16:49

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outg0[4]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[3]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[2]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[1]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[0]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| portB0[7]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portB0[6]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portB0[5]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portB0[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portB0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portB0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portB0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portB0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portA0[7]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portA0[6]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portA0[5]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portA0[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portA0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portA0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portA0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portA0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| enable0             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codop0[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codop0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codop0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codop0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codop0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soutFlag0           | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  topgeneric01                                  Date:  05/26/16  13:16:49

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block G01/OS01/VCC undriven or does not drive anything - clipped.
Block G09/GND undriven or does not drive anything - clipped.
Block G09/VCC undriven or does not drive anything - clipped.
Block G08/GND undriven or does not drive anything - clipped.
Block G08/VCC undriven or does not drive anything - clipped.
Block G07/GND undriven or does not drive anything - clipped.
Block G07/VCC undriven or does not drive anything - clipped.
Block G06/GND undriven or does not drive anything - clipped.
Block G06/VCC undriven or does not drive anything - clipped.
Block G05/GND undriven or does not drive anything - clipped.
Block G05/VCC undriven or does not drive anything - clipped.
Block G04/GND undriven or does not drive anything - clipped.
Block G04/VCC undriven or does not drive anything - clipped.
Block G03/GND undriven or does not drive anything - clipped.
Block G03/VCC undriven or does not drive anything - clipped.
Block G02/GND undriven or does not drive anything - clipped.
Block G02/VCC undriven or does not drive anything - clipped.
Signal clk0gen was merged into signal G01/OS00/soscout0
Signal G01/OS00/GND undriven or does not drive anything - clipped.
Signal G01/OS01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal G01/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal G01/OS01/un1_sdiv_1_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal G01/OS01/un1_sdiv_1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal G01/OS01/N_1 undriven or does not drive anything - clipped.
Block G01/OS00/osc_int_inferred_clock_RNIEKS3 was optimized away.
Block G01/OS00/GND was optimized away.
Block G01/OS01/GND was optimized away.

Memory Usage
------------


     





                                    Page 4




Design:  topgeneric01                                  Date:  05/26/16  13:16:49

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                G01/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     G01/OS00/soscout0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: G01/OS00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        




































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights
     reserved.
