Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Tue Nov 29 23:31:18 2022
| Host             : Jusen running 64-bit major release  (build 9200)
| Command          : report_power -file mainDesign_power_routed.rpt -pb mainDesign_power_summary_routed.pb -rpx mainDesign_power_routed.rpx
| Design           : mainDesign
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 57.445 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 56.628                           |
| Device Static (W)        | 0.816                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    10.955 |     1306 |       --- |             --- |
|   LUT as Logic           |     9.919 |      796 |     63400 |            1.26 |
|   LUT as Distributed RAM |     0.682 |       44 |     19000 |            0.23 |
|   F7/F8 Muxes            |     0.172 |       89 |     63400 |            0.14 |
|   CARRY4                 |     0.118 |       25 |     15850 |            0.16 |
|   Register               |     0.052 |      129 |    126800 |            0.10 |
|   BUFG                   |     0.012 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       15 |       --- |             --- |
| Signals                  |    13.619 |     1006 |       --- |             --- |
| Block RAM                |     3.615 |       32 |       135 |           23.70 |
| I/O                      |    28.439 |       19 |       210 |            9.05 |
| Static Power             |     0.816 |          |           |                 |
| Total                    |    57.445 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    28.450 |      27.877 |      0.572 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.135 |       1.042 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     8.051 |       8.047 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.347 |       0.319 |      0.028 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| mainDesign                      |    56.628 |
|   DISPLAY_CLK                   |     0.041 |
|   datamem                       |     4.614 |
|     mymem                       |     4.614 |
|   instructions                  |    12.337 |
|   mycpu                         |    10.615 |
|     myALU                       |     0.500 |
|       i1                        |     0.500 |
|     myregfile                   |     1.831 |
|       regs_reg_r1_0_31_0_5      |     0.136 |
|       regs_reg_r1_0_31_12_17    |     0.126 |
|       regs_reg_r1_0_31_18_23    |     0.128 |
|       regs_reg_r1_0_31_24_29    |     0.128 |
|       regs_reg_r1_0_31_30_31    |     0.037 |
|       regs_reg_r1_0_31_30_31__0 |     0.037 |
|       regs_reg_r1_0_31_6_11     |     0.133 |
|       regs_reg_r2_0_31_0_5      |     0.164 |
|       regs_reg_r2_0_31_12_17    |     0.118 |
|       regs_reg_r2_0_31_18_23    |     0.121 |
|       regs_reg_r2_0_31_24_29    |     0.102 |
|       regs_reg_r2_0_31_30_31    |     0.029 |
|       regs_reg_r2_0_31_30_31__0 |     0.030 |
|       regs_reg_r2_0_31_6_11     |     0.152 |
|     pc_register                 |     5.291 |
+---------------------------------+-----------+


