 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : fir_filter_16_tap
Version: V-2023.12-SP4
Date   : Wed Apr 16 14:46:41 2025
****************************************
Wire Load Model Mode: top

  Startpoint: x_in[0] (input port clocked by clock)
  Endpoint: tap0_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter_16_tap  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  input external delay                                    1.00       1.00 f    
  x_in[0] (in)                                            0.00       1.00 f    
  tap0_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_1)                 0.00       1.00 f    0.88
  data arrival time                                                  1.00      

  clock clock (rise edge)                                 0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  tap0_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_1)                0.00       0.00 r    
  library hold time                                       0.02       0.02      
  data required time                                                 0.02      
  ------------------------------------------------------------------------------------
  data required time                                                 0.02      
  data arrival time                                                 -1.00      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.98      


  Startpoint: y_out_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_out[0] (output port clocked by clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter_16_tap  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  y_out_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_1)               0.00       0.00 r    0.88
  y_out_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_1)                0.09       0.09 f    0.88
  y_out[0] (out)                                          0.00       0.09 f    
  data arrival time                                                  0.09      

  clock clock (rise edge)                                 0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  output external delay                                  -1.00      -1.00      
  data required time                                                -1.00      
  ------------------------------------------------------------------------------------
  data required time                                                -1.00      
  data arrival time                                                 -0.09      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        1.09      


  Startpoint: tap1_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: tap2_reg[1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter_16_tap  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  tap1_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_1)                0.00       0.00 r    0.88
  tap1_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_1)                 0.12       0.12 f    0.88
  tap2_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_1)                 0.00       0.12 f    0.88
  data arrival time                                                  0.12      

  clock clock (rise edge)                                 0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  tap2_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_1)                0.00       0.00 r    
  library hold time                                      -0.02      -0.02      
  data required time                                                -0.02      
  ------------------------------------------------------------------------------------
  data required time                                                -0.02      
  data arrival time                                                 -0.12      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.14      


1
