# 16-bit CPU RTL Design & Data Processing ğŸ’»

##  Project Overview
ë³¸ í”„ë¡œì íŠ¸ëŠ” Verilogë¥¼ í™œìš©í•˜ì—¬ 16-bit CPUë¥¼ RTL ë‹¨ê³„ì—ì„œ ì„¤ê³„í•˜ê³ , ì‹œë®¬ë ˆì´ì…˜ì„ í†µí•´ ë™ì‘ì„ ê²€ì¦í•œ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤. ì»¤ìŠ¤í…€ ëª…ë ¹ì–´ ì„¸íŠ¸(ISA)ë¥¼ ê¸°ë°˜ìœ¼ë¡œ ë™ì‘í•˜ëŠ” CPU DUTë¥¼ êµ¬í˜„í•˜ì˜€ìœ¼ë©°, SRAMì— ì €ì¥ëœ 10ê°œì˜ í•™ìƒ ì„±ì  ë°ì´í„°ë¥¼ ì½ì–´ì™€ ì´í•©ì„ ê³„ì‚°í•˜ê³  ë©”ëª¨ë¦¬ì— ë‹¤ì‹œ ì €ì¥í•˜ëŠ” ì–´ì…ˆë¸”ë¦¬ í”„ë¡œê·¸ë¨ì„ êµ¬ë™í•©ë‹ˆë‹¤.

- **ì§„í–‰ ê¸°ê°„**: 2025. 03 ~ 2025. 04
- **ì‚¬ìš© ê¸°ìˆ **: Verilog, RTL Simulation (Xcelium ë“± EDA Tool í™œìš© ê°€ëŠ¥)
- **ì£¼ìš” ëª©í‘œ**: 
- Memory-Reference ë° Register-Reference ëª…ë ¹ì–´ ì„¸íŠ¸ì˜ ì™„ë²½í•œ RTL êµ¬í˜„
- SRAM ë©”ëª¨ë¦¬ ë§µ êµ¬ì„± ë° Testbenchë¥¼ í†µí•œ Memory Dump í™˜ê²½ êµ¬ì¶•
- ì‹œë®¬ë ˆì´ì…˜ ì¢…ë£Œ í›„ ì—°ì‚° ê²°ê³¼ë¥¼ `result.dat` íŒŒì¼ë¡œ ì¶”ì¶œí•˜ì—¬ ë™ì‘ ê²€ì¦

---

##  Architecture & Memory Map

### Memory Map (SRAM)
| Address (Decimal) | Content | Description |
| :--- | :--- | :--- |
| `0 ~ ` | **Instruction Code** | ì„±ì  í•©ì‚°ì„ ìˆ˜í–‰í•˜ëŠ” Assembly Codeë¥¼ Binaryë¡œ ë³€í™˜í•˜ì—¬ ë¡œë“œ |
| `99` | **Final Result** | ìµœì¢… ì„±ì  í•©ì‚° ê²°ê³¼ê°€ ì €ì¥ë˜ëŠ” ì£¼ì†Œ |
| `100 ~ 109` | **Data (Scores)** | í•™ìƒ 10ëª…ì˜ ì„±ì  ë°ì´í„° (e.g., 77, 100, 66, ... 90) |

**1. Memory-Reference Instructions**
* `AND` (0xxx / 8xxx): AND memory word to AC
* `ADD` (1xxx / 9xxx): Add memory word to AC
* `LDA` (2xxx / Axxx): Load memory word to AC
* `STA` (3xxx / Bxxx): Store content of AC in memory
* `BUN` (4xxx / Cxxx): Branch unconditionally
* `BSA` (5xxx / Dxxx): Branch and save return address
* `ISZ` (6xxx / Exxx): Increment and skip if zero

**2. Register-Reference Instructions**
* `CLA` (7800): Clear AC
* `CLE` (7400): Clear E
* `CMA` (7200): Complement AC
* `LDC` (71xx): Load xxx to AC (Immediate Load)
* `CIR` (7080): Circulate right AC and E
* `CIL` (7040): Circulate left AC and E
* `INC` (7020): Increment AC
* `SPA` (7010): Skip next instruction if AC positive
* `SNA` (7008): Skip next instruction if AC negative
* `SZA` (7004): Skip next instruction if AC Zero
* `SZE` (7002): Skip next instruction if E is 0
* `MOV` (7001): Copy AC data to DR