// Seed: 4068024427
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wand  id_0,
    input  tri   id_1,
    output tri0  id_2,
    output uwire id_3,
    output logic id_4,
    input  tri0  id_5,
    input  wor   id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8
  );
  tri0 id_9 = 1'b0 - 1'b0;
  wire id_10, id_11;
  assign id_3 = id_1 ? id_6 : id_6;
  always @(posedge id_1) begin
    id_4 <= 1;
  end
  wire id_12;
  assign id_8 = id_11;
endmodule
