#Build: Fabric Compiler 2023.2-SP1, Build 147282, Jun 03 13:26 2024
#Install: D:\Pango\PDS_2023.2-SP1\bin
#Application name: pds_shell.exe
#OS: Windows 11 10.0.22631
#Hostname: WORK_BOIKOV
Generated by Fabric Compiler (version 2023.2-SP1 build 147282) at Mon Jun 10 14:36:06 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
place strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 4)] Port sfp_1_tx_dis has been placed at location V19, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 5)] Port txd has been placed at location P22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 6)] Port xge_rx_data_err has been placed at location J24, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 7)] Port xgmii_tx_ready has been placed at location J22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 14)] Port rxd has been placed at location P21, whose type is share pin.
C: ConstraintEditor-2001: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 15)] Object 'sfp_1_loss' is dangling, which has no connection. it will be ignored.
C: ConstraintEditor-2012: The U_HSSTHP_COMMON of HSSTHP_664_918 have a top priority when you constraints HSSTHP. Please check your constraint file.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_p' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_p' unspecified I/O constraint.
Found 0 error(s), 2 critical warning(s), 11 warning(s), out of 15 constraint(s)
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
Elaborate the liberty model.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Write file layers.txt end
Placement Logic Optimization "Enable".
LUT6D Packing Strategy "3".
Collected 4470 lut, soft packing 2208.
Mapping instance GRS_INST/grs_ccs to CCS_87_622.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_618.
Phase 1.1 Base clock placement started.
Mapping instance LinkMain/CLKBUFX_u1/clkbufc_inst to HCKB_357_2016.
Mapping instance LinkMain/CLKBUFX_u0/clkbufc_inst to HCKB_357_2017.
Mapping instance LinkMain/CLKBUFG_u/gopclkbufg to USCM_359_930.
Mapping instance Debug/u_gpll/gpll_inst to GPLL_7_769.
Mapping instance clkbufg_3/gopclkbufg to USCM_359_882.
Mapping instance Pll_50mhz/u_gpll/gpll_inst to GPLL_7_463.
Mapping instance clkbufg_5/gopclkbufg to USCM_359_885.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_618 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_359_888.
Base clock placement takes 0.02 sec.

Design Utilization : 4%.
Phase 1.2 1st GP placement started.
[GP] Placement Decongestion Mode 1.
[GP] Recovery Analysis in GP "Disable".
Init coarse delay table.
Read place coarse delay table takes 0.03 sec.
Build SRB system takes 0.09 sec.
[GP] Init timing API takes 6.93 sec.
[GP] Init GP graph takes 7.64 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 441.30825615 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 1750452.66, average node move: 202.34
[GP] SA handle 1 clusters.
[GP] SA init_cost=582847.571429 final_cost=529861.428571 final_cost/init_cost=0.909091 occupied region_num=1
[GP] SA Optimize take time: 0.001000 sec.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 66132, net size: 12541
[GP] Design graph total memory: 235.65936470 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.304 secs: WL=12071.49 OF=0.962004
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 1.130 secs: WL=17439.89 OF=0.927490
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 1.141 secs: WL=19318.94 OF=0.902795
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 1.141 secs: WL=20785.39 OF=0.877321
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 1.122 secs: WL=22438.75 OF=0.842759
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 1.129 secs: WL=23963.00 OF=0.785263
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 1.139 secs: WL=25339.61 OF=0.722148
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 1.131 secs: WL=26834.91 OF=0.668524
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 1.125 secs: WL=28796.31 OF=0.622497
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 1.136 secs: WL=30952.12 OF=0.567443
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 1.138 secs: WL=32998.67 OF=0.501937
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 1.130 secs: WL=34854.33 OF=0.436453
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 12 take 1.125 secs: WL=36186.23 OF=0.373265
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 13 take 1.121 secs: WL=37394.15 OF=0.311565
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 14 take 1.097 secs: WL=38254.27 OF=0.249789
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 15 take 1.110 secs: WL=39358.41 OF=0.193446
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 16 take 1.119 secs: WL=41542.90 OF=0.149774
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 17 take 1.271 secs: WL=43350.36 OF=0.114292
[GP] Best WL=44105.500327 OF=0.084367, take 20.079000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 462272.93, average node move: 53.44
[GP] Placer use memory: 42.14460373 MB
[GP] GP graph memory: 454.94522572 MB
Wirelength after clock region global placement is 43702 and checksum is EC01CA82301BA732.
1st GP placement takes 3.34 sec.

Wirelength after Pre Global Placement is 43702 and checksum is EC01CA82301BA732.
Pre global placement takes 3.42 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Debug/u_buf1/opit_2 on IOLHR_16_1692.
Placed fixed group with base inst LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadp on SPAD_663_1837.
Placed fixed group with base inst fan_obuf/opit_1 on IOLHR_16_6.
Placed fixed group with base inst fpga_rst_n_ibuf/opit_1 on IOLHR_16_786.
Placed fixed group with base inst i_clk_50_ibuf/opit_1 on IOLHR_16_774.
Placed fixed group with base inst rxd_ibuf/opit_1 on IOLHR_16_954.
Placed fixed group with base inst sfp_1_tx_dis_obuf/opit_1 on IOLHR_16_684.
Placed fixed group with base inst txd_obuf/opit_1 on IOLHR_16_948.
Placed fixed group with base inst xge_rx_data_err_obuf/opit_1 on IOLHR_16_1206.
Placed fixed group with base inst xgmii_tx_ready_obuf/opit_1 on IOLHR_16_1158.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane on HSSTHP_664_1836.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL/gatehsst_hpll on HSSTHP_664_1836.
Placed fixed instance Debug/u_gpll/gpll_inst on GPLL_7_769.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_622.
Placed fixed instance LinkMain/CLKBUFG_u/gopclkbufg on USCM_359_930.
Placed fixed instance LinkMain/CLKBUFX_u0/clkbufc_inst on HCKB_357_2017.
Placed fixed instance LinkMain/CLKBUFX_u1/clkbufc_inst on HCKB_357_2016.
Placed fixed instance Pll_50mhz/u_gpll/gpll_inst on GPLL_7_463.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_359_882.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_359_888.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_359_885.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_618.
Placed fixed instance BKCL_auto_0 on BKCL_1_1564.
Placed fixed instance BKCL_auto_1 on BKCL_1_952.
Placed fixed instance BKCL_auto_2 on BKCL_1_646.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
DRC Placement Start.
DRC final successful.
DRC Placement Process takes 0.02 sec.
DRC Placement End.
DRCP end, takes 0.021 secs.
Process placement takes 0.03 sec.

Phase 2.3 IO placement started.
The average distance in IO place is 0.500000.
IO placement takes 0.00 sec.

Phase 2.4 Post Process placement started.
Post Process placement takes 0.00 sec.

Planning Before Place "Enable".
PBM start.
First map gop timing takes 0.00 sec
PBM of GP end, takes 0.03 sec.
Design Utilization : 4%.
Phase 2.5 2nd GP placement started.
Wirelength before global placement is 43702 and checksum is 5629E1F956F162B4.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.44 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 449.28562641 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 320518.11, average node move: 37.06
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 65925, net size: 12541
[GP] Design graph total memory: 242.11921787 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.278 secs: WL=17002.31 OF=0.930003
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 1.074 secs: WL=20732.77 OF=0.874649
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 1.091 secs: WL=22362.09 OF=0.838506
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 1.089 secs: WL=23166.26 OF=0.804686
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 1.072 secs: WL=24065.48 OF=0.771217
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 1.096 secs: WL=25182.61 OF=0.738980
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 1.084 secs: WL=26710.42 OF=0.701677
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 1.094 secs: WL=28457.67 OF=0.657685
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 1.089 secs: WL=30872.25 OF=0.594239
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 1.075 secs: WL=33430.04 OF=0.528292
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 1.118 secs: WL=35682.12 OF=0.468902
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 1.120 secs: WL=36809.33 OF=0.400975
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 12 take 1.117 secs: WL=37785.38 OF=0.333976
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 13 take 1.135 secs: WL=38957.50 OF=0.272189
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 14 take 1.095 secs: WL=40681.76 OF=0.213019
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 15 take 1.124 secs: WL=41882.44 OF=0.157922
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 16 take 1.260 secs: WL=43980.41 OF=0.114570
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 17 take 0.913 secs: WL=44433.51 OF=0.088074
[GP] Best WL=44499.680869 OF=0.083162, take 18.815000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 76806.89, average node move: 8.88
[GP] Placer use memory: 51.42650223 MB
[GP] GP graph memory: 455.46500874 MB
2nd GP placement takes 2.84 sec.

Wirelength after global placement is 44083 and checksum is EC11C99A7B615518.
Global placement takes 2.94 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Early Place Macro "Global".
Auto Dispose Macro Object "Enable".
Wirelength after macro cell placement is 44083 and checksum is B56A7A3F2919D605.
Macro cell placement takes 0.00 sec.

PBM start.
PBM of PostGP end, takes 0.00 sec.
Design Utilization : 4%.
Phase 3.2 3rd GP placement started.
Wirelength before post global placement is 44083 and checksum is B56A7A3F2919D605.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.44 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 448.77086735 MB
[GP] Read position from netlist take 0 msec
[GP] Place thread size: 4
[GP] Node size: 65898, net size: 12540
[GP] Design graph total memory: 241.60445881 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.414 secs: WL=45021.66 OF=0.085600
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 0.913 secs: WL=43498.18 OF=0.110495
[GP] Best WL=44006.980600 OF=0.094420, take 1.450000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 4707.62, average node move: 0.55
[GP] Placer use memory: 47.58126450 MB
[GP] GP graph memory: 454.95018101 MB
3rd GP placement takes 0.20 sec.

Wirelength after post global placement is 43648 and checksum is AA5778D587B6C3EC.
I: Soft packing 2235 LUT6D, real packing 2236(100.04%) LUT6D.
The total number of packing LUT6D is 2236.
Worst slack after packing LUT6D is 1492.
Wirelength after packing LUT6D is 43650 and checksum is 1880D92B567F1D88.
Packing LUT6D takes 0.06 sec.
Post global placement takes 0.30 sec.

Optimize timing started.
Start lp timing optimize, WNS: 1492, TNS: 0.
End lp timing optimize, WNS: 1492, TNS: 0.
Timing driven place optimize takes 0.03 sec.
Wirelength after timing drive place optimize is 43650 and checksum is 1880D92B567F1D88.
Phase 4 Legalization started.
The average distance in LP is 0.319988.
Wirelength after legalization is 48714 and checksum is B3395841C6D81A56.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Design Cells Duplication "Enable".
Recovery Analysis in RP "Disable".
Worst slack before Replication Place is 1357, TNS before Replication Place is 0. 
Replication placement takes 0.03 sec.

Wirelength after replication placement is 48714 and checksum is B3395841C6D81A56.
Recovery Analysis in DP "Disable".
RefinePlacement Mode "Swap".
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 1357, TNS before detailed placement is 0. 
RefinePlacement Iteration "20".
Worst slack after detailed placement is 1357, TNS after detailed placement is 0. 
Swapping placement takes 0.05 sec.

Wirelength after detailed placement is 48714 and checksum is B3395841C6D81A56.
Timing-driven detailed placement takes 0.08 sec.

Worst slack is 1357, TNS after placement is 0.

Congestion analysis started.
Congestion analysis takes 0.00 sec.



Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 840           | 0                  
| Use of BKCL                 | 4        | 7             | 58                 
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 1737     | 42050         | 5                  
|   FF                        | 7577     | 336400        | 3                  
|   LUT                       | 4210     | 168200        | 3                  
|   LUT-FF pairs              | 2502     | 168200        | 2                  
|   LUT-CONST                 | 0        | 168200        | 0                  
| Use of CLMS                 | 696      | 18850         | 4                  
|   FF                        | 3021     | 150800        | 3                  
|   LUT                       | 1673     | 75400         | 3                  
|   LUT-FF pairs              | 1057     | 75400         | 2                  
|   LUT-CONST                 | 0        | 75400         | 0                  
|   Distributed RAM           | 43       | 75400         | 1                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 8        | 480           | 2                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 2        | 10            | 20                 
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 0        | 36600         | 0                  
| Use of HCKB                 | 2        | 168           | 2                  
|  HCKB dataused              | 2        | 168           | 2                  
|  HCKB-BYPASS                | 0        | 168           | 0                  
| Use of HSSTHP               | 1        | 4             | 25                 
|   HSST_LANE                 | 1        | 16            | 7                  
|   HSST_PLL                  | 1        | 4             | 25                 
| Use of HSSTHP_BUFDS         | 1        | 8             | 13                 
| Use of IO                   | 12       | 500           | 3                  
|   IOBD                      | 5        | 168           | 3                  
|   IOBDHP                    | 0        | 72            | 0                  
|   IOBS                      | 5        | 182           | 3                  
|   IOBSHP                    | 2        | 78            | 3                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOLHP                | 2        | 150           | 2                  
| Use of IOLHP_FIFO           | 0        | 12            | 0                  
|  IOLHP_FIFO-BYPASS          | 0        | 12            | 0                  
| Use of IOLHR                | 9        | 350           | 3                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
|  RCKB-BYPASS                | 0        | 40            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SPAD                 | 2        | 16            | 13                 
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 4        | 32            | 13                 
|  USCM dataused              | 1        | 32            | 4                  
|  USCM-BYPASS                | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Action place: Export DB successfully.
Placement done.
Total placement takes 7.03 sec.
Finished placement.
Design 'Main' has been placed successfully.
Action place: Real time elapsed is 0h:1m:18s
Action place: CPU time elapsed is 0h:0m:7s
Action place: Process CPU time elapsed is 0h:0m:23s
Action place: Peak memory pool usage is 3,211 MB

Current time: Mon Jun 10 14:37:22 2024
