--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Application\XILINX\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/work/serio-pj/hw/camera/ise/camera/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3391 - Timing constraint TIMEGRP "CAM_INPUTS" OFFSET = IN 30 ns 
   BEFORE COMP "xipCAM_PCLK" "RISING"; does not specify a data valid duration 
   and will not be hold checked. To enable hold checking on this offset 
   constraint please specify a data valid duration using the VALID <duration> 
   option.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_reset_div2clk1 = PERIOD TIMEGRP "clk_reset/div2clk1" 
25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4447 paths analyzed, 571 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.826ns.
--------------------------------------------------------------------------------

Paths for end point seg_ctrl/char2_0 (SLICE_X34Y24.G1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_8 (FF)
  Destination:          seg_ctrl/char2_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.824ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_8 to seg_ctrl/char2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<8>
                                                       dump_sequencer/s1_Addr_8
    SLICE_X21Y22.F4      net (fanout=5)        1.468   dump_sequencer/s1_Addr<8>
    SLICE_X21Y22.COUT    Topcyf                1.027   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_lut<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.Y       Tciny                 0.923   rest<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<10>
                                                       dump_sequencer/Msub_sub_Madd_xor<11>
    SLICE_X30Y23.F4      net (fanout=1)        1.800   rest<9>
    SLICE_X30Y23.X       Tilo                  0.608   seg_ctrl/hex<9>14
                                                       seg_ctrl/hex<9>14
    SLICE_X33Y23.G4      net (fanout=1)        0.369   seg_ctrl/hex<9>14
    SLICE_X33Y23.Y       Tilo                  0.551   seg_ctrl/char2<2>
                                                       seg_ctrl/hex<9>39
    SLICE_X34Y24.G1      net (fanout=7)        1.668   seg_ctrl/hex<9>
    SLICE_X34Y24.CLK     Tgck                  0.690   seg_ctrl/char2<3>
                                                       seg_ctrl/Mrom_val2seg_3_val2seg11
                                                       seg_ctrl/char2_0
    -------------------------------------------------  ---------------------------
    Total                                      9.824ns (4.519ns logic, 5.305ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_1 (FF)
  Destination:          seg_ctrl/char2_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.717ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_1 to seg_ctrl/char2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_1
    SLICE_X21Y18.G3      net (fanout=5)        0.837   dump_sequencer/s1_Addr<1>
    SLICE_X21Y18.COUT    Topcyg                1.039   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<1>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.COUT    Tbyp                  0.128   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.COUT    Tbyp                  0.128   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.COUT    Tbyp                  0.128   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X21Y22.COUT    Tbyp                  0.128   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.Y       Tciny                 0.923   rest<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<10>
                                                       dump_sequencer/Msub_sub_Madd_xor<11>
    SLICE_X30Y23.F4      net (fanout=1)        1.800   rest<9>
    SLICE_X30Y23.X       Tilo                  0.608   seg_ctrl/hex<9>14
                                                       seg_ctrl/hex<9>14
    SLICE_X33Y23.G4      net (fanout=1)        0.369   seg_ctrl/hex<9>14
    SLICE_X33Y23.Y       Tilo                  0.551   seg_ctrl/char2<2>
                                                       seg_ctrl/hex<9>39
    SLICE_X34Y24.G1      net (fanout=7)        1.668   seg_ctrl/hex<9>
    SLICE_X34Y24.CLK     Tgck                  0.690   seg_ctrl/char2<3>
                                                       seg_ctrl/Mrom_val2seg_3_val2seg11
                                                       seg_ctrl/char2_0
    -------------------------------------------------  ---------------------------
    Total                                      9.717ns (5.043ns logic, 4.674ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_0 (FF)
  Destination:          seg_ctrl/char2_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.517ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_0 to seg_ctrl/char2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_0
    SLICE_X21Y18.F2      net (fanout=5)        0.649   dump_sequencer/s1_Addr<0>
    SLICE_X21Y18.COUT    Topcyf                1.027   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.COUT    Tbyp                  0.128   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.COUT    Tbyp                  0.128   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.COUT    Tbyp                  0.128   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X21Y22.COUT    Tbyp                  0.128   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.Y       Tciny                 0.923   rest<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<10>
                                                       dump_sequencer/Msub_sub_Madd_xor<11>
    SLICE_X30Y23.F4      net (fanout=1)        1.800   rest<9>
    SLICE_X30Y23.X       Tilo                  0.608   seg_ctrl/hex<9>14
                                                       seg_ctrl/hex<9>14
    SLICE_X33Y23.G4      net (fanout=1)        0.369   seg_ctrl/hex<9>14
    SLICE_X33Y23.Y       Tilo                  0.551   seg_ctrl/char2<2>
                                                       seg_ctrl/hex<9>39
    SLICE_X34Y24.G1      net (fanout=7)        1.668   seg_ctrl/hex<9>
    SLICE_X34Y24.CLK     Tgck                  0.690   seg_ctrl/char2<3>
                                                       seg_ctrl/Mrom_val2seg_3_val2seg11
                                                       seg_ctrl/char2_0
    -------------------------------------------------  ---------------------------
    Total                                      9.517ns (5.031ns logic, 4.486ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point seg_ctrl/char1_1 (SLICE_X32Y22.F1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_1 (FF)
  Destination:          seg_ctrl/char1_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.824ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_1 to seg_ctrl/char1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_1
    SLICE_X21Y18.G3      net (fanout=5)        0.837   dump_sequencer/s1_Addr<1>
    SLICE_X21Y18.COUT    Topcyg                1.039   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<1>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.COUT    Tbyp                  0.128   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.COUT    Tbyp                  0.128   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.Y       Tciny                 0.923   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<7>
    SLICE_X30Y20.F4      net (fanout=1)        1.748   rest<5>
    SLICE_X30Y20.X       Tilo                  0.608   seg_ctrl/hex<5>14
                                                       seg_ctrl/hex<5>14
    SLICE_X35Y23.G2      net (fanout=1)        1.775   seg_ctrl/hex<5>14
    SLICE_X35Y23.Y       Tilo                  0.551   seg_ctrl/char1<2>
                                                       seg_ctrl/hex<5>39
    SLICE_X32Y22.F1      net (fanout=7)        0.677   seg_ctrl/hex<5>
    SLICE_X32Y22.CLK     Tfck                  0.690   seg_ctrl/char1<1>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg111
                                                       seg_ctrl/char1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.824ns (4.787ns logic, 5.037ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_0 (FF)
  Destination:          seg_ctrl/char1_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.624ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_0 to seg_ctrl/char1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_0
    SLICE_X21Y18.F2      net (fanout=5)        0.649   dump_sequencer/s1_Addr<0>
    SLICE_X21Y18.COUT    Topcyf                1.027   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.COUT    Tbyp                  0.128   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.COUT    Tbyp                  0.128   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.Y       Tciny                 0.923   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<7>
    SLICE_X30Y20.F4      net (fanout=1)        1.748   rest<5>
    SLICE_X30Y20.X       Tilo                  0.608   seg_ctrl/hex<5>14
                                                       seg_ctrl/hex<5>14
    SLICE_X35Y23.G2      net (fanout=1)        1.775   seg_ctrl/hex<5>14
    SLICE_X35Y23.Y       Tilo                  0.551   seg_ctrl/char1<2>
                                                       seg_ctrl/hex<5>39
    SLICE_X32Y22.F1      net (fanout=7)        0.677   seg_ctrl/hex<5>
    SLICE_X32Y22.CLK     Tfck                  0.690   seg_ctrl/char1<1>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg111
                                                       seg_ctrl/char1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.624ns (4.775ns logic, 4.849ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_3 (FF)
  Destination:          seg_ctrl/char1_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.576ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_3 to seg_ctrl/char1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.YQ      Tcko                  0.720   dump_sequencer/s1_Addr<2>
                                                       dump_sequencer/s1_Addr_3
    SLICE_X21Y19.G1      net (fanout=5)        0.717   dump_sequencer/s1_Addr<3>
    SLICE_X21Y19.COUT    Topcyg                1.039   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_lut<3>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.COUT    Tbyp                  0.128   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.Y       Tciny                 0.923   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<7>
    SLICE_X30Y20.F4      net (fanout=1)        1.748   rest<5>
    SLICE_X30Y20.X       Tilo                  0.608   seg_ctrl/hex<5>14
                                                       seg_ctrl/hex<5>14
    SLICE_X35Y23.G2      net (fanout=1)        1.775   seg_ctrl/hex<5>14
    SLICE_X35Y23.Y       Tilo                  0.551   seg_ctrl/char1<2>
                                                       seg_ctrl/hex<5>39
    SLICE_X32Y22.F1      net (fanout=7)        0.677   seg_ctrl/hex<5>
    SLICE_X32Y22.CLK     Tfck                  0.690   seg_ctrl/char1<1>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg111
                                                       seg_ctrl/char1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.576ns (4.659ns logic, 4.917ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point seg_ctrl/char2_3 (SLICE_X34Y24.F1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_8 (FF)
  Destination:          seg_ctrl/char2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.809ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_8 to seg_ctrl/char2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<8>
                                                       dump_sequencer/s1_Addr_8
    SLICE_X21Y22.F4      net (fanout=5)        1.468   dump_sequencer/s1_Addr<8>
    SLICE_X21Y22.COUT    Topcyf                1.027   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_lut<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.Y       Tciny                 0.923   rest<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<10>
                                                       dump_sequencer/Msub_sub_Madd_xor<11>
    SLICE_X30Y23.F4      net (fanout=1)        1.800   rest<9>
    SLICE_X30Y23.X       Tilo                  0.608   seg_ctrl/hex<9>14
                                                       seg_ctrl/hex<9>14
    SLICE_X33Y23.G4      net (fanout=1)        0.369   seg_ctrl/hex<9>14
    SLICE_X33Y23.Y       Tilo                  0.551   seg_ctrl/char2<2>
                                                       seg_ctrl/hex<9>39
    SLICE_X34Y24.F1      net (fanout=7)        1.653   seg_ctrl/hex<9>
    SLICE_X34Y24.CLK     Tfck                  0.690   seg_ctrl/char2<3>
                                                       seg_ctrl/Mrom_val2seg_3_val2seg31
                                                       seg_ctrl/char2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.809ns (4.519ns logic, 5.290ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_1 (FF)
  Destination:          seg_ctrl/char2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.702ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_1 to seg_ctrl/char2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_1
    SLICE_X21Y18.G3      net (fanout=5)        0.837   dump_sequencer/s1_Addr<1>
    SLICE_X21Y18.COUT    Topcyg                1.039   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<1>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.COUT    Tbyp                  0.128   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.COUT    Tbyp                  0.128   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.COUT    Tbyp                  0.128   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X21Y22.COUT    Tbyp                  0.128   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.Y       Tciny                 0.923   rest<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<10>
                                                       dump_sequencer/Msub_sub_Madd_xor<11>
    SLICE_X30Y23.F4      net (fanout=1)        1.800   rest<9>
    SLICE_X30Y23.X       Tilo                  0.608   seg_ctrl/hex<9>14
                                                       seg_ctrl/hex<9>14
    SLICE_X33Y23.G4      net (fanout=1)        0.369   seg_ctrl/hex<9>14
    SLICE_X33Y23.Y       Tilo                  0.551   seg_ctrl/char2<2>
                                                       seg_ctrl/hex<9>39
    SLICE_X34Y24.F1      net (fanout=7)        1.653   seg_ctrl/hex<9>
    SLICE_X34Y24.CLK     Tfck                  0.690   seg_ctrl/char2<3>
                                                       seg_ctrl/Mrom_val2seg_3_val2seg31
                                                       seg_ctrl/char2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.702ns (5.043ns logic, 4.659ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_0 (FF)
  Destination:          seg_ctrl/char2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.502ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_0 to seg_ctrl/char2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_0
    SLICE_X21Y18.F2      net (fanout=5)        0.649   dump_sequencer/s1_Addr<0>
    SLICE_X21Y18.COUT    Topcyf                1.027   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.COUT    Tbyp                  0.128   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.COUT    Tbyp                  0.128   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.COUT    Tbyp                  0.128   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X21Y22.COUT    Tbyp                  0.128   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<9>
    SLICE_X21Y23.Y       Tciny                 0.923   rest<8>
                                                       dump_sequencer/Msub_sub_Madd_cy<10>
                                                       dump_sequencer/Msub_sub_Madd_xor<11>
    SLICE_X30Y23.F4      net (fanout=1)        1.800   rest<9>
    SLICE_X30Y23.X       Tilo                  0.608   seg_ctrl/hex<9>14
                                                       seg_ctrl/hex<9>14
    SLICE_X33Y23.G4      net (fanout=1)        0.369   seg_ctrl/hex<9>14
    SLICE_X33Y23.Y       Tilo                  0.551   seg_ctrl/char2<2>
                                                       seg_ctrl/hex<9>39
    SLICE_X34Y24.F1      net (fanout=7)        1.653   seg_ctrl/hex<9>
    SLICE_X34Y24.CLK     Tfck                  0.690   seg_ctrl/char2<3>
                                                       seg_ctrl/Mrom_val2seg_3_val2seg31
                                                       seg_ctrl/char2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.502ns (5.031ns logic, 4.471ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_reset_div2clk1 = PERIOD TIMEGRP "clk_reset/div2clk1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_5 (SLICE_X32Y2.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_maddr_13 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 2)
  Clock Path Skew:      1.349ns (5.701 - 4.352)
  Source Clock:         clk_reset/div2clk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_maddr_13 to sccb_bridge/r_seq_sio_d_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y4.XQ       Tcko                  0.576   sccb_bridge/r_maddr<13>
                                                       sccb_bridge/r_maddr_13
    SLICE_X33Y3.F4       net (fanout=1)        0.596   sccb_bridge/r_maddr<13>
    SLICE_X33Y3.X        Tilo                  0.441   sccb_bridge/r_sccb_next<6>
                                                       sccb_bridge/r_seq_sio_d_mux0000<4>11
    SLICE_X32Y2.F4       net (fanout=4)        0.035   N111
    SLICE_X32Y2.CLK      Tckf        (-Th)    -0.106   sccb_bridge/r_seq_sio_d<5>
                                                       sccb_bridge/r_seq_sio_d_mux0000<5>1
                                                       sccb_bridge/r_seq_sio_d_5
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (1.123ns logic, 0.631ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_4 (SLICE_X32Y2.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_maddr_13 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.827ns (Levels of Logic = 2)
  Clock Path Skew:      1.349ns (5.701 - 4.352)
  Source Clock:         clk_reset/div2clk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_maddr_13 to sccb_bridge/r_seq_sio_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y4.XQ       Tcko                  0.576   sccb_bridge/r_maddr<13>
                                                       sccb_bridge/r_maddr_13
    SLICE_X33Y3.F4       net (fanout=1)        0.596   sccb_bridge/r_maddr<13>
    SLICE_X33Y3.X        Tilo                  0.441   sccb_bridge/r_sccb_next<6>
                                                       sccb_bridge/r_seq_sio_d_mux0000<4>11
    SLICE_X32Y2.G4       net (fanout=4)        0.108   N111
    SLICE_X32Y2.CLK      Tckg        (-Th)    -0.106   sccb_bridge/r_seq_sio_d<5>
                                                       sccb_bridge/r_seq_sio_d_mux0000<4>1
                                                       sccb_bridge/r_seq_sio_d_4
    -------------------------------------------------  ---------------------------
    Total                                      1.827ns (1.123ns logic, 0.704ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point dump_sequencer/send_data_1_7 (SLICE_X7Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dump_sequencer/data_buffer_2 (FF)
  Destination:          dump_sequencer/send_data_1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 40.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dump_sequencer/data_buffer_2 to dump_sequencer/send_data_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.YQ        Tcko                  0.576   dump_sequencer/data_buffer<3>
                                                       dump_sequencer/data_buffer_2
    SLICE_X7Y10.BX       net (fanout=1)        0.487   dump_sequencer/data_buffer<2>
    SLICE_X7Y10.CLK      Tckdi       (-Th)     0.283   dump_sequencer/send_data_1_7
                                                       dump_sequencer/send_data_1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.293ns logic, 0.487ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_reset_div2clk1 = PERIOD TIMEGRP "clk_reset/div2clk1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: dump_sequencer/s1_Addr<0>/SR
  Logical resource: dump_sequencer/s1_Addr_0/SR
  Location pin: SLICE_X19Y18.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: dump_sequencer/s1_Addr<0>/SR
  Logical resource: dump_sequencer/s1_Addr_0/SR
  Location pin: SLICE_X19Y18.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: dump_sequencer/s1_Addr<0>/SR
  Logical resource: dump_sequencer/s1_Addr_1/SR
  Location pin: SLICE_X19Y18.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP        
 "rsio_01a/i_TxClk/cgate01a/latched" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.479ns.
--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_state (SLICE_X15Y8.F4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_1 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (0.895 - 1.070)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_1 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.XQ       Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<1>
                                                       rsio_01a/rxtx_01a/r_shiftReg_1
    SLICE_X14Y11.G3      net (fanout=2)        1.080   rsio_01a/rxtx_01a/r_shiftReg<1>
    SLICE_X14Y11.Y       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state6
    SLICE_X14Y11.F3      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state6
    SLICE_X14Y11.X       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state11
    SLICE_X15Y8.F4       net (fanout=1)        0.640   rsio_01a/rxtx_01a/w_state11
    SLICE_X15Y8.CLK      Tfck                  0.633   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (2.569ns logic, 1.735ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_7 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.000 - 0.005)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_7 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.XQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<7>
                                                       rsio_01a/rxtx_01a/r_shiftReg_7
    SLICE_X14Y11.F2      net (fanout=2)        1.862   rsio_01a/rxtx_01a/r_shiftReg<7>
    SLICE_X14Y11.X       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state11
    SLICE_X15Y8.F4       net (fanout=1)        0.640   rsio_01a/rxtx_01a/w_state11
    SLICE_X15Y8.CLK      Tfck                  0.633   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (1.961ns logic, 2.502ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_2 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_2 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.YQ       Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<3>
                                                       rsio_01a/rxtx_01a/r_shiftReg_2
    SLICE_X14Y11.G1      net (fanout=2)        0.567   rsio_01a/rxtx_01a/r_shiftReg<2>
    SLICE_X14Y11.Y       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state6
    SLICE_X14Y11.F3      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state6
    SLICE_X14Y11.X       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state11
    SLICE_X15Y8.F4       net (fanout=1)        0.640   rsio_01a/rxtx_01a/w_state11
    SLICE_X15Y8.CLK      Tfck                  0.633   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (2.569ns logic, 1.222ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_state (SLICE_X15Y8.F2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_3 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_3 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.XQ       Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<3>
                                                       rsio_01a/rxtx_01a/r_shiftReg_3
    SLICE_X15Y8.G1       net (fanout=2)        0.686   rsio_01a/rxtx_01a/r_shiftReg<3>
    SLICE_X15Y8.Y        Tilo                  0.551   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state4
    SLICE_X15Y8.F2       net (fanout=1)        0.530   rsio_01a/rxtx_01a/w_state4
    SLICE_X15Y8.CLK      Tfck                  0.633   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (1.904ns logic, 1.216ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_4 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.974ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_4 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.YQ       Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<5>
                                                       rsio_01a/rxtx_01a/r_shiftReg_4
    SLICE_X15Y8.G2       net (fanout=2)        0.540   rsio_01a/rxtx_01a/r_shiftReg<4>
    SLICE_X15Y8.Y        Tilo                  0.551   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state4
    SLICE_X15Y8.F2       net (fanout=1)        0.530   rsio_01a/rxtx_01a/w_state4
    SLICE_X15Y8.CLK      Tfck                  0.633   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (1.904ns logic, 1.070ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_6 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.860ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.000 - 0.005)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_6 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.YQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<7>
                                                       rsio_01a/rxtx_01a/r_shiftReg_6
    SLICE_X15Y8.G3       net (fanout=2)        0.426   rsio_01a/rxtx_01a/r_shiftReg<6>
    SLICE_X15Y8.Y        Tilo                  0.551   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state4
    SLICE_X15Y8.F2       net (fanout=1)        0.530   rsio_01a/rxtx_01a/w_state4
    SLICE_X15Y8.CLK      Tfck                  0.633   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (1.904ns logic, 0.956ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_6 (SLICE_X14Y10.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_7 (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_7 to rsio_01a/rxtx_01a/r_shiftReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.XQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<7>
                                                       rsio_01a/rxtx_01a/r_shiftReg_7
    SLICE_X14Y10.G4      net (fanout=2)        1.461   rsio_01a/rxtx_01a/r_shiftReg<7>
    SLICE_X14Y10.CLK     Tgck                  0.690   rsio_01a/rxtx_01a/r_shiftReg<7>
                                                       rsio_01a/rxtx_01a/w_shiftReg<6>1
                                                       rsio_01a/rxtx_01a/r_shiftReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.410ns logic, 1.461ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        "rsio_01a/i_TxClk/cgate01a/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_0 (SLICE_X19Y8.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_1 (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         rsio_01a/w_TxClk rising at 40.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rsio_01a/rxtx_01a/r_shiftReg_1 to rsio_01a/rxtx_01a/r_shiftReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.XQ       Tcko                  0.576   rsio_01a/rxtx_01a/r_shiftReg<1>
                                                       rsio_01a/rxtx_01a/r_shiftReg_1
    SLICE_X19Y8.G3       net (fanout=2)        0.366   rsio_01a/rxtx_01a/r_shiftReg<1>
    SLICE_X19Y8.CLK      Tckg        (-Th)    -0.061   rsio_01a/rxtx_01a/r_shiftReg<1>
                                                       rsio_01a/rxtx_01a/w_shiftReg<0>1
                                                       rsio_01a/rxtx_01a/r_shiftReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.637ns logic, 0.366ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_5 (SLICE_X14Y9.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_6 (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.000 - 0.005)
  Source Clock:         rsio_01a/w_TxClk rising at 40.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rsio_01a/rxtx_01a/r_shiftReg_6 to rsio_01a/rxtx_01a/r_shiftReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.YQ      Tcko                  0.576   rsio_01a/rxtx_01a/r_shiftReg<7>
                                                       rsio_01a/rxtx_01a/r_shiftReg_6
    SLICE_X14Y9.F3       net (fanout=2)        0.345   rsio_01a/rxtx_01a/r_shiftReg<6>
    SLICE_X14Y9.CLK      Tckf        (-Th)    -0.106   rsio_01a/rxtx_01a/r_shiftReg<5>
                                                       rsio_01a/rxtx_01a/w_shiftReg<5>1
                                                       rsio_01a/rxtx_01a/r_shiftReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.682ns logic, 0.345ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_9 (SLICE_X15Y11.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsio_01a/rxtx_01a/r_state (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.005 - 0.000)
  Source Clock:         rsio_01a/w_TxClk rising at 40.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rsio_01a/rxtx_01a/r_state to rsio_01a/rxtx_01a/r_shiftReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.XQ       Tcko                  0.576   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/r_state
    SLICE_X15Y11.F3      net (fanout=22)       0.420   rsio_01a/rxtx_01a/r_state
    SLICE_X15Y11.CLK     Tckf        (-Th)    -0.061   rsio_01a/rxtx_01a/r_shiftReg<9>
                                                       rsio_01a/rxtx_01a/w_shiftReg_and00001
                                                       rsio_01a/rxtx_01a/r_shiftReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.637ns logic, 0.420ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        "rsio_01a/i_TxClk/cgate01a/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: rsio_01a/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: rsio_01a/rxtx_01a/r_shiftReg_1/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: rsio_01a/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: rsio_01a/rxtx_01a/r_shiftReg_1/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: rsio_01a/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: rsio_01a/rxtx_01a/r_shiftReg_0/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xipMCLK = PERIOD TIMEGRP "xipMCLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 31 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.358ns.
--------------------------------------------------------------------------------

Paths for end point main_sequencer/source_sel (SLICE_X12Y9.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/r_seq_state_FSM_FFd3 (FF)
  Destination:          main_sequencer/source_sel (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.435 - 0.436)
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/r_seq_state_FSM_FFd3 to main_sequencer/source_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.YQ       Tcko                  0.720   main_sequencer/r_seq_state_FSM_FFd3
                                                       main_sequencer/r_seq_state_FSM_FFd3
    SLICE_X21Y9.F4       net (fanout=10)       0.446   main_sequencer/r_seq_state_FSM_FFd3
    SLICE_X21Y9.X        Tilo                  0.551   main_sequencer/r_seq_state_FSM_FFd3
                                                       main_sequencer/r_seq_state_FSM_Out01
    SLICE_X12Y9.CE       net (fanout=1)        1.038   main_sequencer/r_seq_state_cmp_eq0000
    SLICE_X12Y9.CLK      Tceck                 0.602   main_sequencer/source_sel
                                                       main_sequencer/source_sel
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.873ns logic, 1.484ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/r_seq_state_FSM_FFd2 (FF)
  Destination:          main_sequencer/source_sel (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.435 - 0.436)
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/r_seq_state_FSM_FFd2 to main_sequencer/source_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.XQ      Tcko                  0.720   main_sequencer/r_seq_state_FSM_FFd2
                                                       main_sequencer/r_seq_state_FSM_FFd2
    SLICE_X21Y9.F3       net (fanout=11)       0.428   main_sequencer/r_seq_state_FSM_FFd2
    SLICE_X21Y9.X        Tilo                  0.551   main_sequencer/r_seq_state_FSM_FFd3
                                                       main_sequencer/r_seq_state_FSM_Out01
    SLICE_X12Y9.CE       net (fanout=1)        1.038   main_sequencer/r_seq_state_cmp_eq0000
    SLICE_X12Y9.CLK      Tceck                 0.602   main_sequencer/source_sel
                                                       main_sequencer/source_sel
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (1.873ns logic, 1.466ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point main_sequencer/r_seq_state_FSM_FFd1 (SLICE_X20Y10.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/syncd_dump_done/ff2_0 (FF)
  Destination:          main_sequencer/r_seq_state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.861ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/syncd_dump_done/ff2_0 to main_sequencer/r_seq_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.YQ      Tcko                  0.720   main_sequencer/syncd_dump_done/ff2<0>
                                                       main_sequencer/syncd_dump_done/ff2_0
    SLICE_X20Y10.G3      net (fanout=2)        1.451   main_sequencer/syncd_dump_done/ff2<0>
    SLICE_X20Y10.CLK     Tgck                  0.690   main_sequencer/r_seq_state_FSM_FFd2
                                                       main_sequencer/r_seq_state_FSM_FFd1-In1
                                                       main_sequencer/r_seq_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (1.410ns logic, 1.451ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point main_sequencer/syncd_dump_done/ff2_0 (SLICE_X20Y11.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/syncd_dump_done/ff1_0 (FF)
  Destination:          main_sequencer/syncd_dump_done/ff2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.638ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/syncd_dump_done/ff1_0 to main_sequencer/syncd_dump_done/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.YQ      Tcko                  0.720   main_sequencer/syncd_dump_done/ff1<0>
                                                       main_sequencer/syncd_dump_done/ff1_0
    SLICE_X20Y11.BY      net (fanout=1)        1.657   main_sequencer/syncd_dump_done/ff1<0>
    SLICE_X20Y11.CLK     Tdick                 0.261   main_sequencer/syncd_dump_done/ff2<0>
                                                       main_sequencer/syncd_dump_done/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (0.981ns logic, 1.657ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xipMCLK = PERIOD TIMEGRP "xipMCLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point main_sequencer/syncd_fetch_done/ff2_0 (SLICE_X24Y11.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_sequencer/syncd_fetch_done/ff1_0 (FF)
  Destination:          main_sequencer/syncd_fetch_done/ff2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.000 - 0.001)
  Source Clock:         f50_clk rising at 20.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: main_sequencer/syncd_fetch_done/ff1_0 to main_sequencer/syncd_fetch_done/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y13.YQ      Tcko                  0.576   main_sequencer/syncd_fetch_done/ff1<0>
                                                       main_sequencer/syncd_fetch_done/ff1_0
    SLICE_X24Y11.BY      net (fanout=1)        0.514   main_sequencer/syncd_fetch_done/ff1<0>
    SLICE_X24Y11.CLK     Tckdi       (-Th)     0.237   main_sequencer/syncd_fetch_done/ff2<0>
                                                       main_sequencer/syncd_fetch_done/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.339ns logic, 0.514ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point clk_reset/i_reset_sync/ff2_0 (SLICE_X28Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_reset/i_reset_sync/ff1_0 (FF)
  Destination:          clk_reset/i_reset_sync/ff2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 20.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_reset/i_reset_sync/ff1_0 to clk_reset/i_reset_sync/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y12.YQ      Tcko                  0.576   clk_reset/i_reset_sync/ff1<0>
                                                       clk_reset/i_reset_sync/ff1_0
    SLICE_X28Y13.BY      net (fanout=1)        0.534   clk_reset/i_reset_sync/ff1<0>
    SLICE_X28Y13.CLK     Tckdi       (-Th)     0.237   clk_reset/i_reset_sync/ff2<0>
                                                       clk_reset/i_reset_sync/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.339ns logic, 0.534ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_reset/div2clk (SLICE_X23Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_reset/div2clk (FF)
  Destination:          clk_reset/div2clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 20.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_reset/div2clk to clk_reset/div2clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.YQ      Tcko                  0.576   clk_reset/div2clk1
                                                       clk_reset/div2clk
    SLICE_X23Y26.BY      net (fanout=6)        0.603   clk_reset/div2clk1
    SLICE_X23Y26.CLK     Tckdi       (-Th)     0.237   clk_reset/div2clk1
                                                       clk_reset/div2clk
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.339ns logic, 0.603ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xipMCLK = PERIOD TIMEGRP "xipMCLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: main_sequencer/dump_kick/SR
  Logical resource: main_sequencer/dump_kick/SR
  Location pin: SLICE_X21Y11.SR
  Clock network: clk_reset/i_reset_sync/ff2<0>
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: main_sequencer/dump_kick/SR
  Logical resource: main_sequencer/dump_kick/SR
  Location pin: SLICE_X21Y11.SR
  Clock network: clk_reset/i_reset_sync/ff2<0>
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: main_sequencer/fetch_kick/SR
  Logical resource: main_sequencer/fetch_kick/SR
  Location pin: SLICE_X22Y11.SR
  Clock network: clk_reset/i_reset_sync/ff2<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP         
"sccb_bridge/cgate_sccb1/latched" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 982 paths analyzed, 313 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.442ns.
--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_c_14 (SLICE_X30Y13.G2), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_3 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.442ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_3 to sccb_bridge/r_seq_sio_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<3>
                                                       sccb_bridge/r_sccb_next_3
    SLICE_X32Y7.G2       net (fanout=6)        1.719   sccb_bridge/r_sccb_next<3>
    SLICE_X32Y7.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y7.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y7.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X33Y7.G3       net (fanout=5)        0.129   N7
    SLICE_X33Y7.Y        Tilo                  0.551   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X30Y13.G2      net (fanout=22)       1.402   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X30Y13.CLK     Tgck                  0.690   sccb_bridge/r_seq_sio_c<15>
                                                       sccb_bridge/r_seq_sio_c_mux0000<14>1
                                                       sccb_bridge/r_seq_sio_c_14
    -------------------------------------------------  ---------------------------
    Total                                      6.442ns (3.177ns logic, 3.265ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_0 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.915ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_0 to sccb_bridge/r_seq_sio_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y2.YQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_0
    SLICE_X32Y7.G4       net (fanout=7)        1.192   sccb_bridge/r_sccb_next<0>
    SLICE_X32Y7.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y7.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y7.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X33Y7.G3       net (fanout=5)        0.129   N7
    SLICE_X33Y7.Y        Tilo                  0.551   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X30Y13.G2      net (fanout=22)       1.402   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X30Y13.CLK     Tgck                  0.690   sccb_bridge/r_seq_sio_c<15>
                                                       sccb_bridge/r_seq_sio_c_mux0000<14>1
                                                       sccb_bridge/r_seq_sio_c_14
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (3.177ns logic, 2.738ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_1 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.847ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_1 to sccb_bridge/r_seq_sio_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_1
    SLICE_X32Y7.F2       net (fanout=5)        1.747   sccb_bridge/r_sccb_next<1>
    SLICE_X32Y7.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X33Y7.G3       net (fanout=5)        0.129   N7
    SLICE_X33Y7.Y        Tilo                  0.551   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X30Y13.G2      net (fanout=22)       1.402   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X30Y13.CLK     Tgck                  0.690   sccb_bridge/r_seq_sio_c<15>
                                                       sccb_bridge/r_seq_sio_c_mux0000<14>1
                                                       sccb_bridge/r_seq_sio_c_14
    -------------------------------------------------  ---------------------------
    Total                                      5.847ns (2.569ns logic, 3.278ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_2 (SLICE_X32Y5.G2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_3 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.431ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_3 to sccb_bridge/r_seq_sio_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<3>
                                                       sccb_bridge/r_sccb_next_3
    SLICE_X32Y7.G2       net (fanout=6)        1.719   sccb_bridge/r_sccb_next<3>
    SLICE_X32Y7.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y7.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y7.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X33Y7.G3       net (fanout=5)        0.129   N7
    SLICE_X33Y7.Y        Tilo                  0.551   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X33Y4.G2       net (fanout=22)       0.565   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X33Y4.Y        Tilo                  0.551   sccb_bridge/r_seq_sio_d<3>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>1
    SLICE_X32Y5.G2       net (fanout=2)        0.275   N2
    SLICE_X32Y5.CLK      Tgck                  0.690   sccb_bridge/r_seq_sio_d_oe<8>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>2
                                                       sccb_bridge/r_seq_sio_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (3.728ns logic, 2.703ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_0 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.904ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_0 to sccb_bridge/r_seq_sio_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y2.YQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_0
    SLICE_X32Y7.G4       net (fanout=7)        1.192   sccb_bridge/r_sccb_next<0>
    SLICE_X32Y7.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y7.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y7.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X33Y7.G3       net (fanout=5)        0.129   N7
    SLICE_X33Y7.Y        Tilo                  0.551   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X33Y4.G2       net (fanout=22)       0.565   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X33Y4.Y        Tilo                  0.551   sccb_bridge/r_seq_sio_d<3>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>1
    SLICE_X32Y5.G2       net (fanout=2)        0.275   N2
    SLICE_X32Y5.CLK      Tgck                  0.690   sccb_bridge/r_seq_sio_d_oe<8>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>2
                                                       sccb_bridge/r_seq_sio_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (3.728ns logic, 2.176ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_1 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.836ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_1 to sccb_bridge/r_seq_sio_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_1
    SLICE_X32Y7.F2       net (fanout=5)        1.747   sccb_bridge/r_sccb_next<1>
    SLICE_X32Y7.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X33Y7.G3       net (fanout=5)        0.129   N7
    SLICE_X33Y7.Y        Tilo                  0.551   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X33Y4.G2       net (fanout=22)       0.565   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X33Y4.Y        Tilo                  0.551   sccb_bridge/r_seq_sio_d<3>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>1
    SLICE_X32Y5.G2       net (fanout=2)        0.275   N2
    SLICE_X32Y5.CLK      Tgck                  0.690   sccb_bridge/r_seq_sio_d_oe<8>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>2
                                                       sccb_bridge/r_seq_sio_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.836ns (3.120ns logic, 2.716ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_7 (SLICE_X34Y2.F2), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_3 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.351ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_3 to sccb_bridge/r_seq_sio_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<3>
                                                       sccb_bridge/r_sccb_next_3
    SLICE_X32Y7.G2       net (fanout=6)        1.719   sccb_bridge/r_sccb_next<3>
    SLICE_X32Y7.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y7.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y7.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X33Y7.G3       net (fanout=5)        0.129   N7
    SLICE_X33Y7.Y        Tilo                  0.551   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X34Y2.F2       net (fanout=22)       1.311   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X34Y2.CLK      Tfck                  0.690   sccb_bridge/r_seq_sio_d<7>
                                                       sccb_bridge/r_seq_sio_d_mux0000<7>1
                                                       sccb_bridge/r_seq_sio_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.351ns (3.177ns logic, 3.174ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_0 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_0 to sccb_bridge/r_seq_sio_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y2.YQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_0
    SLICE_X32Y7.G4       net (fanout=7)        1.192   sccb_bridge/r_sccb_next<0>
    SLICE_X32Y7.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y7.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y7.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X33Y7.G3       net (fanout=5)        0.129   N7
    SLICE_X33Y7.Y        Tilo                  0.551   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X34Y2.F2       net (fanout=22)       1.311   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X34Y2.CLK      Tfck                  0.690   sccb_bridge/r_seq_sio_d<7>
                                                       sccb_bridge/r_seq_sio_d_mux0000<7>1
                                                       sccb_bridge/r_seq_sio_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (3.177ns logic, 2.647ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_1 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.756ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_1 to sccb_bridge/r_seq_sio_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_1
    SLICE_X32Y7.F2       net (fanout=5)        1.747   sccb_bridge/r_sccb_next<1>
    SLICE_X32Y7.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X33Y7.G3       net (fanout=5)        0.129   N7
    SLICE_X33Y7.Y        Tilo                  0.551   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X34Y2.F2       net (fanout=22)       1.311   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X34Y2.CLK      Tfck                  0.690   sccb_bridge/r_seq_sio_d<7>
                                                       sccb_bridge/r_seq_sio_d_mux0000<7>1
                                                       sccb_bridge/r_seq_sio_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (2.569ns logic, 3.187ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP
        "sccb_bridge/cgate_sccb1/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_16 (SLICE_X33Y5.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_seq_sio_d_15 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_seq_sio_d_15 to sccb_bridge/r_seq_sio_d_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y3.XQ       Tcko                  0.576   sccb_bridge/r_seq_sio_d<15>
                                                       sccb_bridge/r_seq_sio_d_15
    SLICE_X33Y5.F4       net (fanout=1)        0.286   sccb_bridge/r_seq_sio_d<15>
    SLICE_X33Y5.CLK      Tckf        (-Th)    -0.061   sccb_bridge/r_seq_sio_d<16>
                                                       sccb_bridge/r_seq_sio_d_mux0000<16>1
                                                       sccb_bridge/r_seq_sio_d_16
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.637ns logic, 0.286ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_oe_11 (SLICE_X33Y8.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_seq_sio_d_oe_10 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_oe_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_seq_sio_d_oe_10 to sccb_bridge/r_seq_sio_d_oe_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y8.YQ       Tcko                  0.576   sccb_bridge/r_seq_sio_d_oe<11>
                                                       sccb_bridge/r_seq_sio_d_oe_10
    SLICE_X33Y8.F4       net (fanout=1)        0.297   sccb_bridge/r_seq_sio_d_oe<10>
    SLICE_X33Y8.CLK      Tckf        (-Th)    -0.061   sccb_bridge/r_seq_sio_d_oe<11>
                                                       sccb_bridge/r_seq_sio_d_oe_mux0000<11>1
                                                       sccb_bridge/r_seq_sio_d_oe_11
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.637ns logic, 0.297ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_oe_13 (SLICE_X29Y8.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_seq_sio_d_oe_12 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_oe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_seq_sio_d_oe_12 to sccb_bridge/r_seq_sio_d_oe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y8.YQ       Tcko                  0.576   sccb_bridge/r_seq_sio_d_oe<13>
                                                       sccb_bridge/r_seq_sio_d_oe_12
    SLICE_X29Y8.F4       net (fanout=1)        0.297   sccb_bridge/r_seq_sio_d_oe<12>
    SLICE_X29Y8.CLK      Tckf        (-Th)    -0.061   sccb_bridge/r_seq_sio_d_oe<13>
                                                       sccb_bridge/r_seq_sio_d_oe_mux0000<13>1
                                                       sccb_bridge/r_seq_sio_d_oe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.637ns logic, 0.297ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP
        "sccb_bridge/cgate_sccb1/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: sccb_bridge/r_wait_count<0>/SR
  Logical resource: sccb_bridge/r_wait_count_0/SR
  Location pin: SLICE_X27Y3.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: sccb_bridge/r_wait_count<0>/SR
  Logical resource: sccb_bridge/r_wait_count_0/SR
  Location pin: SLICE_X27Y3.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: sccb_bridge/r_seq_sio_d<17>/SR
  Logical resource: sccb_bridge/r_seq_sio_d_17/SR
  Location pin: SLICE_X32Y9.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sccb_bridge_cgate_sccb2_latched = PERIOD TIMEGRP         
"sccb_bridge/cgate_sccb2/latched" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.514ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sccb_bridge_cgate_sccb2_latched = PERIOD TIMEGRP
        "sccb_bridge/cgate_sccb2/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.486ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.757ns (Tcl)
  Physical resource: xopCAM_SIO_C/OTCLK1
  Logical resource: sccb_bridge/r_sio_c/CK
  Location pin: B10.OTCLK1
  Clock network: sccb_bridge/w_sccb_gwclk
--------------------------------------------------------------------------------
Slack: 38.486ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.757ns (Tch)
  Physical resource: xopCAM_SIO_C/OTCLK1
  Logical resource: sccb_bridge/r_sio_c/CK
  Location pin: B10.OTCLK1
  Clock network: sccb_bridge/w_sccb_gwclk
--------------------------------------------------------------------------------
Slack: 38.486ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.514ns (660.502MHz) (Tcp)
  Physical resource: xopCAM_SIO_C/OTCLK1
  Logical resource: sccb_bridge/r_sio_c/CK
  Location pin: B10.OTCLK1
  Clock network: sccb_bridge/w_sccb_gwclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xipCAM_PCLK = PERIOD TIMEGRP "xipCAM_PCLK" 25 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1937 paths analyzed, 434 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.113ns.
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/s0_WD_10 (SLICE_X2Y33.G1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/r_cap_state_FSM_FFd2 (FF)
  Destination:          pixel_buffer/s0_WD_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.113ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/r_cap_state_FSM_FFd2 to pixel_buffer/s0_WD_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.XQ      Tcko                  0.720   pixel_buffer/r_cap_state_FSM_FFd2
                                                       pixel_buffer/r_cap_state_FSM_FFd2
    SLICE_X14Y22.G2      net (fanout=10)       2.390   pixel_buffer/r_cap_state_FSM_FFd2
    SLICE_X14Y22.Y       Tilo                  0.608   pixel_buffer/s0_Addr<1>
                                                       pixel_buffer/s0_WE_mux000011
    SLICE_X7Y27.G1       net (fanout=21)       1.626   pixel_buffer/N4
    SLICE_X7Y27.Y        Tilo                  0.551   pixel_buffer/s0_WD<8>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X2Y33.G1       net (fanout=16)       1.528   pixel_buffer/N3
    SLICE_X2Y33.CLK      Tgck                  0.690   pixel_buffer/s0_WD<11>
                                                       pixel_buffer/s0_WD_mux0000<10>1
                                                       pixel_buffer/s0_WD_10
    -------------------------------------------------  ---------------------------
    Total                                      8.113ns (2.569ns logic, 5.544ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_14 (FF)
  Destination:          pixel_buffer/s0_WD_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_14 to pixel_buffer/s0_WD_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.YQ      Tcko                  0.720   pixel_buffer/s0_Addr<15>
                                                       pixel_buffer/s0_Addr_14
    SLICE_X12Y25.G3      net (fanout=5)        1.497   pixel_buffer/s0_Addr<14>
    SLICE_X12Y25.COUT    Topcyg                1.096   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X7Y27.G2       net (fanout=4)        1.298   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X7Y27.Y        Tilo                  0.551   pixel_buffer/s0_WD<8>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X2Y33.G1       net (fanout=16)       1.528   pixel_buffer/N3
    SLICE_X2Y33.CLK      Tgck                  0.690   pixel_buffer/s0_WD<11>
                                                       pixel_buffer/s0_WD_mux0000<10>1
                                                       pixel_buffer/s0_WD_10
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (3.497ns logic, 4.323ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_0 (FF)
  Destination:          pixel_buffer/s0_WD_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.764ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_0 to pixel_buffer/s0_WD_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<0>
                                                       pixel_buffer/s0_Addr_0
    SLICE_X12Y25.G2      net (fanout=5)        1.441   pixel_buffer/s0_Addr<0>
    SLICE_X12Y25.COUT    Topcyg                1.096   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X7Y27.G2       net (fanout=4)        1.298   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X7Y27.Y        Tilo                  0.551   pixel_buffer/s0_WD<8>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X2Y33.G1       net (fanout=16)       1.528   pixel_buffer/N3
    SLICE_X2Y33.CLK      Tgck                  0.690   pixel_buffer/s0_WD<11>
                                                       pixel_buffer/s0_WD_mux0000<10>1
                                                       pixel_buffer/s0_WD_10
    -------------------------------------------------  ---------------------------
    Total                                      7.764ns (3.497ns logic, 4.267ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/s0_WD_11 (SLICE_X2Y33.F3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_14 (FF)
  Destination:          pixel_buffer/s0_WD_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.864ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_14 to pixel_buffer/s0_WD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.YQ      Tcko                  0.720   pixel_buffer/s0_Addr<15>
                                                       pixel_buffer/s0_Addr_14
    SLICE_X12Y25.G3      net (fanout=5)        1.497   pixel_buffer/s0_Addr<14>
    SLICE_X12Y25.COUT    Topcyg                1.096   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y26.G3       net (fanout=4)        1.168   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y26.Y        Tilo                  0.608   pixel_buffer/s0_WD<9>
                                                       pixel_buffer/s0_WD_mux0000<11>1
    SLICE_X2Y33.F3       net (fanout=16)       1.645   pixel_buffer/N11
    SLICE_X2Y33.CLK      Tfck                  0.690   pixel_buffer/s0_WD<11>
                                                       pixel_buffer/s0_WD_mux0000<11>2
                                                       pixel_buffer/s0_WD_11
    -------------------------------------------------  ---------------------------
    Total                                      7.864ns (3.554ns logic, 4.310ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_0 (FF)
  Destination:          pixel_buffer/s0_WD_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_0 to pixel_buffer/s0_WD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<0>
                                                       pixel_buffer/s0_Addr_0
    SLICE_X12Y25.G2      net (fanout=5)        1.441   pixel_buffer/s0_Addr<0>
    SLICE_X12Y25.COUT    Topcyg                1.096   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y26.G3       net (fanout=4)        1.168   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y26.Y        Tilo                  0.608   pixel_buffer/s0_WD<9>
                                                       pixel_buffer/s0_WD_mux0000<11>1
    SLICE_X2Y33.F3       net (fanout=16)       1.645   pixel_buffer/N11
    SLICE_X2Y33.CLK      Tfck                  0.690   pixel_buffer/s0_WD<11>
                                                       pixel_buffer/s0_WD_mux0000<11>2
                                                       pixel_buffer/s0_WD_11
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (3.554ns logic, 4.254ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_5 (FF)
  Destination:          pixel_buffer/s0_WD_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.788ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.296 - 0.297)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_5 to pixel_buffer/s0_WD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<5>
                                                       pixel_buffer/s0_Addr_5
    SLICE_X12Y24.F1      net (fanout=5)        1.313   pixel_buffer/s0_Addr<5>
    SLICE_X12Y24.COUT    Topcyf                1.084   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<0>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<0>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X12Y25.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X12Y25.COUT    Tbyp                  0.120   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y26.G3       net (fanout=4)        1.168   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y26.Y        Tilo                  0.608   pixel_buffer/s0_WD<9>
                                                       pixel_buffer/s0_WD_mux0000<11>1
    SLICE_X2Y33.F3       net (fanout=16)       1.645   pixel_buffer/N11
    SLICE_X2Y33.CLK      Tfck                  0.690   pixel_buffer/s0_WD<11>
                                                       pixel_buffer/s0_WD_mux0000<11>2
                                                       pixel_buffer/s0_WD_11
    -------------------------------------------------  ---------------------------
    Total                                      7.788ns (3.662ns logic, 4.126ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/s0_WD_16 (SLICE_X5Y23.G2), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/r_cap_state_FSM_FFd2 (FF)
  Destination:          pixel_buffer/s0_WD_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.852ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/r_cap_state_FSM_FFd2 to pixel_buffer/s0_WD_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.XQ      Tcko                  0.720   pixel_buffer/r_cap_state_FSM_FFd2
                                                       pixel_buffer/r_cap_state_FSM_FFd2
    SLICE_X14Y22.G2      net (fanout=10)       2.390   pixel_buffer/r_cap_state_FSM_FFd2
    SLICE_X14Y22.Y       Tilo                  0.608   pixel_buffer/s0_Addr<1>
                                                       pixel_buffer/s0_WE_mux000011
    SLICE_X7Y27.G1       net (fanout=21)       1.626   pixel_buffer/N4
    SLICE_X7Y27.Y        Tilo                  0.551   pixel_buffer/s0_WD<8>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X5Y23.G2       net (fanout=16)       1.324   pixel_buffer/N3
    SLICE_X5Y23.CLK      Tgck                  0.633   pixel_buffer/s0_WD<17>
                                                       pixel_buffer/s0_WD_mux0000<16>1
                                                       pixel_buffer/s0_WD_16
    -------------------------------------------------  ---------------------------
    Total                                      7.852ns (2.512ns logic, 5.340ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_14 (FF)
  Destination:          pixel_buffer/s0_WD_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_14 to pixel_buffer/s0_WD_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.YQ      Tcko                  0.720   pixel_buffer/s0_Addr<15>
                                                       pixel_buffer/s0_Addr_14
    SLICE_X12Y25.G3      net (fanout=5)        1.497   pixel_buffer/s0_Addr<14>
    SLICE_X12Y25.COUT    Topcyg                1.096   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X7Y27.G2       net (fanout=4)        1.298   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X7Y27.Y        Tilo                  0.551   pixel_buffer/s0_WD<8>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X5Y23.G2       net (fanout=16)       1.324   pixel_buffer/N3
    SLICE_X5Y23.CLK      Tgck                  0.633   pixel_buffer/s0_WD<17>
                                                       pixel_buffer/s0_WD_mux0000<16>1
                                                       pixel_buffer/s0_WD_16
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (3.440ns logic, 4.119ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_0 (FF)
  Destination:          pixel_buffer/s0_WD_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.503ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_0 to pixel_buffer/s0_WD_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<0>
                                                       pixel_buffer/s0_Addr_0
    SLICE_X12Y25.G2      net (fanout=5)        1.441   pixel_buffer/s0_Addr<0>
    SLICE_X12Y25.COUT    Topcyg                1.096   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X7Y27.G2       net (fanout=4)        1.298   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X7Y27.Y        Tilo                  0.551   pixel_buffer/s0_WD<8>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X5Y23.G2       net (fanout=16)       1.324   pixel_buffer/N3
    SLICE_X5Y23.CLK      Tgck                  0.633   pixel_buffer/s0_WD<17>
                                                       pixel_buffer/s0_WD_mux0000<16>1
                                                       pixel_buffer/s0_WD_16
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (3.440ns logic, 4.063ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xipCAM_PCLK = PERIOD TIMEGRP "xipCAM_PCLK" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_data_buffer_13 (SLICE_X4Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixel_buffer/r_data_buffer_21 (FF)
  Destination:          pixel_buffer/r_data_buffer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixel_buffer/r_data_buffer_21 to pixel_buffer/r_data_buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.XQ       Tcko                  0.576   pixel_buffer/r_data_buffer<21>
                                                       pixel_buffer/r_data_buffer_21
    SLICE_X4Y25.BX       net (fanout=2)        0.522   pixel_buffer/r_data_buffer<21>
    SLICE_X4Y25.CLK      Tckdi       (-Th)     0.283   pixel_buffer/r_data_buffer<13>
                                                       pixel_buffer/r_data_buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.293ns logic, 0.522ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_data_buffer_17 (SLICE_X6Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixel_buffer/r_data_buffer_25 (FF)
  Destination:          pixel_buffer/r_data_buffer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.143 - 0.142)
  Source Clock:         pixel_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixel_buffer/r_data_buffer_25 to pixel_buffer/r_data_buffer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.XQ       Tcko                  0.576   pixel_buffer/r_data_buffer<25>
                                                       pixel_buffer/r_data_buffer_25
    SLICE_X6Y26.BX       net (fanout=2)        0.531   pixel_buffer/r_data_buffer<25>
    SLICE_X6Y26.CLK      Tckdi       (-Th)     0.283   pixel_buffer/r_data_buffer<17>
                                                       pixel_buffer/r_data_buffer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.293ns logic, 0.531ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_data_buffer_19 (SLICE_X6Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixel_buffer/r_data_buffer_27 (FF)
  Destination:          pixel_buffer/r_data_buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixel_buffer/r_data_buffer_27 to pixel_buffer/r_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.XQ       Tcko                  0.576   pixel_buffer/r_data_buffer<27>
                                                       pixel_buffer/r_data_buffer_27
    SLICE_X6Y29.BX       net (fanout=2)        0.533   pixel_buffer/r_data_buffer<27>
    SLICE_X6Y29.CLK      Tckdi       (-Th)     0.283   pixel_buffer/r_data_buffer<19>
                                                       pixel_buffer/r_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.293ns logic, 0.533ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xipCAM_PCLK = PERIOD TIMEGRP "xipCAM_PCLK" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: pixel_buffer/vsync_cnt<0>/SR
  Logical resource: pixel_buffer/vsync_cnt_0/SR
  Location pin: SLICE_X29Y20.SR
  Clock network: clk_reset/i_reset_p/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: pixel_buffer/vsync_cnt<0>/SR
  Logical resource: pixel_buffer/vsync_cnt_0/SR
  Location pin: SLICE_X29Y20.SR
  Clock network: clk_reset/i_reset_p/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: pixel_buffer/vsync_cnt<0>/SR
  Logical resource: pixel_buffer/vsync_cnt_1/SR
  Location pin: SLICE_X29Y20.SR
  Clock network: clk_reset/i_reset_p/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CAM_INPUTS" OFFSET = IN 30 ns BEFORE COMP 
"xipCAM_PCLK" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.535ns.
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_VSYNC (SLICE_X28Y32.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.465ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_VSYNC (PAD)
  Destination:          pixel_buffer/r_VSYNC (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 1)
  Clock Path Delay:     2.412ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_VSYNC to pixel_buffer/r_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 1.938   xipCAM_VSYNC
                                                       xipCAM_VSYNC
                                                       xipCAM_VSYNC_IBUF
    SLICE_X28Y32.BY      net (fanout=1)        1.748   xipCAM_VSYNC_IBUF
    SLICE_X28Y32.CLK     Tdick                 0.261   pixel_buffer/r_VSYNC
                                                       pixel_buffer/r_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (2.199ns logic, 1.748ns route)
                                                       (55.7% logic, 44.3% route)

  Minimum Clock Path: xipCAM_PCLK to pixel_buffer/r_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.550   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X28Y32.CLK     net (fanout=86)       0.860   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (1.551ns logic, 0.861ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_HREF_pre (SLICE_X29Y45.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.736ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_HREF (PAD)
  Destination:          pixel_buffer/r_HREF_pre (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 1)
  Clock Path Delay:     2.411ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_HREF to pixel_buffer/r_HREF_pre
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 1.938   xipCAM_HREF
                                                       xipCAM_HREF
                                                       xipCAM_HREF_IBUF
    SLICE_X29Y45.BY      net (fanout=1)        1.476   xipCAM_HREF_IBUF
    SLICE_X29Y45.CLK     Tdick                 0.261   pixel_buffer/r_HREF_pre
                                                       pixel_buffer/r_HREF_pre
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (2.199ns logic, 1.476ns route)
                                                       (59.8% logic, 40.2% route)

  Minimum Clock Path: xipCAM_PCLK to pixel_buffer/r_HREF_pre
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.550   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X29Y45.CLK     net (fanout=86)       0.859   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (1.551ns logic, 0.860ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_6 (SLICE_X12Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.786ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<6> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_6 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 1)
  Clock Path Delay:     2.411ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<6> to pixel_buffer/r_DATA_pre_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C8.I                 Tiopi                 1.938   xipCAM_D<6>
                                                       xipCAM_D<6>
                                                       xipCAM_D_6_IBUF
    SLICE_X12Y40.BY      net (fanout=1)        1.426   xipCAM_D_6_IBUF
    SLICE_X12Y40.CLK     Tdick                 0.261   pixel_buffer/r_DATA_pre<7>
                                                       pixel_buffer/r_DATA_pre_6
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (2.199ns logic, 1.426ns route)
                                                       (60.7% logic, 39.3% route)

  Minimum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.550   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X12Y40.CLK     net (fanout=86)       0.859   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (1.551ns logic, 0.860ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "CAM_INPUTS" OFFSET = IN 30 ns BEFORE COMP "xipCAM_PCLK" "RISING";
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_0 (SLICE_X7Y41.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.867ns (data path - clock path + uncertainty)
  Source:               xipCAM_D<0> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_0 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 1)
  Clock Path Delay:     2.950ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<0> to pixel_buffer/r_DATA_pre_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.I                 Tiopi                 1.550   xipCAM_D<0>
                                                       xipCAM_D<0>
                                                       xipCAM_D_0_IBUF
    SLICE_X7Y41.BY       net (fanout=1)        0.770   xipCAM_D_0_IBUF
    SLICE_X7Y41.CLK      Tckdi       (-Th)     0.237   pixel_buffer/r_DATA_pre<1>
                                                       pixel_buffer/r_DATA_pre_0
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (1.313ns logic, 0.770ns route)
                                                       (63.0% logic, 37.0% route)

  Maximum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.938   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X7Y41.CLK      net (fanout=86)       1.010   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.939ns logic, 1.011ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_3 (SLICE_X8Y41.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.635ns (data path - clock path + uncertainty)
  Source:               xipCAM_D<3> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_3 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Data Path Delay:      2.315ns (Levels of Logic = 1)
  Clock Path Delay:     2.950ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<3> to pixel_buffer/r_DATA_pre_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E7.I                 Tiopi                 1.550   xipCAM_D<3>
                                                       xipCAM_D<3>
                                                       xipCAM_D_3_IBUF
    SLICE_X8Y41.BX       net (fanout=1)        1.048   xipCAM_D_3_IBUF
    SLICE_X8Y41.CLK      Tckdi       (-Th)     0.283   pixel_buffer/r_DATA_pre<3>
                                                       pixel_buffer/r_DATA_pre_3
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (1.267ns logic, 1.048ns route)
                                                       (54.7% logic, 45.3% route)

  Maximum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.938   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X8Y41.CLK      net (fanout=86)       1.010   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.939ns logic, 1.011ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_5 (SLICE_X10Y41.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.635ns (data path - clock path + uncertainty)
  Source:               xipCAM_D<5> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_5 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Data Path Delay:      2.315ns (Levels of Logic = 1)
  Clock Path Delay:     2.950ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<5> to pixel_buffer/r_DATA_pre_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D7.I                 Tiopi                 1.550   xipCAM_D<5>
                                                       xipCAM_D<5>
                                                       xipCAM_D_5_IBUF
    SLICE_X10Y41.BX      net (fanout=1)        1.048   xipCAM_D_5_IBUF
    SLICE_X10Y41.CLK     Tckdi       (-Th)     0.283   pixel_buffer/r_DATA_pre<5>
                                                       pixel_buffer/r_DATA_pre_5
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (1.267ns logic, 1.048ns route)
                                                       (54.7% logic, 45.3% route)

  Maximum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.938   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X10Y41.CLK     net (fanout=86)       1.010   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.939ns logic, 1.011ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock xipCAM_PCLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
xipCAM_D<0> |    0.750(R)|    0.867(R)|pixel_clk         |   0.000|
xipCAM_D<1> |    1.054(R)|    0.624(R)|pixel_clk         |   0.000|
xipCAM_D<2> |    1.108(R)|    0.581(R)|pixel_clk         |   0.000|
xipCAM_D<3> |    1.040(R)|    0.635(R)|pixel_clk         |   0.000|
xipCAM_D<4> |    1.098(R)|    0.589(R)|pixel_clk         |   0.000|
xipCAM_D<5> |    1.040(R)|    0.635(R)|pixel_clk         |   0.000|
xipCAM_D<6> |    1.214(R)|    0.496(R)|pixel_clk         |   0.000|
xipCAM_D<7> |    1.040(R)|    0.635(R)|pixel_clk         |   0.000|
xipCAM_HREF |    1.264(R)|    0.456(R)|pixel_clk         |   0.000|
xipCAM_VSYNC|    1.535(R)|    0.240(R)|pixel_clk         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock xipCAM_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xipCAM_PCLK    |    8.113|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xipMCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xipMCLK        |    3.358|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7437 paths, 0 nets, and 2201 connections

Design statistics:
   Minimum period:   9.826ns{1}   (Maximum frequency: 101.771MHz)
   Minimum input required time before clock:   1.535ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed SUN 5 MAY 22:15:40 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 159 MB



