From bf00d44c3f92fe94c8c9d60586f336cd4e139c7f Mon Sep 17 00:00:00 2001
From: Alan <aitali.alan@gmail.com>
Date: Fri, 7 Apr 2017 17:18:08 +0200
Subject: [PATCH] Add eth

Signed-off-by: Alan <aitali.alan@gmail.com>
---
 arch/arm/boot/dts/imx7s-warp.dts | 55 +++++++++++++++++++++++++++-------------
 1 file changed, 38 insertions(+), 17 deletions(-)

diff --git a/arch/arm/boot/dts/imx7s-warp.dts b/arch/arm/boot/dts/imx7s-warp.dts
index 6a9e728..6ba2b5d 100644
--- a/arch/arm/boot/dts/imx7s-warp.dts
+++ b/arch/arm/boot/dts/imx7s-warp.dts
@@ -440,9 +440,17 @@
 	status = "okay";
 };
 
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+	status = "okay";
+};
+
 &ecspi2 {
-	fsl,spi-num-chipselects = <1>;
-	cs-gpios = <&gpio4 23 GPIO_ACTIVE_LOW>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <&gpio4 23 GPIO_ACTIVE_LOW>,
+		   <&gpio7 8 GPIO_ACTIVE_LOW>;
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_ecspi2>;
 	status = "okay";		
@@ -455,13 +462,19 @@
 		reg = <0>;
 		spi-max-frequency = <1000000>;
 	};
-};
 
-&wdog1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_wdog>;
-	fsl,ext-reset-output;
-	status = "okay";
+	eth: enc28j60@1 {
+		compatible = "microchip,enc28j60";
+		#io-channel-cells = <1>;	
+		#address-cells = <1>;
+		#size-cells = <0>;	
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_enc28j60>;
+		reg = <1>;	
+		interrupt-parent = <&gpio7>;
+		interrupts = <7 IRQ_TYPE_EDGE_FALLING>;
+		spi-max-frequency = <12000000>;
+	};
 };
 
 &iomuxc {
@@ -610,15 +624,6 @@
 			>;
 		};
 
-		pinctrl_ecspi2: ecspi2grp {
-			fsl,pins = <
-				MX7D_PAD_ECSPI2_MISO__ECSPI2_MISO          0x00000014
-				MX7D_PAD_ECSPI2_MOSI__ECSPI2_MOSI          0x00000014
-				MX7D_PAD_ECSPI2_SCLK__ECSPI2_SCLK          0x00000014
-				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23            0x00000014
-			>;
-		};
-
 		pinctrl_enet2_epdc0_en: enet2_epdc0_grp {
 			fsl,pins = <
 			MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2 0x00
@@ -642,6 +647,22 @@
 			>;
 		};
 
+		pinctrl_ecspi2: ecspi2grp {
+			fsl,pins = <
+				MX7D_PAD_ECSPI2_MISO__ECSPI2_MISO          0x00000014
+				MX7D_PAD_ECSPI2_MOSI__ECSPI2_MOSI          0x00000014
+				MX7D_PAD_ECSPI2_SCLK__ECSPI2_SCLK          0x00000014
+				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23            0x00000014	/* CS1 pour ADC */
+				MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8 	   0x00000014
+			>;
+		};
+
+		pinctrl_enc28j60: enc28j60grp {
+			fsl,pins = <
+				MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7	0x00000014 
+			>;
+		};
+
 		pinctrl_lcdif_dat: lcdifdatgrp {
 			fsl,pins = <
 				MX7D_PAD_LCD_DATA00__LCD_DATA0	0x79
-- 
2.7.4

