

================================================================
== Vivado HLS Report for 'Accelerator'
================================================================
* Date:           Thu Oct 29 21:20:50 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6216|  7450|  6217|  7451|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+------+------+------+------+---------+
        |                                     |                           |   Latency   |   Interval  | Pipeline|
        |               Instance              |           Module          |  min |  max |  min |  max |   Type  |
        +-------------------------------------+---------------------------+------+------+------+------+---------+
        |grp_Accelerator_Quant_fu_49          |Accelerator_Quant          |   337|  1233|   337|  1233|   none  |
        |grp_Accelerator_MAT_Multiply_fu_61   |Accelerator_MAT_Multiply   |  5410|  5410|  5410|  5410|   none  |
        |grp_Accelerator_MAT_Multiply2_fu_72  |Accelerator_MAT_Multiply2  |   802|   802|   802|   802|   none  |
        +-------------------------------------+---------------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      3|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|     13|    2070|   3107|
|Memory           |        5|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    149|
|Register         |        -|      -|      13|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        7|     13|    2083|   3259|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      5|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------+---------+-------+------+------+
    |               Instance              |           Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+---------------------------+---------+-------+------+------+
    |grp_Accelerator_MAT_Multiply_fu_61   |Accelerator_MAT_Multiply   |        1|      5|   488|   846|
    |grp_Accelerator_MAT_Multiply2_fu_72  |Accelerator_MAT_Multiply2  |        0|      5|   531|   816|
    |grp_Accelerator_Quant_fu_49          |Accelerator_Quant          |        1|      3|  1051|  1445|
    +-------------------------------------+---------------------------+---------+-------+------+------+
    |Total                                |                           |        2|     13|  2070|  3107|
    +-------------------------------------+---------------------------+---------+-------+------+------+

    * Memory: 
    +----------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |               Module              | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |temp_1_U  |Accelerator_MAT_Multiply_B_cached  |        1|  0|   0|    64|   32|     1|         2048|
    |temp_U    |Accelerator_MAT_Multiply_B_cached  |        1|  0|   0|    64|   32|     1|         2048|
    |T_U       |Accelerator_T                      |        1|  0|   0|    64|   32|     1|         2048|
    |Tinv_U    |Accelerator_Tinv                   |        1|  0|   0|    64|   32|     1|         2048|
    |temp_2_U  |Accelerator_temp_2                 |        1|  0|   0|    64|   32|     1|         2048|
    +----------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                                   |        5|  0|   0|   320|  160|     5|        10240|
    +----------+-----------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |cond_fu_81_p2  |   icmp   |      0|  0|   3|           8|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   3|           8|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |T_address0                                |   6|          3|    6|         18|
    |T_ce0                                     |   1|          3|    1|          3|
    |Tinv_address0                             |   6|          3|    6|         18|
    |Tinv_ce0                                  |   1|          3|    1|          3|
    |X_address0                                |   6|          3|    6|         18|
    |X_ce0                                     |   1|          3|    1|          3|
    |Y_ce0                                     |   1|          2|    1|          2|
    |Y_we0                                     |   1|          2|    1|          2|
    |ap_NS_fsm                                 |   4|         10|    1|         10|
    |grp_Accelerator_MAT_Multiply2_fu_72_A_q0  |  32|          3|   32|         96|
    |grp_Accelerator_MAT_Multiply2_fu_72_B_q0  |  32|          3|   32|         96|
    |grp_Accelerator_MAT_Multiply_fu_61_A_q0   |  32|          3|   32|         96|
    |grp_Accelerator_Quant_fu_49_function_r    |   8|          3|    8|         24|
    |temp_1_address0                           |   6|          3|    6|         18|
    |temp_1_ce0                                |   1|          3|    1|          3|
    |temp_1_we0                                |   1|          2|    1|          2|
    |temp_2_ce0                                |   1|          2|    1|          2|
    |temp_2_we0                                |   1|          2|    1|          2|
    |temp_address0                             |   6|          3|    6|         18|
    |temp_ce0                                  |   1|          3|    1|          3|
    |temp_we0                                  |   1|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 149|         64|  146|        439|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  9|   0|    9|          0|
    |cond_reg_92                                                |  1|   0|    1|          0|
    |grp_Accelerator_MAT_Multiply2_fu_72_ap_start_ap_start_reg  |  1|   0|    1|          0|
    |grp_Accelerator_MAT_Multiply_fu_61_ap_start_ap_start_reg   |  1|   0|    1|          0|
    |grp_Accelerator_Quant_fu_49_ap_start_ap_start_reg          |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 13|   0|   13|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  Accelerator | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  Accelerator | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  Accelerator | return value |
|ap_done     | out |    1| ap_ctrl_hs |  Accelerator | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  Accelerator | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  Accelerator | return value |
|X_address0  | out |    6|  ap_memory |       X      |     array    |
|X_ce0       | out |    1|  ap_memory |       X      |     array    |
|X_q0        |  in |   32|  ap_memory |       X      |     array    |
|function_r  |  in |    8|   ap_none  |  function_r  |    scalar    |
|Y_address0  | out |    6|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_we0       | out |    1|  ap_memory |       Y      |     array    |
|Y_d0        | out |   32|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

