

================================================================
== Vitis HLS Report for 'get_acceptanceCorners'
================================================================
* Date:           Thu Jul 25 15:01:00 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.539 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_acceptanceCorners_minMaxFinding  |        4|        4|         1|          1|          1|     4|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      485|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       80|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|      134|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      134|      630|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U3166  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U3167  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U3168  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U3169  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  80|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln220_fu_233_p2         |         +|   0|  0|  10|           3|           1|
    |and_ln256_fu_355_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln261_fu_370_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln266_1_fu_391_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln266_fu_381_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln220_fu_239_p2        |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln874_1_fu_350_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_2_fu_365_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_3_fu_376_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_fu_345_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_10_fu_283_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_9_fu_423_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_fu_259_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_7_fu_401_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_8_fu_331_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_fu_307_p2        |      icmp|   0|  0|  20|          32|          32|
    |or_ln280_fu_445_p2          |        or|   0|  0|   2|           1|           1|
    |a_corner_min_V_1_fu_265_p3  |    select|   0|  0|  32|           1|          32|
    |b_corner_min_V_1_fu_429_p3  |    select|   0|  0|  32|           1|          32|
    |b_corner_min_V_3_fu_289_p3  |    select|   0|  0|  32|           1|          32|
    |c_corner_max_V_1_fu_313_p3  |    select|   0|  0|  32|           1|          32|
    |d_corner_max_V_1_fu_437_p3  |    select|   0|  0|  32|           1|          32|
    |d_corner_max_V_3_fu_337_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln273_1_fu_415_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln273_fu_407_p3      |    select|   0|  0|  32|           1|          32|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 485|         339|         586|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |a_corner_min_V_reg_221  |   9|          2|   32|         64|
    |ap_NS_fsm               |  20|          4|    1|          4|
    |b_corner_min_V_reg_209  |   9|          2|   32|         64|
    |c_corner_max_V_reg_197  |   9|          2|   32|         64|
    |d_corner_max_V_reg_185  |   9|          2|   32|         64|
    |i_reg_174               |   9|          2|    3|          6|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  65|         14|  132|        266|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_corner_min_V_reg_221  |  32|   0|   32|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |b_corner_min_V_reg_209  |  32|   0|   32|          0|
    |c_corner_max_V_reg_197  |  32|   0|   32|          0|
    |d_corner_max_V_reg_185  |  32|   0|   32|          0|
    |i_reg_174               |   3|   0|    3|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 134|   0|  134|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------+-----+-----+------------+-----------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_0   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_1   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_2   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_3   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_4   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_5   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_6   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_7   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_8   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_9   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_10  |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_11  |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|p_read        |   in|   32|     ap_none|                 p_read|        scalar|
|p_read1       |   in|   32|     ap_none|                p_read1|        scalar|
|p_read2       |   in|   32|     ap_none|                p_read2|        scalar|
|p_read3       |   in|   32|     ap_none|                p_read3|        scalar|
|p_read4       |   in|   32|     ap_none|                p_read4|        scalar|
|p_read15      |   in|   32|     ap_none|               p_read15|        scalar|
|p_read6       |   in|   32|     ap_none|                p_read6|        scalar|
|p_read7       |   in|   32|     ap_none|                p_read7|        scalar|
|p_read8       |   in|   32|     ap_none|                p_read8|        scalar|
|p_read9       |   in|   32|     ap_none|                p_read9|        scalar|
|p_read10      |   in|   32|     ap_none|               p_read10|        scalar|
|p_read11      |   in|   32|     ap_none|               p_read11|        scalar|
|p_read12      |   in|   32|     ap_none|               p_read12|        scalar|
|p_read13      |   in|   32|     ap_none|               p_read13|        scalar|
|p_read14      |   in|   32|     ap_none|               p_read14|        scalar|
|p_read16      |   in|   32|     ap_none|               p_read16|        scalar|
|p_read17      |   in|   32|     ap_none|               p_read17|        scalar|
|p_read18      |   in|   32|     ap_none|               p_read18|        scalar|
+--------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read1825 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read18" [patchMaker.cpp:220]   --->   Operation 4 'read' 'p_read1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read1724 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read17" [patchMaker.cpp:220]   --->   Operation 5 'read' 'p_read1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read1623 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read16" [patchMaker.cpp:220]   --->   Operation 6 'read' 'p_read1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read1422 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read14" [patchMaker.cpp:220]   --->   Operation 7 'read' 'p_read1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read1321 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13" [patchMaker.cpp:220]   --->   Operation 8 'read' 'p_read1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read1220 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12" [patchMaker.cpp:220]   --->   Operation 9 'read' 'p_read1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read1119 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read11" [patchMaker.cpp:220]   --->   Operation 10 'read' 'p_read1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read1018 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10" [patchMaker.cpp:220]   --->   Operation 11 'read' 'p_read1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read917 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [patchMaker.cpp:220]   --->   Operation 12 'read' 'p_read917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read816 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [patchMaker.cpp:220]   --->   Operation 13 'read' 'p_read816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read715 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [patchMaker.cpp:220]   --->   Operation 14 'read' 'p_read715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read614 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [patchMaker.cpp:220]   --->   Operation 15 'read' 'p_read614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read1513 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read15" [patchMaker.cpp:220]   --->   Operation 16 'read' 'p_read1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read412 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [patchMaker.cpp:220]   --->   Operation 17 'read' 'p_read412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read311 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [patchMaker.cpp:220]   --->   Operation 18 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read210 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [patchMaker.cpp:220]   --->   Operation 19 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [patchMaker.cpp:220]   --->   Operation 20 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_27079 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [patchMaker.cpp:220]   --->   Operation 21 'read' 'p_read_27079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln220 = br void" [patchMaker.cpp:220]   --->   Operation 22 'br' 'br_ln220' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %.lr.ph, i3 %add_ln220, void %.split" [patchMaker.cpp:220]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%d_corner_max_V = phi i32 0, void %.lr.ph, i32 %d_corner_max_V_3, void %.split"   --->   Operation 24 'phi' 'd_corner_max_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_corner_max_V = phi i32 0, void %.lr.ph, i32 %c_corner_max_V_1, void %.split"   --->   Operation 25 'phi' 'c_corner_max_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%b_corner_min_V = phi i32 4294967295, void %.lr.ph, i32 %b_corner_min_V_3, void %.split"   --->   Operation 26 'phi' 'b_corner_min_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%a_corner_min_V = phi i32 4294967295, void %.lr.ph, i32 %a_corner_min_V_1, void %.split"   --->   Operation 27 'phi' 'a_corner_min_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln220 = add i3 %i, i3 1" [patchMaker.cpp:220]   --->   Operation 28 'add' 'add_ln220' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.49ns)   --->   "%icmp_ln220 = icmp_eq  i3 %i, i3 4" [patchMaker.cpp:220]   --->   Operation 30 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %icmp_ln220, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:220]   --->   Operation 32 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [patchMaker.cpp:213]   --->   Operation 33 'specloopname' 'specloopname_ln213' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln878 = trunc i3 %i"   --->   Operation 34 'trunc' 'trunc_ln878' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.45ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read_27079, i32 %p_read614, i32 %p_read1018, i32 %p_read1422, i2 %trunc_ln878"   --->   Operation 35 'mux' 'tmp' <Predicate = (!icmp_ln220)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_slt  i32 %tmp, i32 %a_corner_min_V"   --->   Operation 36 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln220)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.22ns)   --->   "%a_corner_min_V_1 = select i1 %icmp_ln878, i32 %tmp, i32 %a_corner_min_V" [patchMaker.cpp:222]   --->   Operation 37 'select' 'a_corner_min_V_1' <Predicate = (!icmp_ln220)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.45ns)   --->   "%b_corner_min_V_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read19, i32 %p_read715, i32 %p_read1119, i32 %p_read1623, i2 %trunc_ln878"   --->   Operation 38 'mux' 'b_corner_min_V_2' <Predicate = (!icmp_ln220)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln878_10 = icmp_slt  i32 %b_corner_min_V_2, i32 %b_corner_min_V"   --->   Operation 39 'icmp' 'icmp_ln878_10' <Predicate = (!icmp_ln220)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.22ns)   --->   "%b_corner_min_V_3 = select i1 %icmp_ln878_10, i32 %b_corner_min_V_2, i32 %b_corner_min_V" [patchMaker.cpp:226]   --->   Operation 40 'select' 'b_corner_min_V_3' <Predicate = (!icmp_ln220)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.45ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read210, i32 %p_read816, i32 %p_read1220, i32 %p_read1724, i2 %trunc_ln878"   --->   Operation 41 'mux' 'tmp_s' <Predicate = (!icmp_ln220)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %tmp_s, i32 %c_corner_max_V"   --->   Operation 42 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln220)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.22ns)   --->   "%c_corner_max_V_1 = select i1 %icmp_ln886, i32 %tmp_s, i32 %c_corner_max_V" [patchMaker.cpp:230]   --->   Operation 43 'select' 'c_corner_max_V_1' <Predicate = (!icmp_ln220)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.45ns)   --->   "%d_corner_max_V_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read311, i32 %p_read917, i32 %p_read1321, i32 %p_read1825, i2 %trunc_ln878"   --->   Operation 44 'mux' 'd_corner_max_V_2' <Predicate = (!icmp_ln220)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.85ns)   --->   "%icmp_ln886_8 = icmp_sgt  i32 %d_corner_max_V_2, i32 %d_corner_max_V"   --->   Operation 45 'icmp' 'icmp_ln886_8' <Predicate = (!icmp_ln220)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.22ns)   --->   "%d_corner_max_V_3 = select i1 %icmp_ln886_8, i32 %d_corner_max_V_2, i32 %d_corner_max_V" [patchMaker.cpp:234]   --->   Operation 46 'select' 'd_corner_max_V_3' <Predicate = (!icmp_ln220)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln220)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.31>
ST_3 : Operation 48 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i32 %a_corner_min_V, i32 %p_read1422"   --->   Operation 48 'icmp' 'icmp_ln874' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln874_1 = icmp_eq  i32 %b_corner_min_V, i32 %p_read1623"   --->   Operation 49 'icmp' 'icmp_ln874_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.12ns)   --->   "%and_ln256 = and i1 %icmp_ln874_1, i1 %icmp_ln874" [patchMaker.cpp:256]   --->   Operation 50 'and' 'and_ln256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i1 %and_ln256"   --->   Operation 51 'zext' 'zext_ln874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.85ns)   --->   "%icmp_ln874_2 = icmp_eq  i32 %c_corner_max_V, i32 %p_read1724"   --->   Operation 52 'icmp' 'icmp_ln874_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln266_1)   --->   "%and_ln261 = and i1 %icmp_ln874_2, i1 %and_ln256" [patchMaker.cpp:261]   --->   Operation 53 'and' 'and_ln261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.85ns)   --->   "%icmp_ln874_3 = icmp_eq  i32 %d_corner_max_V, i32 %p_read1825"   --->   Operation 54 'icmp' 'icmp_ln874_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.12ns)   --->   "%and_ln266 = and i1 %icmp_ln874_3, i1 %icmp_ln874_2" [patchMaker.cpp:266]   --->   Operation 55 'and' 'and_ln266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i1 %and_ln266" [patchMaker.cpp:266]   --->   Operation 56 'zext' 'zext_ln266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln266_1 = and i1 %icmp_ln874_3, i1 %and_ln261" [patchMaker.cpp:266]   --->   Operation 57 'and' 'and_ln266_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i1 %and_ln266_1"   --->   Operation 58 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.85ns)   --->   "%icmp_ln886_7 = icmp_sgt  i32 %c_corner_max_V, i32 %a_corner_min_V"   --->   Operation 59 'icmp' 'icmp_ln886_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.22ns)   --->   "%select_ln273 = select i1 %icmp_ln886_7, i32 %b_corner_min_V, i32 %c_corner_max_V" [patchMaker.cpp:273]   --->   Operation 60 'select' 'select_ln273' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.22ns)   --->   "%select_ln273_1 = select i1 %icmp_ln886_7, i32 %b_corner_min_V, i32 %a_corner_min_V" [patchMaker.cpp:273]   --->   Operation 61 'select' 'select_ln273_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.85ns)   --->   "%icmp_ln878_9 = icmp_slt  i32 %b_corner_min_V, i32 %d_corner_max_V"   --->   Operation 62 'icmp' 'icmp_ln878_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.22ns)   --->   "%b_corner_min_V_1 = select i1 %icmp_ln878_9, i32 %select_ln273, i32 %b_corner_min_V" [patchMaker.cpp:280]   --->   Operation 63 'select' 'b_corner_min_V_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.22ns)   --->   "%d_corner_max_V_1 = select i1 %icmp_ln878_9, i32 %select_ln273, i32 %d_corner_max_V" [patchMaker.cpp:280]   --->   Operation 64 'select' 'd_corner_max_V_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.12ns)   --->   "%or_ln280 = or i1 %icmp_ln878_9, i1 %icmp_ln886_7" [patchMaker.cpp:280]   --->   Operation 65 'or' 'or_ln280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i1 %or_ln280" [patchMaker.cpp:280]   --->   Operation 66 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%mrv = insertvalue i384 <undef>, i32 %p_read412" [patchMaker.cpp:286]   --->   Operation 67 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i384 %mrv, i32 %select_ln273_1" [patchMaker.cpp:286]   --->   Operation 68 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i384 %mrv_1, i32 %p_read1513" [patchMaker.cpp:286]   --->   Operation 69 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i384 %mrv_2, i32 %b_corner_min_V_1" [patchMaker.cpp:286]   --->   Operation 70 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i384 %mrv_3, i32 %p_read412" [patchMaker.cpp:286]   --->   Operation 71 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i384 %mrv_4, i32 %select_ln273" [patchMaker.cpp:286]   --->   Operation 72 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i384 %mrv_5, i32 %p_read1513" [patchMaker.cpp:286]   --->   Operation 73 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i384 %mrv_6, i32 %d_corner_max_V_1" [patchMaker.cpp:286]   --->   Operation 74 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i384 %mrv_7, i32 %zext_ln266" [patchMaker.cpp:286]   --->   Operation 75 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i384 %mrv_8, i32 %zext_ln874" [patchMaker.cpp:286]   --->   Operation 76 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i384 %mrv_9, i32 %zext_ln886" [patchMaker.cpp:286]   --->   Operation 77 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i384 %mrv_10, i32 %zext_ln280" [patchMaker.cpp:286]   --->   Operation 78 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln286 = ret i384 %mrv_11" [patchMaker.cpp:286]   --->   Operation 79 'ret' 'ret_ln286' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read1825         (read             ) [ 0011]
p_read1724         (read             ) [ 0011]
p_read1623         (read             ) [ 0011]
p_read1422         (read             ) [ 0011]
p_read1321         (read             ) [ 0010]
p_read1220         (read             ) [ 0010]
p_read1119         (read             ) [ 0010]
p_read1018         (read             ) [ 0010]
p_read917          (read             ) [ 0010]
p_read816          (read             ) [ 0010]
p_read715          (read             ) [ 0010]
p_read614          (read             ) [ 0010]
p_read1513         (read             ) [ 0011]
p_read412          (read             ) [ 0011]
p_read311          (read             ) [ 0010]
p_read210          (read             ) [ 0010]
p_read19           (read             ) [ 0010]
p_read_27079       (read             ) [ 0010]
br_ln220           (br               ) [ 0110]
i                  (phi              ) [ 0010]
d_corner_max_V     (phi              ) [ 0011]
c_corner_max_V     (phi              ) [ 0011]
b_corner_min_V     (phi              ) [ 0011]
a_corner_min_V     (phi              ) [ 0011]
add_ln220          (add              ) [ 0110]
specpipeline_ln0   (specpipeline     ) [ 0000]
icmp_ln220         (icmp             ) [ 0010]
empty              (speclooptripcount) [ 0000]
br_ln220           (br               ) [ 0000]
specloopname_ln213 (specloopname     ) [ 0000]
trunc_ln878        (trunc            ) [ 0000]
tmp                (mux              ) [ 0000]
icmp_ln878         (icmp             ) [ 0000]
a_corner_min_V_1   (select           ) [ 0110]
b_corner_min_V_2   (mux              ) [ 0000]
icmp_ln878_10      (icmp             ) [ 0000]
b_corner_min_V_3   (select           ) [ 0110]
tmp_s              (mux              ) [ 0000]
icmp_ln886         (icmp             ) [ 0000]
c_corner_max_V_1   (select           ) [ 0110]
d_corner_max_V_2   (mux              ) [ 0000]
icmp_ln886_8       (icmp             ) [ 0000]
d_corner_max_V_3   (select           ) [ 0110]
br_ln0             (br               ) [ 0110]
icmp_ln874         (icmp             ) [ 0000]
icmp_ln874_1       (icmp             ) [ 0000]
and_ln256          (and              ) [ 0000]
zext_ln874         (zext             ) [ 0000]
icmp_ln874_2       (icmp             ) [ 0000]
and_ln261          (and              ) [ 0000]
icmp_ln874_3       (icmp             ) [ 0000]
and_ln266          (and              ) [ 0000]
zext_ln266         (zext             ) [ 0000]
and_ln266_1        (and              ) [ 0000]
zext_ln886         (zext             ) [ 0000]
icmp_ln886_7       (icmp             ) [ 0000]
select_ln273       (select           ) [ 0000]
select_ln273_1     (select           ) [ 0000]
icmp_ln878_9       (icmp             ) [ 0000]
b_corner_min_V_1   (select           ) [ 0000]
d_corner_max_V_1   (select           ) [ 0000]
or_ln280           (or               ) [ 0000]
zext_ln280         (zext             ) [ 0000]
mrv                (insertvalue      ) [ 0000]
mrv_1              (insertvalue      ) [ 0000]
mrv_2              (insertvalue      ) [ 0000]
mrv_3              (insertvalue      ) [ 0000]
mrv_4              (insertvalue      ) [ 0000]
mrv_5              (insertvalue      ) [ 0000]
mrv_6              (insertvalue      ) [ 0000]
mrv_7              (insertvalue      ) [ 0000]
mrv_8              (insertvalue      ) [ 0000]
mrv_9              (insertvalue      ) [ 0000]
mrv_10             (insertvalue      ) [ 0000]
mrv_11             (insertvalue      ) [ 0000]
ret_ln286          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read17">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read18">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_read1825_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1825/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read1724_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1724/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read1623_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1623/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read1422_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1422/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read1321_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1321/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read1220_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1220/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read1119_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1119/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read1018_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1018/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read917_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read917/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read816_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read816/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read715_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read715/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read614_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read614/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read1513_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1513/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read412_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read412/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read311_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read311/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read210_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read210/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read19_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read19/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read_27079_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27079/1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="1"/>
<pin id="176" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="d_corner_max_V_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_corner_max_V (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="d_corner_max_V_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_corner_max_V/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="c_corner_max_V_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_corner_max_V (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="c_corner_max_V_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_corner_max_V/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="b_corner_min_V_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_corner_min_V (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="b_corner_min_V_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_corner_min_V/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="a_corner_min_V_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_corner_min_V (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="a_corner_min_V_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_corner_min_V/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln220_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln220_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln878_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln878/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="0" index="2" bw="32" slack="1"/>
<pin id="253" dir="0" index="3" bw="32" slack="1"/>
<pin id="254" dir="0" index="4" bw="32" slack="1"/>
<pin id="255" dir="0" index="5" bw="2" slack="0"/>
<pin id="256" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln878_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="a_corner_min_V_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_corner_min_V_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="b_corner_min_V_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="1"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="32" slack="1"/>
<pin id="278" dir="0" index="4" bw="32" slack="1"/>
<pin id="279" dir="0" index="5" bw="2" slack="0"/>
<pin id="280" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_corner_min_V_2/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln878_10_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_10/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="b_corner_min_V_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_corner_min_V_3/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="0" index="2" bw="32" slack="1"/>
<pin id="301" dir="0" index="3" bw="32" slack="1"/>
<pin id="302" dir="0" index="4" bw="32" slack="1"/>
<pin id="303" dir="0" index="5" bw="2" slack="0"/>
<pin id="304" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln886_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="c_corner_max_V_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_corner_max_V_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="d_corner_max_V_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="1"/>
<pin id="324" dir="0" index="2" bw="32" slack="1"/>
<pin id="325" dir="0" index="3" bw="32" slack="1"/>
<pin id="326" dir="0" index="4" bw="32" slack="1"/>
<pin id="327" dir="0" index="5" bw="2" slack="0"/>
<pin id="328" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="d_corner_max_V_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln886_8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_8/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="d_corner_max_V_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d_corner_max_V_3/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln874_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="32" slack="2"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln874_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="0" index="1" bw="32" slack="2"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="and_ln256_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln256/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln874_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln874/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln874_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="32" slack="2"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_2/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="and_ln261_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln261/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln874_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="0" index="1" bw="32" slack="2"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_3/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="and_ln266_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln266/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln266_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln266_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln266_1/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln886_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln886_7_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_7/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln273_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="0" index="2" bw="32" slack="1"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln273/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln273_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="1"/>
<pin id="418" dir="0" index="2" bw="32" slack="1"/>
<pin id="419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln273_1/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln878_9_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="1"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_9/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="b_corner_min_V_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="32" slack="1"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_corner_min_V_1/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="d_corner_max_V_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="1"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d_corner_max_V_1/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="or_ln280_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln280/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln280_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="mrv_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="384" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="2"/>
<pin id="458" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="mrv_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="384" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="mrv_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="384" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="2"/>
<pin id="469" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="mrv_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="384" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mrv_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="384" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="2"/>
<pin id="480" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="mrv_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="384" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="mrv_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="384" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="2"/>
<pin id="491" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="mrv_7_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="384" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="mrv_8_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="384" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="mrv_9_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="384" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="mrv_10_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="384" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="mrv_11_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="384" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="384" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/3 "/>
</bind>
</comp>

<comp id="523" class="1005" name="p_read1825_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1825 "/>
</bind>
</comp>

<comp id="529" class="1005" name="p_read1724_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1724 "/>
</bind>
</comp>

<comp id="535" class="1005" name="p_read1623_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1623 "/>
</bind>
</comp>

<comp id="541" class="1005" name="p_read1422_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1422 "/>
</bind>
</comp>

<comp id="547" class="1005" name="p_read1321_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1321 "/>
</bind>
</comp>

<comp id="552" class="1005" name="p_read1220_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1220 "/>
</bind>
</comp>

<comp id="557" class="1005" name="p_read1119_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1119 "/>
</bind>
</comp>

<comp id="562" class="1005" name="p_read1018_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1018 "/>
</bind>
</comp>

<comp id="567" class="1005" name="p_read917_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read917 "/>
</bind>
</comp>

<comp id="572" class="1005" name="p_read816_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read816 "/>
</bind>
</comp>

<comp id="577" class="1005" name="p_read715_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read715 "/>
</bind>
</comp>

<comp id="582" class="1005" name="p_read614_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read614 "/>
</bind>
</comp>

<comp id="587" class="1005" name="p_read1513_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="2"/>
<pin id="589" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read1513 "/>
</bind>
</comp>

<comp id="593" class="1005" name="p_read412_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="2"/>
<pin id="595" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read412 "/>
</bind>
</comp>

<comp id="599" class="1005" name="p_read311_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read311 "/>
</bind>
</comp>

<comp id="604" class="1005" name="p_read210_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read210 "/>
</bind>
</comp>

<comp id="609" class="1005" name="p_read19_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read19 "/>
</bind>
</comp>

<comp id="614" class="1005" name="p_read_27079_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_27079 "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_ln220_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220 "/>
</bind>
</comp>

<comp id="627" class="1005" name="a_corner_min_V_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_corner_min_V_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="b_corner_min_V_3_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_corner_min_V_3 "/>
</bind>
</comp>

<comp id="637" class="1005" name="c_corner_max_V_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_corner_max_V_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="d_corner_max_V_3_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="d_corner_max_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="237"><net_src comp="178" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="178" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="178" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="245" pin="1"/><net_sink comp="249" pin=5"/></net>

<net id="263"><net_src comp="249" pin="6"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="225" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="249" pin="6"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="225" pin="4"/><net_sink comp="265" pin=2"/></net>

<net id="281"><net_src comp="62" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="245" pin="1"/><net_sink comp="273" pin=5"/></net>

<net id="287"><net_src comp="273" pin="6"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="213" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="273" pin="6"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="213" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="245" pin="1"/><net_sink comp="297" pin=5"/></net>

<net id="311"><net_src comp="297" pin="6"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="201" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="297" pin="6"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="201" pin="4"/><net_sink comp="313" pin=2"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="245" pin="1"/><net_sink comp="321" pin=5"/></net>

<net id="335"><net_src comp="321" pin="6"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="189" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="321" pin="6"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="189" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="221" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="209" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="345" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="197" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="355" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="185" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="365" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="376" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="370" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="197" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="221" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="209" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="197" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="401" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="209" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="221" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="209" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="185" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="407" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="209" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="423" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="407" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="185" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="423" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="401" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="415" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="429" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="407" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="437" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="387" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="361" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="397" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="451" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="66" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="321" pin=4"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="532"><net_src comp="72" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="297" pin=4"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="538"><net_src comp="78" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="544"><net_src comp="84" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="550"><net_src comp="90" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="321" pin=3"/></net>

<net id="555"><net_src comp="96" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="560"><net_src comp="102" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="273" pin=3"/></net>

<net id="565"><net_src comp="108" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="249" pin=3"/></net>

<net id="570"><net_src comp="114" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="575"><net_src comp="120" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="580"><net_src comp="126" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="585"><net_src comp="132" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="590"><net_src comp="138" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="596"><net_src comp="144" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="602"><net_src comp="150" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="607"><net_src comp="156" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="612"><net_src comp="162" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="617"><net_src comp="168" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="622"><net_src comp="233" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="630"><net_src comp="265" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="635"><net_src comp="289" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="640"><net_src comp="313" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="645"><net_src comp="337" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="189" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: get_acceptanceCorners : p_read | {1 }
	Port: get_acceptanceCorners : p_read1 | {1 }
	Port: get_acceptanceCorners : p_read2 | {1 }
	Port: get_acceptanceCorners : p_read3 | {1 }
	Port: get_acceptanceCorners : p_read4 | {1 }
	Port: get_acceptanceCorners : p_read15 | {1 }
	Port: get_acceptanceCorners : p_read6 | {1 }
	Port: get_acceptanceCorners : p_read7 | {1 }
	Port: get_acceptanceCorners : p_read8 | {1 }
	Port: get_acceptanceCorners : p_read9 | {1 }
	Port: get_acceptanceCorners : p_read10 | {1 }
	Port: get_acceptanceCorners : p_read11 | {1 }
	Port: get_acceptanceCorners : p_read12 | {1 }
	Port: get_acceptanceCorners : p_read13 | {1 }
	Port: get_acceptanceCorners : p_read14 | {1 }
	Port: get_acceptanceCorners : p_read16 | {1 }
	Port: get_acceptanceCorners : p_read17 | {1 }
	Port: get_acceptanceCorners : p_read18 | {1 }
  - Chain level:
	State 1
	State 2
		add_ln220 : 1
		icmp_ln220 : 1
		br_ln220 : 2
		trunc_ln878 : 1
		tmp : 2
		icmp_ln878 : 3
		a_corner_min_V_1 : 4
		b_corner_min_V_2 : 2
		icmp_ln878_10 : 3
		b_corner_min_V_3 : 4
		tmp_s : 2
		icmp_ln886 : 3
		c_corner_max_V_1 : 4
		d_corner_max_V_2 : 2
		icmp_ln886_8 : 3
		d_corner_max_V_3 : 4
	State 3
		and_ln256 : 1
		zext_ln874 : 1
		and_ln261 : 1
		and_ln266 : 1
		zext_ln266 : 1
		and_ln266_1 : 1
		zext_ln886 : 1
		select_ln273 : 1
		select_ln273_1 : 1
		b_corner_min_V_1 : 2
		d_corner_max_V_1 : 2
		or_ln280 : 1
		zext_ln280 : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		mrv_11 : 12
		ret_ln286 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |  a_corner_min_V_1_fu_265 |    0    |    32   |
|          |  b_corner_min_V_3_fu_289 |    0    |    32   |
|          |  c_corner_max_V_1_fu_313 |    0    |    32   |
|  select  |  d_corner_max_V_3_fu_337 |    0    |    32   |
|          |    select_ln273_fu_407   |    0    |    32   |
|          |   select_ln273_1_fu_415  |    0    |    32   |
|          |  b_corner_min_V_1_fu_429 |    0    |    32   |
|          |  d_corner_max_V_1_fu_437 |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln220_fu_239    |    0    |    8    |
|          |     icmp_ln878_fu_259    |    0    |    20   |
|          |   icmp_ln878_10_fu_283   |    0    |    20   |
|          |     icmp_ln886_fu_307    |    0    |    20   |
|          |    icmp_ln886_8_fu_331   |    0    |    20   |
|   icmp   |     icmp_ln874_fu_345    |    0    |    20   |
|          |    icmp_ln874_1_fu_350   |    0    |    20   |
|          |    icmp_ln874_2_fu_365   |    0    |    20   |
|          |    icmp_ln874_3_fu_376   |    0    |    20   |
|          |    icmp_ln886_7_fu_401   |    0    |    20   |
|          |    icmp_ln878_9_fu_423   |    0    |    20   |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_249        |    0    |    20   |
|    mux   |  b_corner_min_V_2_fu_273 |    0    |    20   |
|          |       tmp_s_fu_297       |    0    |    20   |
|          |  d_corner_max_V_2_fu_321 |    0    |    20   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln220_fu_233     |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |     and_ln256_fu_355     |    0    |    2    |
|    and   |     and_ln261_fu_370     |    0    |    2    |
|          |     and_ln266_fu_381     |    0    |    2    |
|          |    and_ln266_1_fu_391    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln280_fu_445     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |   p_read1825_read_fu_66  |    0    |    0    |
|          |   p_read1724_read_fu_72  |    0    |    0    |
|          |   p_read1623_read_fu_78  |    0    |    0    |
|          |   p_read1422_read_fu_84  |    0    |    0    |
|          |   p_read1321_read_fu_90  |    0    |    0    |
|          |   p_read1220_read_fu_96  |    0    |    0    |
|          |  p_read1119_read_fu_102  |    0    |    0    |
|          |  p_read1018_read_fu_108  |    0    |    0    |
|   read   |   p_read917_read_fu_114  |    0    |    0    |
|          |   p_read816_read_fu_120  |    0    |    0    |
|          |   p_read715_read_fu_126  |    0    |    0    |
|          |   p_read614_read_fu_132  |    0    |    0    |
|          |  p_read1513_read_fu_138  |    0    |    0    |
|          |   p_read412_read_fu_144  |    0    |    0    |
|          |   p_read311_read_fu_150  |    0    |    0    |
|          |   p_read210_read_fu_156  |    0    |    0    |
|          |   p_read19_read_fu_162   |    0    |    0    |
|          | p_read_27079_read_fu_168 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln878_fu_245    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln874_fu_361    |    0    |    0    |
|   zext   |     zext_ln266_fu_387    |    0    |    0    |
|          |     zext_ln886_fu_397    |    0    |    0    |
|          |     zext_ln280_fu_451    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        mrv_fu_455        |    0    |    0    |
|          |       mrv_1_fu_460       |    0    |    0    |
|          |       mrv_2_fu_466       |    0    |    0    |
|          |       mrv_3_fu_471       |    0    |    0    |
|          |       mrv_4_fu_477       |    0    |    0    |
|insertvalue|       mrv_5_fu_482       |    0    |    0    |
|          |       mrv_6_fu_488       |    0    |    0    |
|          |       mrv_7_fu_493       |    0    |    0    |
|          |       mrv_8_fu_499       |    0    |    0    |
|          |       mrv_9_fu_505       |    0    |    0    |
|          |       mrv_10_fu_511      |    0    |    0    |
|          |       mrv_11_fu_517      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   564   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|a_corner_min_V_1_reg_627|   32   |
| a_corner_min_V_reg_221 |   32   |
|    add_ln220_reg_619   |    3   |
|b_corner_min_V_3_reg_632|   32   |
| b_corner_min_V_reg_209 |   32   |
|c_corner_max_V_1_reg_637|   32   |
| c_corner_max_V_reg_197 |   32   |
|d_corner_max_V_3_reg_642|   32   |
| d_corner_max_V_reg_185 |   32   |
|        i_reg_174       |    3   |
|   p_read1018_reg_562   |   32   |
|   p_read1119_reg_557   |   32   |
|   p_read1220_reg_552   |   32   |
|   p_read1321_reg_547   |   32   |
|   p_read1422_reg_541   |   32   |
|   p_read1513_reg_587   |   32   |
|   p_read1623_reg_535   |   32   |
|   p_read1724_reg_529   |   32   |
|   p_read1825_reg_523   |   32   |
|    p_read19_reg_609    |   32   |
|    p_read210_reg_604   |   32   |
|    p_read311_reg_599   |   32   |
|    p_read412_reg_593   |   32   |
|    p_read614_reg_582   |   32   |
|    p_read715_reg_577   |   32   |
|    p_read816_reg_572   |   32   |
|    p_read917_reg_567   |   32   |
|  p_read_27079_reg_614  |   32   |
+------------------------+--------+
|          Total         |   838  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| d_corner_max_V_reg_185 |  p0  |   2  |  32  |   64   ||    9    |
| c_corner_max_V_reg_197 |  p0  |   2  |  32  |   64   ||    9    |
| b_corner_min_V_reg_209 |  p0  |   2  |  32  |   64   ||    9    |
| a_corner_min_V_reg_221 |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   256  ||  1.548  ||    36   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   564  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   838  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   838  |   600  |
+-----------+--------+--------+--------+
