// Seed: 2103367864
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_4  ,  \id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  assign id_2 = -1;
  assign module_1.id_1 = 0;
  wire id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35 = id_9;
endmodule
module module_1 (
    input  supply1 id_0,
    output logic   id_1
);
  wire  id_3;
  wire  id_4;
  logic id_5;
  ;
  always @(id_4) id_1 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
