# ğŸ‘‹ Hi, Iâ€™m Dhananjay Joshi (DJ)

ğŸ“ **MS in Electrical & Computer Engineering (VLSI Design)** â€“ *University of Minnesota, Twin Cities*  
ğŸ’¡ **B.Tech in Electronics** â€“ *Sardar Patel Institute of Technology, Mumbai*  
ğŸ”¬ Passionate about **Digital & Memory Circuit Design**, **EDA Flow Development**, and **VLSI System Architecture**  

---

## âš™ï¸ Areas of Interest
- **Circuit Design** â€“ Standard Cells, SRAM, Decoders, Optimization  
- **Physical Design** â€“ Synthesis to GDSII, Power/Area/Timing closure  
- **EDA Automation** â€“ OpenLane, TCL/Python scripting, Flow development  
- **Architecture & Systems** â€“ CPU datapath, Cache prefetchers, CNN accelerators  

---

## ğŸ§  Technical Skills

**Design Tools:**  
Cadence (Virtuoso, Innovus, Genus, Xcelium) â€¢ Synopsys (DC, ICC2, VCS, HSpice, PrimeTime) â€¢ Calibre (DRC/LVS) â€¢ MATLAB â€¢ LTSpice â€¢ OpenLane â€¢ Xilinx Vivado  

**Programming:** Verilog â€¢ SystemVerilog â€¢ Python â€¢ TCL  
**Tech Nodes:** ASAP7nm â€¢ SkyWater130nm  â€¢ TSMC16nm

---

## ğŸ’» Key Projects

### ğŸŸ£ Block Truncation Coding Unit â€“ *ASIC Flow | Synopsys | ASAP7nm* ( You can view the project repository )  
End-to-end ASIC implementation (RTL â†’ GDSII) with **12% power reduction** and **5.8% timing improvement**. Verified with MATLAB correlation tests.

### ğŸŸ¢ Convolutional Neural Network Module â€“ *Cadence Innovus | ASAP7nm*  
Systolic array-based CNN with **13.4% power savings** using clock gating and multi-Vt optimization. Fully verified on large pixel dataset.

### ğŸ”µ 4x16 Decoder for Register File â€“ *Custom Design | HSpice | Virtuoso*  
Full-custom layout with **6.23% area improvement** and DRC/LVS-clean parasitic extraction.

### ğŸŸ¡ N-Stage Ring Oscillator â€“ *Custom Design | TCL Automation | FinFET*  
Parametric ring oscillator generator for arbitrary stages; analyzed frequency and delay across PVT corners.

### ğŸ§© Best Offset Prefetcher in Cache â€“ *ChampSim | Architecture Simulation*  
Reduced L2 cache miss rate by **30%** and improved IPC using data-driven memory access prediction.

---

## ğŸ§ª Experience
**Research Intern @ Autobuddys (Tata Institute of Social Sciences)**  
Developed a **low-cost AI powered IoT-based health monitoring system** . Focused on TCP/IP-based data streaming and low-power embedded design.

---

## ğŸ§¬ Patent
**AI-Powered Single Switch Based Remote Health Monitoring System for Elderly**  
*Indian Patent Application No: 202321008008*

---

## ğŸŒ Connect with Me
ğŸ”— [LinkedIn](https://www.linkedin.com/in/dhananjayjoshi2310/)  
ğŸ“§ joshi469@umn.edu | djayjoshi23@gmail.com  

---

## ğŸ“Š GitHub Stats

![DJ's GitHub Stats](https://github-readme-stats.vercel.app/api?username=dhananjayjoshi2310&show_icons=true&theme=tokyonight)  
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=dhananjayjoshi2310&layout=compact&theme=tokyonight)

---

â­ï¸ *Always learning, always building â€” from circuits to systems.*
