{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port pl_resetn0 -pg 1 -y 80 -defaultsOSRD
preplace port ps_spi_0 -pg 1 -y 1060 -defaultsOSRD
preplace port ps_spi_1 -pg 1 -y 1360 -defaultsOSRD
preplace port emio_spi0_ss_tri -pg 1 -y 1320 -defaultsOSRD
preplace port pl_clk1 -pg 1 -y 50 -defaultsOSRD
preplace port emio_spi0_ss_in -pg 1 -y 1260 -defaultsOSRD -right
preplace port ps_master_i2c -pg 1 -y 1030 -defaultsOSRD
preplace port GPIO -pg 1 -y 20 -defaultsOSRD
preplace port emio_spi0_ss_out -pg 1 -y 1290 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -y 1230 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 500 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 1 -y 340 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -y 140 -defaultsOSRD
preplace inst system_management_wiz_0 -pg 1 -lvl 1 -y 760 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_emio_spi0_ss_n_t 1 1 1 660
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 2 -100 1390 620
preplace netloc zynq_ultra_ps_e_0_IIC_0 1 1 1 660
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 1 1 680
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 0 2 -110 990 620
preplace netloc zynq_ultra_ps_e_0_SPI_0 1 1 1 690
preplace netloc ps8_0_axi_periph_M01_AXI 1 0 2 -50 950 650
preplace netloc emio_spi0_ss_i_n_0_1 1 1 1 690
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 0 2 -90 960 640
preplace netloc zynq_ultra_ps_e_0_SPI_1 1 1 1 640
preplace netloc ps8_0_axi_periph_M00_AXI 1 0 2 -60 940 660
preplace netloc zynq_ultra_ps_e_0_emio_spi0_ss_o_n 1 1 1 670J
preplace netloc axi_gpio_0_GPIO 1 1 1 670
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 -70 980 630
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 2 -80 970 620
levelinfo -pg 1 -130 290 740 -top 0 -bot 1610
"
}
0
