Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AC_tb_behav xil_defaultlib.AC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 4B Async Counter/Lab - 4B Async Counter.srcs/sources_1/new/AC.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 4B Async Counter/Lab - 4B Async Counter.srcs/sources_1/new/AC.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 4B Async Counter/Lab - 4B Async Counter.srcs/sources_1/new/AC.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 4B Async Counter/Lab - 4B Async Counter.srcs/sources_1/new/AC.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tff
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.AC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AC_tb_behav
