<stg><name>RoundRobin_Pipeline_VITIS_LOOP_267_5</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_0, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_1, i64 666, i64 11, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="11">
<![CDATA[
newFuncRoot:9 %muxLogicData_to_store_ln267 = muxlogic i11 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln267"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="11">
<![CDATA[
newFuncRoot:10 %muxLogicAddr_to_store_ln267 = muxlogic i11 %j_9

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln267"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:11 %store_ln267 = store i11 0, i11 %j_9

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11">
<![CDATA[
for.inc26:0 %MuxLogicAddr_to_j = muxlogic i11 %j_9

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_j"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc26:1 %j = load i11 %j_9

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc26:2 %j_13 = add i11 %j, i11 1

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc26:3 %icmp_ln267 = icmp_eq  i11 %j, i11 1536

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc26:4 %br_ln267 = br i1 %icmp_ln267, void %for.inc26.split, void %for.inc37.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="11">
<![CDATA[
for.inc26.split:11 %muxLogicData_to_store_ln267 = muxlogic i11 %j_13

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln267"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="11">
<![CDATA[
for.inc26.split:12 %muxLogicAddr_to_store_ln267 = muxlogic i11 %j_9

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln267"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.split:13 %store_ln267 = store i11 %j_13, i11 %j_9

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="128">
<![CDATA[
for.inc26.split:3 %muxLogicCE_to_receive_fifo_0_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_receive_fifo_0_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>FIFO_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
for.inc26.split:4 %receive_fifo_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0

]]></Node>
<StgValue><ssdm name="receive_fifo_0_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="128">
<![CDATA[
for.inc26.split:5 %muxLogicCE_to_receive_fifo_1_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_receive_fifo_1_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>FIFO_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
for.inc26.split:6 %receive_fifo_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %receive_fifo_1

]]></Node>
<StgValue><ssdm name="receive_fifo_1_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
for.inc37.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc26.split:0 %specpipeline_ln268 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln268"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc26.split:1 %speclooptripcount_ln267 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln267"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc26.split:2 %specloopname_ln267 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln267"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="128">
<![CDATA[
for.inc26.split:7 %muxLogicData_to_write_ln271 = muxlogic i128 %receive_fifo_0_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln271"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc26.split:8 %write_ln271 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %send_fifo_0, i128 %receive_fifo_0_read

]]></Node>
<StgValue><ssdm name="write_ln271"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="128">
<![CDATA[
for.inc26.split:9 %muxLogicData_to_write_ln272 = muxlogic i128 %receive_fifo_1_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln272"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc26.split:10 %write_ln272 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %send_fifo_1, i128 %receive_fifo_1_read

]]></Node>
<StgValue><ssdm name="write_ln272"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
for.inc26.split:14 %br_ln267 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="receive_fifo_0" dir="0" iftype="3">
<core>FIFO_URAM</core><StgValue><ssdm name="receive_fifo_0"/></StgValue>
</port>
<port id="52" name="receive_fifo_1" dir="0" iftype="3">
<core>FIFO_URAM</core><StgValue><ssdm name="receive_fifo_1"/></StgValue>
</port>
<port id="53" name="send_fifo_0" dir="1" iftype="3">
<core>FIFO_BRAM</core><StgValue><ssdm name="send_fifo_0"/></StgValue>
</port>
<port id="54" name="send_fifo_1" dir="1" iftype="3">
<core>FIFO_BRAM</core><StgValue><ssdm name="send_fifo_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="StgValue_55" to="j_9" fromId="55" toId="6">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="59" from="send_fifo_1" to="specmemcore_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="67" from="send_fifo_0" to="specmemcore_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="72" from="receive_fifo_1" to="specmemcore_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="78" from="receive_fifo_0" to="specmemcore_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="send_fifo_0" to="specinterface_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="86" from="empty_1" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="91" from="empty_26" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="94" from="empty_26" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="95" from="empty_26" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="96" from="empty_26" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="101" from="empty_26" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="102" from="empty_26" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="107" from="send_fifo_1" to="specinterface_ln0" fromId="54" toId="12">
</dataflow>
<dataflow id="108" from="empty_1" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="111" from="empty_26" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="114" from="empty_26" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="115" from="empty_26" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="116" from="empty_26" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="118" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="119" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="121" from="empty_26" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="122" from="empty_26" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="123" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="126" from="receive_fifo_0" to="specinterface_ln0" fromId="51" toId="13">
</dataflow>
<dataflow id="127" from="empty_1" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="130" from="empty_26" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="133" from="empty_26" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="134" from="empty_26" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="135" from="empty_26" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="136" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="137" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="138" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="140" from="empty_26" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="141" from="empty_26" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="142" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="143" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="145" from="receive_fifo_1" to="specinterface_ln0" fromId="52" toId="14">
</dataflow>
<dataflow id="146" from="empty_1" to="specinterface_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="147" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="148" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="149" from="empty_26" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="150" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="151" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="152" from="empty_26" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="153" from="empty_26" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="154" from="empty_26" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="155" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="156" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="157" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="158" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="159" from="empty_26" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="160" from="empty_26" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="161" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="162" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="164" from="StgValue_163" to="muxLogicData_to_store_ln267" fromId="163" toId="15">
</dataflow>
<dataflow id="165" from="j_9" to="muxLogicAddr_to_store_ln267" fromId="6" toId="16">
</dataflow>
<dataflow id="166" from="StgValue_163" to="store_ln267" fromId="163" toId="17">
</dataflow>
<dataflow id="167" from="j_9" to="store_ln267" fromId="6" toId="17">
</dataflow>
<dataflow id="168" from="j_9" to="MuxLogicAddr_to_j" fromId="6" toId="19">
</dataflow>
<dataflow id="169" from="j_9" to="j" fromId="6" toId="20">
</dataflow>
<dataflow id="170" from="j" to="j_13" fromId="20" toId="21">
</dataflow>
<dataflow id="172" from="StgValue_171" to="j_13" fromId="171" toId="21">
</dataflow>
<dataflow id="173" from="j" to="icmp_ln267" fromId="20" toId="22">
</dataflow>
<dataflow id="175" from="StgValue_174" to="icmp_ln267" fromId="174" toId="22">
</dataflow>
<dataflow id="176" from="icmp_ln267" to="br_ln267" fromId="22" toId="23">
</dataflow>
<dataflow id="177" from="j_13" to="muxLogicData_to_store_ln267" fromId="21" toId="24">
</dataflow>
<dataflow id="178" from="j_9" to="muxLogicAddr_to_store_ln267" fromId="6" toId="25">
</dataflow>
<dataflow id="179" from="j_13" to="store_ln267" fromId="21" toId="26">
</dataflow>
<dataflow id="180" from="j_9" to="store_ln267" fromId="6" toId="26">
</dataflow>
<dataflow id="182" from="_ssdm_op_Read.ap_fifo.volatile.i128P0A" to="receive_fifo_0_read" fromId="181" toId="28">
</dataflow>
<dataflow id="183" from="receive_fifo_0" to="receive_fifo_0_read" fromId="51" toId="28">
</dataflow>
<dataflow id="184" from="_ssdm_op_Read.ap_fifo.volatile.i128P0A" to="receive_fifo_1_read" fromId="181" toId="30">
</dataflow>
<dataflow id="185" from="receive_fifo_1" to="receive_fifo_1_read" fromId="52" toId="30">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecPipeline" to="specpipeline_ln268" fromId="186" toId="31">
</dataflow>
<dataflow id="188" from="StgValue_55" to="specpipeline_ln268" fromId="55" toId="31">
</dataflow>
<dataflow id="189" from="StgValue_87" to="specpipeline_ln268" fromId="87" toId="31">
</dataflow>
<dataflow id="190" from="StgValue_87" to="specpipeline_ln268" fromId="87" toId="31">
</dataflow>
<dataflow id="191" from="StgValue_87" to="specpipeline_ln268" fromId="87" toId="31">
</dataflow>
<dataflow id="192" from="empty_26" to="specpipeline_ln268" fromId="90" toId="31">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln267" fromId="193" toId="32">
</dataflow>
<dataflow id="196" from="StgValue_195" to="speclooptripcount_ln267" fromId="195" toId="32">
</dataflow>
<dataflow id="197" from="StgValue_195" to="speclooptripcount_ln267" fromId="195" toId="32">
</dataflow>
<dataflow id="198" from="StgValue_195" to="speclooptripcount_ln267" fromId="195" toId="32">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopName" to="specloopname_ln267" fromId="199" toId="33">
</dataflow>
<dataflow id="202" from="empty_39" to="specloopname_ln267" fromId="201" toId="33">
</dataflow>
<dataflow id="203" from="receive_fifo_0_read" to="muxLogicData_to_write_ln271" fromId="28" toId="34">
</dataflow>
<dataflow id="205" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln271" fromId="204" toId="35">
</dataflow>
<dataflow id="206" from="send_fifo_0" to="write_ln271" fromId="53" toId="35">
</dataflow>
<dataflow id="207" from="receive_fifo_0_read" to="write_ln271" fromId="28" toId="35">
</dataflow>
<dataflow id="208" from="receive_fifo_1_read" to="muxLogicData_to_write_ln272" fromId="30" toId="36">
</dataflow>
<dataflow id="209" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln272" fromId="204" toId="37">
</dataflow>
<dataflow id="210" from="send_fifo_1" to="write_ln272" fromId="54" toId="37">
</dataflow>
<dataflow id="211" from="receive_fifo_1_read" to="write_ln272" fromId="30" toId="37">
</dataflow>
<dataflow id="212" from="icmp_ln267" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="213" from="icmp_ln267" to="StgValue_3" fromId="22" toId="3">
</dataflow>
</dataflows>


</stg>
