<stg><name>memcachedPipeline_hashKeyResizer</name>


<trans_list>

<trans id="141" from="1" to="2">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="3" op_0_bw="3">
<![CDATA[
codeRepl:9  %keyResizerState_load = load i3* @keyResizerState, align 1

]]></node>
<StgValue><ssdm name="keyResizerState_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:10  %keyResizerLength_V_load = load i8* @keyResizerLength_V, align 1

]]></node>
<StgValue><ssdm name="keyResizerLength_V_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:11  %p_Val2_s = load i128* @tempInput_data_V, align 8

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
codeRepl:13  switch i3 %keyResizerState_load, label %._crit_edge393 [
    i3 0, label %0
    i3 1, label %4
    i3 2, label %5
    i3 3, label %6
    i3 -4, label %7
    i3 -3, label %10
    i3 -2, label %11
    i3 -1, label %12
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="keyResizerState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 0, i3* @keyResizerState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="keyResizerState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="keyResizerState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  store i3 0, i3* @keyResizerState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="keyResizerState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="keyResizerState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  store i3 0, i3* @keyResizerState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="keyResizerState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
:0  %tmp_65 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_65, label %8, label %._crit_edge401

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
:0  %tmp_3 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="128" op_0_bw="130">
<![CDATA[
:1  %p_Val2_43 = trunc i130 %tmp_3 to i128

]]></node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
:2  store i128 %p_Val2_43, i128* @tempInput_data_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
:3  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_3, i32 129)

]]></node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="96" op_0_bw="130">
<![CDATA[
:4  %tmp_V_95 = trunc i130 %tmp_3 to i96

]]></node>
<StgValue><ssdm name="tmp_V_95"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_290 = icmp ugt i8 %keyResizerLength_V_load, 12

]]></node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_290, label %9, label %._crit_edge402

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
<literal name="tmp_290" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  %storemerge = select i1 %tmp_392, i3 -3, i3 1

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
<literal name="tmp_290" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %storemerge, i3* @keyResizerState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge401:0  br label %._crit_edge393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="keyResizerState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_s = add i8 %keyResizerLength_V_load, -16

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="keyResizerState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %tmp_s, i8* @keyResizerLength_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="keyResizerState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_285 = icmp eq i8 %tmp_s, 0

]]></node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="keyResizerState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:6  %storemerge5 = select i1 %tmp_285, i3 0, i3 -4

]]></node>
<StgValue><ssdm name="storemerge5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="keyResizerState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %storemerge5, i3* @keyResizerState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="keyResizerState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
:0  %tmp_64 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_64, label %_ifconv1, label %._crit_edge399

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:0  %tmp_288 = add i8 -16, %keyResizerLength_V_load

]]></node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:1  store i8 %tmp_288, i8* @keyResizerLength_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
_ifconv1:3  %tmp_2 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="128" op_0_bw="130">
<![CDATA[
_ifconv1:4  %p_Val2_42 = trunc i130 %tmp_2 to i128

]]></node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv1:5  store i128 %p_Val2_42, i128* @tempInput_data_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
_ifconv1:6  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_2, i32 129)

]]></node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="130">
<![CDATA[
_ifconv1:7  %tmp_390 = trunc i130 %tmp_2 to i32

]]></node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:11  %tmp_289 = icmp ugt i8 %tmp_288, 4

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:12  %storemerge8 = select i1 %tmp_389, i3 -1, i3 3

]]></node>
<StgValue><ssdm name="storemerge8"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:13  %storemerge9 = select i1 %tmp_289, i3 %storemerge8, i3 0

]]></node>
<StgValue><ssdm name="storemerge9"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:14  store i3 %storemerge9, i3* @keyResizerState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge399:0  br label %._crit_edge393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
:0  %tmp_63 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_63, label %_ifconv, label %._crit_edge397

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:0  %tmp_286 = add i8 -16, %keyResizerLength_V_load

]]></node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1  store i8 %tmp_286, i8* @keyResizerLength_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
_ifconv:3  %tmp_1 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="128" op_0_bw="130">
<![CDATA[
_ifconv:4  %p_Val2_41 = trunc i130 %tmp_1 to i128

]]></node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:5  store i128 %p_Val2_41, i128* @tempInput_data_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
_ifconv:6  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_1, i32 129)

]]></node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="64" op_0_bw="130">
<![CDATA[
_ifconv:7  %tmp_387 = trunc i130 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:11  %tmp_287 = icmp ugt i8 %tmp_286, 8

]]></node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:12  %storemerge6 = select i1 %tmp_386, i3 -2, i3 2

]]></node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:13  %storemerge7 = select i1 %tmp_287, i3 %storemerge6, i3 0

]]></node>
<StgValue><ssdm name="storemerge7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:14  store i3 %storemerge7, i3* @keyResizerState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge397:0  br label %._crit_edge393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* @in2hashKeyLength_V_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge394

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
:0  %tmp_66 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_66, label %2, label %._crit_edge394

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_V_96 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @in2hashKeyLength_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_96"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %tmp_V_96, i8* @keyResizerLength_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
:2  %tmp90 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="128" op_0_bw="130">
<![CDATA[
:3  %p_Val2_44 = trunc i130 %tmp90 to i128

]]></node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
:4  store i128 %p_Val2_44, i128* @tempInput_data_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
:5  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp90, i32 129)

]]></node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="96" op_0_bw="130">
<![CDATA[
:9  %tmp_V_97 = trunc i130 %tmp90 to i96

]]></node>
<StgValue><ssdm name="tmp_V_97"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_291 = icmp ugt i8 %tmp_V_96, 12

]]></node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_291, label %3, label %._crit_edge396

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
<literal name="tmp_291" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  %storemerge1 = select i1 %tmp_395, i3 -3, i3 1

]]></node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
<literal name="tmp_291" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %storemerge1, i3* @keyResizerState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge394:0  br label %._crit_edge393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i32* @resizedInitValue_V, [8 x i8]* @str1730, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1731, [1 x i8]* @str1731, [8 x i8]* @str1730)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i32* @resizedKeyLength_V, [8 x i8]* @str1726, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1727, [1 x i8]* @str1727, [8 x i8]* @str1726)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i96* @resizedKey_V_V, [8 x i8]* @str1722, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1723, [1 x i8]* @str1723, [8 x i8]* @str1722)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i8* @in2hashKeyLength_V_V, [8 x i8]* @str1606, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1607, [1 x i8]* @str1607, [8 x i8]* @str1606)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="130" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1602, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1603, [1 x i8]* @str1603, [8 x i8]* @str1602) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="130" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1598, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1599, [1 x i8]* @str1599, [8 x i8]* @str1598) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="130" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1594, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1595, [1 x i8]* @str1595, [8 x i8]* @str1594) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1309, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str308, [1 x i8]* @p_str308, [1 x i8]* @p_str308) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str308) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="96" op_0_bw="96">
<![CDATA[
codeRepl:12  %p_Val2_40 = load i96* @resizedKeyOutput_V, align 8

]]></node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="keyResizerState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="96" op_0_bw="96" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_V_92 = call i96 @_ssdm_op_PartSelect.i96.i128.i32.i32(i128 %p_Val2_s, i32 32, i32 127)

]]></node>
<StgValue><ssdm name="tmp_V_92"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="keyResizerState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="96" op_1_bw="96">
<![CDATA[
:1  store i96 %tmp_V_92, i96* @resizedKeyOutput_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="keyResizerState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V_92) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="keyResizerState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_20 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 127)

]]></node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="keyResizerState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="64" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_61 = call i96 @llvm.part.set.i96.i64(i96 %p_Val2_40, i64 %p_Result_20, i32 0, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="keyResizerState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="96" op_1_bw="96">
<![CDATA[
:2  store i96 %p_Result_61, i96* @resizedKeyOutput_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="keyResizerState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_61) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="keyResizerState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_s_95 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 96, i32 127)

]]></node>
<StgValue><ssdm name="p_Result_s_95"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="keyResizerState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_60 = call i96 @llvm.part.set.i96.i32(i96 %p_Val2_40, i32 %p_Result_s_95, i32 0, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="keyResizerState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="96" op_1_bw="96">
<![CDATA[
:2  store i96 %p_Result_60, i96* @resizedKeyOutput_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="keyResizerState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_60) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="96" op_1_bw="96">
<![CDATA[
:5  store i96 %tmp_V_95, i96* @resizedKeyOutput_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V_95) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
<literal name="tmp_290" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge402

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="keyResizerState_load" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge402:0  br label %._crit_edge401

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="keyResizerState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="96" op_0_bw="96" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_V = call i96 @_ssdm_op_PartSelect.i96.i128.i32.i32(i128 %p_Val2_s, i32 32, i32 127)

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="keyResizerState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="96" op_1_bw="96">
<![CDATA[
:3  store i96 %tmp_V, i96* @resizedKeyOutput_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="keyResizerState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:2  %p_Result_22 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 127)

]]></node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="64">
<![CDATA[
_ifconv1:8  %p_Result_59 = call i96 @_ssdm_op_BitConcatenate.i96.i32.i64(i32 %tmp_390, i64 %p_Result_22)

]]></node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ifconv1:9  store i96 %p_Result_59, i96* @resizedKeyOutput_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
_ifconv1:10  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_59) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="keyResizerState_load" val="2"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:15  br label %._crit_edge399

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %p_Result_21 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 96, i32 127)

]]></node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:8  %p_Result_s = call i96 @_ssdm_op_BitConcatenate.i96.i64.i32(i64 %tmp_387, i32 %p_Result_21)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ifconv:9  store i96 %p_Result_s, i96* @resizedKeyOutput_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
_ifconv:10  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_s) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="keyResizerState_load" val="1"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:15  br label %._crit_edge397

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="8">
<![CDATA[
:6  %tmp_67 = zext i8 %tmp_V_96 to i32

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @resizedKeyLength_V, i32 %tmp_67) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @resizedInitValue_V, i32 13) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="96" op_1_bw="96">
<![CDATA[
:10  store i96 %tmp_V_97, i96* @resizedKeyOutput_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
:11  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V_97) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
<literal name="tmp_291" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge396

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="keyResizerState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge396:0  br label %._crit_edge394

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0">
<![CDATA[
._crit_edge393:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
