
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.039764                       # Number of seconds simulated
sim_ticks                                 39763939000                       # Number of ticks simulated
final_tick                               8874877999500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91231                       # Simulator instruction rate (inst/s)
host_op_rate                                   121217                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36276920                       # Simulator tick rate (ticks/s)
host_mem_usage                                2229152                       # Number of bytes of host memory used
host_seconds                                  1096.12                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             11712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1191744                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1203456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        11712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       203456                       # Number of bytes written to this memory
system.physmem.bytes_written::total            203456                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                183                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18621                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18804                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3179                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3179                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               294538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             29970471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30265010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          294538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             294538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5116596                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5116596                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5116596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              294538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            29970471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               35381605                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14706                       # number of replacements
system.l2.tagsinuse                       3963.624846                       # Cycle average of tags in use
system.l2.total_refs                          2111467                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18797                       # Sample count of references to valid blocks.
system.l2.avg_refs                         112.329999                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   8842970754500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           120.640976                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              21.879205                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3821.104665                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.029453                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.005342                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.932887                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.967682                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                   23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              1804005                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1804028                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           327028                       # number of Writeback hits
system.l2.Writeback_hits::total                327028                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              43242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43242                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    23                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1847247                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1847270                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   23                       # number of overall hits
system.l2.overall_hits::cpu.data              1847247                       # number of overall hits
system.l2.overall_hits::total                 1847270                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                183                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18140                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18323                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 481                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 183                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18621                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18804                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                183                       # number of overall misses
system.l2.overall_misses::cpu.data              18621                       # number of overall misses
system.l2.overall_misses::total                 18804                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      9855500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    971872500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       981728000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     25105500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25105500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       9855500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     996978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1006833500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      9855500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    996978000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1006833500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1822145                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1822351                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       327028                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            327028                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          43723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43723                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               206                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1865868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1866074                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              206                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1865868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1866074                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.888350                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.009955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.010055                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.011001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.011001                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.888350                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010077                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.888350                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010077                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53855.191257                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53576.212789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53578.999072                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52194.386694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52194.386694                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53855.191257                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53540.518769                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53543.581153                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53855.191257                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53540.518769                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53543.581153                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3179                       # number of writebacks
system.l2.writebacks::total                      3179                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           183                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18140                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18323                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            481                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18804                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18804                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      7628000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    750723000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    758351000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     19299500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19299500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      7628000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    770022500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    777650500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      7628000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    770022500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    777650500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.888350                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.009955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.010055                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011001                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.888350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.009980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010077                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.888350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.009980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010077                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41683.060109                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41384.950386                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41387.927741                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40123.700624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40123.700624                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41683.060109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41352.370979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41355.589236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41683.060109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41352.370979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41355.589236                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 7135714                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7135714                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            194704                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5199072                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 5187096                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.769651                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         79527878                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10304869                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      114276071                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7135714                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5187096                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      24143807                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2427060                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               42580140                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10194093                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32607                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           79230303                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.930041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.167979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 55681302     70.28%     70.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   348923      0.44%     70.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1026347      1.30%     72.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2323100      2.93%     74.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   707352      0.89%     75.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1786810      2.26%     78.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2080871      2.63%     80.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2906654      3.67%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12368944     15.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             79230303                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.089726                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.436931                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 16555835                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              37068567                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18550395                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4854042                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2201463                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              152010333                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2201463                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21020364                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10407434                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  18674750                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              26926291                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              150872206                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               4260291                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               18486981                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1859338                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           176073730                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             394460615                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        145264805                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         249195810                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629897                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 22443691                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  47295363                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24304583                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4835810                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2981660                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            63749                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  149649791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  16                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 142679022                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            725016                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        16772592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22742475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             16                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      79230303                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.800814                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.373500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10317195     13.02%     13.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            30375167     38.34%     51.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18388850     23.21%     74.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10231613     12.91%     87.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6714809      8.48%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1909896      2.41%     98.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              631652      0.80%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              656280      0.83%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4841      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        79230303                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2697547      5.33%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              47281580     93.36%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 666367      1.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   125      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             17417      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50852181     35.64%     35.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     35.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     35.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            63136739     44.25%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23884302     16.74%     96.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4788383      3.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              142679022                       # Type of FU issued
system.cpu.iq.rate                           1.794076                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50645619                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.354962                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          198939469                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          69478482                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     57990299                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           217019511                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           96944817                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     84023961                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               60976094                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               132331130                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           635102                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2113519                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          350                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          904                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       230538                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         52755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2201463                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4243981                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                101491                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           149649807                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             39663                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24304583                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4835810                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  44574                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   904                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            904                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         108649                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        88828                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               197477                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             142465098                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23808246                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            213922                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     28592141                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6318879                       # Number of branches executed
system.cpu.iew.exec_stores                    4783895                       # Number of stores executed
system.cpu.iew.exec_rate                     1.791386                       # Inst execution rate
system.cpu.iew.wb_sent                      142051945                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     142014260                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 115067887                       # num instructions producing a value
system.cpu.iew.wb_consumers                 208623709                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.785717                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.551557                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16780792                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            194704                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     77028840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.724927                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.222209                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     28636641     37.18%     37.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19210881     24.94%     62.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12831089     16.66%     78.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4205458      5.46%     84.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2443873      3.17%     87.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3228500      4.19%     91.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       952155      1.24%     92.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       413169      0.54%     93.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5107074      6.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     77028840                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               5107074                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    221571688                       # The number of ROB reads
system.cpu.rob.rob_writes                   301501941                       # The number of ROB writes
system.cpu.timesIdled                           11254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          297575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.795279                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.795279                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.257421                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.257421                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                162463412                       # number of integer regfile reads
system.cpu.int_regfile_writes                87805296                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 164968390                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 78109743                       # number of floating regfile writes
system.cpu.misc_regfile_reads                42327664                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     56                       # number of replacements
system.cpu.icache.tagsinuse                136.592579                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10193832                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    206                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               49484.621359                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     136.592579                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.533565                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.533565                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10193832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10193832                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10193832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10193832                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10193832                       # number of overall hits
system.cpu.icache.overall_hits::total        10193832                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           261                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          261                       # number of overall misses
system.cpu.icache.overall_misses::total           261                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     12987000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12987000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     12987000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12987000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     12987000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12987000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10194093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10194093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10194093                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10194093                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10194093                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10194093                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49758.620690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49758.620690                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49758.620690                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49758.620690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49758.620690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49758.620690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           53                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          206                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          206                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          206                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          206                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          206                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          206                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     10297000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10297000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     10297000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10297000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     10297000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10297000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49985.436893                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49985.436893                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49985.436893                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49985.436893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49985.436893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49985.436893                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1865611                       # number of replacements
system.cpu.dcache.tagsinuse                255.965810                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 22474136                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1865867                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  12.044876                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835124553000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.965810                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999866                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999866                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     17913339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17913339                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4560797                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4560797                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      22474136                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22474136                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22474136                       # number of overall hits
system.cpu.dcache.overall_hits::total        22474136                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5209330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5209330                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        44475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        44475                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5253805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5253805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5253805                       # number of overall misses
system.cpu.dcache.overall_misses::total       5253805                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  66338639000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  66338639000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    598844934                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    598844934                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  66937483934                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  66937483934                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  66937483934                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  66937483934                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23122669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23122669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     27727941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     27727941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     27727941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     27727941                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.225291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.225291                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009657                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009657                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.189477                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189477                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.189477                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189477                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12734.581798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12734.581798                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13464.753997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13464.753997                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12740.762920                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12740.762920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12740.762920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12740.762920                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       406382                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             36671                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.081836                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       327028                       # number of writebacks
system.cpu.dcache.writebacks::total            327028                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      3387174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3387174                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          763                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      3387937                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3387937                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      3387937                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3387937                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1822156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1822156                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        43712                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43712                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1865868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1865868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1865868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1865868                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  21134587500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21134587500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    505850434                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    505850434                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  21640437934                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21640437934                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  21640437934                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21640437934                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.078804                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.078804                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009492                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009492                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.067292                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067292                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.067292                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067292                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11598.670750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11598.670750                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11572.347044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11572.347044                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11598.054061                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11598.054061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11598.054061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11598.054061                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
