	component Phy_inst_rx_enh_fifo_insert_bfm_ip is
		port (
			sig_rx_enh_fifo_insert : in std_logic_vector(0 downto 0) := (others => 'X')  -- rx_enh_fifo_insert
		);
	end component Phy_inst_rx_enh_fifo_insert_bfm_ip;

