Synthesis report
Thu Apr 21 09:09:51 2022
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Partition Summary
  5. Partition "root_partition" Resource Utilization by Entity
  6. General Register Statistics for Partition "root_partition"
  7. Post-Synthesis Netlist Statistics for Partition "root_partition"
  8. Synthesis Resource Usage Summary for Partition "root_partition"
  9. Synthesis Messages
 10. General Warnings
 11. Warnings for gelu.v
 12. Warnings for GELU_Scale4_12bit_Config1.sv



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Thu Apr 21 09:09:51 2022 ;
; Revision Name         ; test_wrapper                          ;
; Top-level Entity Name ; gelu_wrapper                          ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10CX220YF780I5G    ;                    ;
; Top-level entity name                                                           ; gelu_wrapper       ; test_wrapper       ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Design Assistant include IP blocks                                              ; Off                ; Off                ;
; High fanout net threshold for RAM inference                                     ; 15                 ; 15                 ;
; Design Assistant limit on reported violations per rule                          ; 5000               ; 5000               ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Allow RAM Retiming                                                              ; Off                ; Off                ;
; Allow DSP Retiming                                                              ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Auto               ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100                ; 100                ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On                 ; On                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Parameter Settings to ASCII                                              ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Source Assignments to ASCII                                              ; On                 ; On                 ;
; Report Resource Utilization by Entity to ASCII                                  ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable VHDL static assertion support                                            ; Off                ; Off                ;
; Enable SystemVerilog static assertion support                                   ; Off                ; Off                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 100                ; 100                ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                ; 500                ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                ;
; Fractal Synthesis                                                               ; Off                ; Off                ;
; Synthesis Available Resource Multiplier                                         ; 1                  ; 1                  ;
; Message Level for Unconnected Output Ports                                      ; Warning            ; Warning            ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto               ; Auto               ;
; Initialize Verilog enums to X                                                   ; Off                ; Off                ;
; Enable preserve for debug assignments                                           ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                           ;
+----------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+----------------------------------+
; File Name with User-Entered Path ; File Type                              ; File Name with Absolute Path                                                                 ; Library ; MD5                              ;
+----------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+----------------------------------+
; GELU_Scale4_12bit_Config1.sv     ; User-Specified SystemVerilog HDL File  ; C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv ;         ; b17a3ef9a159ff768357936e5f75df52 ;
; gelu.v                           ; User-Specified Verilog HDL File        ; C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v                       ;         ; 0d073277e13ab71a2b59a03c9bf31289 ;
+----------------------------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                  ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------------------+--------------+--------------+
; |                          ; 14 (2)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; |                                    ; gelu_wrapper ; altera_work  ;
;    |UUT0|                  ; 12 (7)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; UUT0                                 ; AHBU         ; altera_work  ;
;       |Dec1|               ; 4 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; UUT0|Dec1                            ; Decoder_5    ; altera_work  ;
;          |LowerDec|        ; 3 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; UUT0|Dec1|LowerDec                   ; Decoder_4    ; altera_work  ;
;             |LowerDec|     ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; UUT0|Dec1|LowerDec|LowerDec          ; Decoder_3    ; altera_work  ;
;                |LowerDec|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; UUT0|Dec1|LowerDec|LowerDec|LowerDec ; Decoder_2    ; altera_work  ;
;       |Enc1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; UUT0|Enc1                            ; Encoder_6    ; altera_work  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 0           ;
; Number of registers using Synchronous Clear  ; 0           ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 0           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 0           ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 70                                      ;
; cyclone10gx_lcell_comb ; 14                                      ;
;     normal             ; 14                                      ;
;         0 data inputs  ; 2                                       ;
;         2 data inputs  ; 1                                       ;
;         3 data inputs  ; 1                                       ;
;         4 data inputs  ; 2                                       ;
;         6 data inputs  ; 8                                       ;
;                        ;                                         ;
; Number of carry chains ; 0                                       ;
; Max carry chain length ; 0                                       ;
;                        ;                                         ;
; Max LUT depth          ; 2.00                                    ;
; Average LUT depth      ; 1.15                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 11                ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 14                ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 8                 ;
;     -- 5 input functions                    ; 0                 ;
;     -- 4 input functions                    ; 2                 ;
;     -- <=3 input functions                  ; 4                 ;
;                                             ;                   ;
; Dedicated logic registers                   ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 70                ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; ~GND              ;
; Maximum fan-out                             ; 20                ;
; Total fan-out                               ; 95                ;
; Average fan-out                             ; 1.13              ;
+---------------------------------------------+-------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Thu Apr 21 09:09:47 2022
    Info: System process ID: 8436
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off test_wrapper -c test_wrapper
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "test_wrapper"
Info: Revision = "test_wrapper"
Info: Analyzing source files
Info (16884): Verilog HDL info at gelu.v(1): analyzing included file GELU_Scale4_12bit_Config1.sv File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 1
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(13): overwriting previous definition of Top_For_Clk module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 13
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(13): previous definition of module Top_For_Clk is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 13
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(100): overwriting previous definition of AHBU module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 100
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(100): previous definition of module AHBU is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 100
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(136): overwriting previous definition of SubFunction_1 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 136
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(136): previous definition of module SubFunction_1 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 136
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(149): overwriting previous definition of Encoder_2 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 149
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(149): previous definition of module Encoder_2 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 149
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(164): overwriting previous definition of Encoder_3 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 164
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(164): previous definition of module Encoder_3 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 164
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(189): overwriting previous definition of Encoder_4 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 189
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(189): previous definition of module Encoder_4 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 189
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(206): overwriting previous definition of Encoder_5 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 206
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(206): previous definition of module Encoder_5 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 206
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(228): overwriting previous definition of Encoder_6 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 228
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(228): previous definition of module Encoder_6 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 228
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(253): overwriting previous definition of Encoder_7 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 253
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(253): previous definition of module Encoder_7 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 253
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(284): overwriting previous definition of Encoder_8 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 284
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(284): previous definition of module Encoder_8 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 284
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(299): overwriting previous definition of Encoder_9 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 299
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(299): previous definition of module Encoder_9 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 299
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(321): overwriting previous definition of Encoder_10 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 321
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(321): previous definition of module Encoder_10 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 321
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(336): overwriting previous definition of Encoder_11 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 336
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(336): previous definition of module Encoder_11 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 336
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(358): overwriting previous definition of Encoder_12 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 358
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(358): previous definition of module Encoder_12 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 358
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(373): overwriting previous definition of Encoder_13 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 373
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(373): previous definition of module Encoder_13 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 373
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(395): overwriting previous definition of Encoder_14 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 395
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(395): previous definition of module Encoder_14 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 395
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(410): overwriting previous definition of Encoder_15 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 410
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(410): previous definition of module Encoder_15 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 410
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(432): overwriting previous definition of Encoder_16 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 432
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(432): previous definition of module Encoder_16 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 432
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(440): overwriting previous definition of Decoder_1 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 440
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(440): previous definition of module Decoder_1 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 440
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(449): overwriting previous definition of Decoder_2 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 449
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(449): previous definition of module Decoder_2 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 449
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(462): overwriting previous definition of Decoder_3 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 462
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(462): previous definition of module Decoder_3 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 462
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(475): overwriting previous definition of Decoder_4 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 475
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(475): previous definition of module Decoder_4 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 475
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(488): overwriting previous definition of Decoder_5 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 488
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(488): previous definition of module Decoder_5 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 488
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(501): overwriting previous definition of Decoder_6 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 501
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(501): previous definition of module Decoder_6 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 501
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(514): overwriting previous definition of Decoder_7 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 514
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(514): previous definition of module Decoder_7 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 514
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(527): overwriting previous definition of Decoder_8 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 527
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(527): previous definition of module Decoder_8 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 527
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(540): overwriting previous definition of Decoder_9 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 540
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(540): previous definition of module Decoder_9 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 540
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(553): overwriting previous definition of Decoder_10 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 553
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(553): previous definition of module Decoder_10 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 553
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(566): overwriting previous definition of Decoder_11 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 566
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(566): previous definition of module Decoder_11 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 566
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(579): overwriting previous definition of Decoder_12 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 579
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(579): previous definition of module Decoder_12 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 579
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(592): overwriting previous definition of Decoder_13 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 592
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(592): previous definition of module Decoder_13 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 592
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(605): overwriting previous definition of Decoder_14 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 605
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(605): previous definition of module Decoder_14 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 605
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(618): overwriting previous definition of Decoder_15 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 618
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(618): previous definition of module Decoder_15 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 618
Warning (16817): Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(631): overwriting previous definition of Decoder_16 module File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 631
Info (18437): Verilog HDL info at GELU_Scale4_12bit_Config1.sv(631): previous definition of module Decoder_16 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/GELU_Scale4_12bit_Config1.sv Line: 631
Info (19624): Verilog HDL info at gelu.v(1): back to file 'gelu.v' File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 1
Info: Elaborating from top-level entity "gelu_wrapper"
Warning (21610): Output port "bin_out1[12..31]" in top-level entity "gelu_wrapper" does not have a driver. Connecting to the default value "gnd". File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
Info: Found 35 design entities
Info: There are 10 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ovalid" is stuck at VCC File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 8
    Warning (13410): Pin "oready" is stuck at VCC File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 9
    Warning (13410): Pin "bin_out1[12]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[13]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[14]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[15]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[16]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[17]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[18]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[19]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[20]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[21]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[22]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[23]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[24]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[25]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[26]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[27]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[28]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[29]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[30]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
    Warning (13410): Pin "bin_out1[31]" is stuck at GND File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/gelu.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (21057): Implemented 84 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 14 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 526 megabytes
    Info: Processing ended: Thu Apr 21 09:09:51 2022
    Info: Elapsed time: 00:00:04
    Info: System process ID: 8436


+---------------------------------------------------------------------+
; General Warnings                                                    ;
+------------+----------+-------+-------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                      ;
+------------+----------+-------+-------------------------------------+
; 13024      ; Warning  ; 1     ; Output pins are stuck at VCC or GND ;
+------------+----------+-------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for gelu.v                                                                                                                                              ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; 13410      ; Warning  ; 22    ; Pin "ovalid" is stuck at VCC                                                                                                     ;
; 21610      ; Warning  ; 1     ; Output port "bin_out1[12..31]" in top-level entity "gelu_wrapper" does not have a driver. Connecting to the default value "gnd". ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for GELU_Scale4_12bit_Config1.sv                                                                                                      ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; 16817      ; Warning  ; 34    ; Verilog HDL warning at GELU_Scale4_12bit_Config1.sv(13): overwriting previous definition of Top_For_Clk module ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+


