# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
# Date created = 00:50:15  December 03, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Demo_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C5T144C8
set_global_assignment -name TOP_LEVEL_ENTITY Demo
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:50:15  DECEMBER 03, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name DEVICE_FILTER_PACKAGE "ANY QFP"
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name MIF_FILE Demo.mif
set_global_assignment -name QIP_FILE lfun.qip
set_global_assignment -name BDF_FILE Demo.bdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name VECTOR_WAVEFORM_FILE Demo.vwf
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name MISC_FILE "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.13(1)/Demo.dpf"
set_global_assignment -name VERILOG_FILE translate1.v
set_global_assignment -name VERILOG_FILE translate2.v
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_43 -to a[3]
set_location_assignment PIN_119 -to a[2]
set_location_assignment PIN_120 -to a[1]
set_location_assignment PIN_42 -to a[0]
set_location_assignment PIN_30 -to b[3]
set_location_assignment PIN_27 -to b[2]
set_location_assignment PIN_26 -to b[1]
set_location_assignment PIN_25 -to b[0]
set_location_assignment PIN_141 -to ah[3]
set_location_assignment PIN_139 -to ah[2]
set_location_assignment PIN_137 -to ah[1]
set_location_assignment PIN_135 -to ah[0]
set_location_assignment PIN_134 -to al[3]
set_location_assignment PIN_133 -to al[2]
set_location_assignment PIN_129 -to al[1]
set_location_assignment PIN_126 -to al[0]
set_location_assignment PIN_125 -to bh[3]
set_location_assignment PIN_122 -to bh[2]
set_location_assignment PIN_121 -to bh[1]
set_location_assignment PIN_118 -to bh[0]
set_location_assignment PIN_115 -to bl[3]
set_location_assignment PIN_114 -to bl[2]
set_location_assignment PIN_113 -to bl[1]
set_location_assignment PIN_112 -to bl[0]
set_location_assignment PIN_94 -to qh[3]
set_location_assignment PIN_92 -to qh[2]
set_location_assignment PIN_86 -to qh[1]
set_location_assignment PIN_81 -to qh[0]
set_location_assignment PIN_80 -to qs[3]
set_location_assignment PIN_74 -to qs[2]
set_location_assignment PIN_72 -to qs[1]
set_location_assignment PIN_71 -to qs[0]
set_location_assignment PIN_70 -to ql[3]
set_location_assignment PIN_69 -to ql[2]
set_location_assignment PIN_67 -to ql[1]
set_location_assignment PIN_65 -to ql[0]
set_location_assignment PIN_45 -to clock