{"Source Block": ["zipcpu/rtl/core/prefetch.v@120:141@HdlStmProcess", "\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\to_i <= i_wb_data;\n\n\tinitial o_valid   = 1'b0;\n\tinitial o_illegal = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_rst)\n\t\tbegin\n\t\t\to_valid   <= 1'b0;\n\t\t\to_illegal <= 1'b0;\n\t\tend else if ((o_wb_cyc)&&(i_wb_ack))\n\t\tbegin\n\t\t\to_valid   <= (!i_wb_err)&&(!invalid);\n\t\t\to_illegal <= ( i_wb_err)&&(!invalid);\n\t\tend else if ((i_stalled_n)||(i_clear_cache))\n\t\tbegin\n\t\t\to_valid <= 1'b0;\n\t\t\to_illegal <= 1'b0;\n\t\tend\n\n\tassign\to_pc = o_wb_addr;\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[126, "\t\tif (i_rst)\n"], [130, "\t\tend else if ((o_wb_cyc)&&(i_wb_ack))\n"], [132, "\t\t\to_valid   <= (!i_wb_err)&&(!invalid);\n"], [134, "\t\tend else if ((i_stalled_n)||(i_clear_cache))\n"]], "Add": [[126, "\t\tif ((i_rst)||(i_new_pc))\n"], [130, "\t\tend else if ((o_wb_cyc)&&((i_wb_ack)||(i_wb_err)))\n"], [132, "\t\t\to_valid   <= (!invalid);\n"], [134, "\t\tend else if ((i_stalled_n)||(i_clear_cache)||(i_new_pc))\n"]]}}