-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_16_ROM_AUrcU is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_16_ROM_AUrcU is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111100010111110010000111111010", 1 => "00111011101001110011010101010010", 2 => "00111100001110110101011010010101", 3 => "00111100000111100100111111010110", 
    4 => "10111010111101011100101010111001", 5 => "00111100011000000001010000101010", 6 => "10111011011001100000111010100111", 7 => "00111100101000010110100100011100", 
    8 => "10111001001101011110101111110100", 9 => "10111011010111111000101011000001", 10 => "00111011100100010110101010110101", 11 => "10111010001010000001111011101100", 
    12 => "10111010110010001100110100111100", 13 => "00111100001111000000010100001011", 14 => "10111011100111011000100100000100", 15 => "00111011101011100011011111001011", 
    16 => "10111011110101000000100101011110", 17 => "10111100011001010110011111101001", 18 => "10111011101010001010100111011011", 19 => "10111011100100101001110001010010", 
    20 => "00111100000101001111010101111111", 21 => "10111100010000011101000000010111", 22 => "00111011000011110001010011011110", 23 => "10111100000110011101000001101000", 
    24 => "10111001100101001011000110010011", 25 => "00111100110001000001001011010001", 26 => "00111011010001100000011000010011", 27 => "10111100001111101100100010111100", 
    28 => "10111011001101001111011011101110", 29 => "00111011100000010001111011111010", 30 => "10111010001011100011110000110111", 31 => "10111011111101000000001011000001", 
    32 => "00111011100000000101011101101011", 33 => "10111011010101001100001001110110", 34 => "10111010100001100100110101010011", 35 => "10111010001000001100011011001001", 
    36 => "10111011000000101111110010101111", 37 => "00111011100010111001011111110110", 38 => "10111011001111110101000000111001", 39 => "00111100011000000111010010111111", 
    40 => "10111100000010100101011111010011", 41 => "10111011101100111110100010101101", 42 => "10111001010101101001010100000101", 43 => "00111011111111000001100101001010", 
    44 => "10111010111110001000011101111001", 45 => "00111100100110101100000101100100", 46 => "10111011101100011111111010110110", 47 => "10111100011000000111001110100110", 
    48 => "00111011000011111101011111110010", 49 => "00111010010100011101100111001100", 50 => "00111011101010011111111100101000", 51 => "00111011110100011110001010010011", 
    52 => "00111011011000100011110011100101", 53 => "00111011100101010010011010011011", 54 => "00111011001001011111111101011100", 55 => "10111100100100101011011011111110", 
    56 => "10111011101110101001001010000011", 57 => "00111011010110001100110010101111", 58 => "00111011110110000100100000000010", 59 => "10111011101010101000100111110101", 
    60 => "10111010000010001100111101011000", 61 => "00111100011101001001010111011011", 62 => "10111011010010011010001000110000", 63 => "00111011100110101011000110000111", 
    64 => "10111100001011001011110111011000", 65 => "00111011010110111011101101111000", 66 => "10111101000010000110100111011101", 67 => "00111011111111001000100110100001", 
    68 => "10111011101111111011111010011100", 69 => "10111011100110001011001010110001", 70 => "10111001101110011010111111010011", 71 => "10111011100110010001001101011010", 
    72 => "10111011100100010001101011100011", 73 => "00111100000010010100111000110010", 74 => "10111100011011001011001111000000", 75 => "10111100001001100001001001101111", 
    76 => "00111100001011101101110111001100", 77 => "10111011111000101101100001100100", 78 => "00111011100101100000000000001011", 79 => "10111010000110000111001111011011", 
    80 => "00111100010100010011100101001111", 81 => "10111011101011011111110101111011", 82 => "00110111001010100101000000111100", 83 => "00111100101110011110101001001001", 
    84 => "00111100100000111101111000100101", 85 => "10111100110000011111110101011111", 86 => "10111011100111000000000011111111", 87 => "10111011101110010000101110111111", 
    88 => "10111011110100111110110100001101", 89 => "10111011100000110110110001000011", 90 => "00111011111000000010000000011111", 91 => "00111010010010101111010000001001", 
    92 => "10111100100001111001001101101111", 93 => "10111100000110111101010101010100", 94 => "00111011010111010110111011110101", 95 => "00111011111010100010010000101110", 
    96 => "00111100001010100111011100101110", 97 => "10111011111101110001100110111011", 98 => "10111011110111110111111110000001", 99 => "00111011100011110111110001011100");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

