Timing Analyzer report for Ozy_Janus
Thu Aug 03 22:24:02 2006
Version 5.1 Build 176 10/26/2005 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'BCLK'
  6. Clock Setup: 'CLK_24MHZ'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'IFCLK'
  9. Clock Hold: 'BCLK'
 10. Clock Hold: 'CLK_24MHZ'
 11. Clock Hold: 'FX2_CLK'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Ignored Timing Assignments
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                           ; To                                                                                                                               ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 6.869 ns                         ; FLAGA                                                                                                                          ; RX_wait[7]                                                                                                                       ; --         ; IFCLK     ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 17.859 ns                        ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN                                                                                                                             ; CLK_24MHZ  ; --        ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 10.799 ns                        ; FLAGA                                                                                                                          ; LED[3]                                                                                                                           ; --         ; --        ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 4.696 ns                         ; CDOUT                                                                                                                          ; Tx_q[0]                                                                                                                          ; --         ; CLK_24MHZ ; 0            ;
; Clock Setup: 'CLK_24MHZ'     ; 20.978 ns ; 24.58 MHz ( period = 40.690 ns ) ; N/A                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                              ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                  ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Setup: 'BCLK'          ; 32.709 ns ; 12.29 MHz ( period = 81.380 ns ) ; 62.65 MHz ( period = 15.962 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[2]                                                                                                                  ; BCLK       ; BCLK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 37.225 ns ; 24.00 MHz ( period = 41.666 ns ) ; 225.17 MHz ( period = 4.441 ns ) ; debounce:de_PTT|count[18]                                                                                                      ; debounce:de_PTT|count[18]                                                                                                        ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A       ; None                             ; 114.46 MHz ( period = 8.737 ns ) ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK     ; 0            ;
; Clock Hold: 'BCLK'           ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AD_state[0]                                                                                                                    ; AD_state[0]                                                                                                                      ; BCLK       ; BCLK      ; 0            ;
; Clock Hold: 'CLK_24MHZ'      ; 0.499 ns  ; 24.58 MHz ( period = 40.690 ns ) ; N/A                              ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                      ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.499 ns  ; 24.00 MHz ( period = 41.666 ns ) ; N/A                              ; debounce:de_PTT|clean_pb                                                                                                       ; debounce:de_PTT|clean_pb                                                                                                         ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                                ;                                                                                                                                  ;            ;           ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                  ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting               ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C8           ;                 ;                           ;             ;
; Timing Models                                         ; Preliminary           ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                    ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                    ;                 ;                           ;             ;
; Number of paths to report                             ; 200                   ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                   ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                   ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                   ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle    ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                    ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                    ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                    ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                   ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                   ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                    ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                   ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                   ;                 ;                           ;             ;
; Clock Settings                                        ; Bclk from Janus       ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; Tlv Bclk              ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; Janus 24.576MHz clock ;                 ; CLK_24MHZ                 ;             ;
; Clock Settings                                        ; Fx2 Clock             ;                 ; FX2_CLK                   ;             ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a   ; dcfifo_gd41 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe11|dffe12a ; dcfifo_gd41 ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a   ; dcfifo_ts51 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe7|dffe8a   ; dcfifo_ts51 ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                  ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name    ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on              ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; BCLK            ; BCLK from Janus       ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_24MHZ       ; Janus 24.576MHz clock ; User Pin      ; 24.58 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ; FX2 Clock             ; User Pin      ; 24.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ; TLV BCLK              ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; Janus 24.576MHz clock ; 1                     ; 8                   ; AUTO   ;              ;
; IFCLK           ;                       ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'BCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 32.709 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.043 ns                 ; 6.334 ns                ;
; 32.709 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.043 ns                 ; 6.334 ns                ;
; 32.768 ns                               ; 63.12 MHz ( period = 15.844 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.502 ns                 ; 6.734 ns                ;
; 32.768 ns                               ; 63.12 MHz ( period = 15.844 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.502 ns                 ; 6.734 ns                ;
; 32.819 ns                               ; 63.52 MHz ( period = 15.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.484 ns                 ; 6.665 ns                ;
; 32.819 ns                               ; 63.52 MHz ( period = 15.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.484 ns                 ; 6.665 ns                ;
; 33.373 ns                               ; 68.33 MHz ( period = 14.634 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.557 ns                 ; 6.184 ns                ;
; 33.373 ns                               ; 68.33 MHz ( period = 14.634 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.557 ns                 ; 6.184 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.430 ns                 ; 6.037 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.430 ns                 ; 6.037 ns                ;
; 33.580 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.029 ns                 ; 5.449 ns                ;
; 33.580 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.029 ns                 ; 5.449 ns                ;
; 33.667 ns                               ; 71.19 MHz ( period = 14.046 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 6.311 ns                ;
; 33.667 ns                               ; 71.19 MHz ( period = 14.046 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 6.311 ns                ;
; 33.751 ns                               ; 72.06 MHz ( period = 13.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.638 ns                 ; 5.887 ns                ;
; 33.751 ns                               ; 72.06 MHz ( period = 13.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.638 ns                 ; 5.887 ns                ;
; 33.751 ns                               ; 72.06 MHz ( period = 13.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.638 ns                 ; 5.887 ns                ;
; 33.751 ns                               ; 72.06 MHz ( period = 13.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.638 ns                 ; 5.887 ns                ;
; 33.751 ns                               ; 72.06 MHz ( period = 13.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.638 ns                 ; 5.887 ns                ;
; 33.751 ns                               ; 72.06 MHz ( period = 13.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.638 ns                 ; 5.887 ns                ;
; 33.751 ns                               ; 72.06 MHz ( period = 13.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.638 ns                 ; 5.887 ns                ;
; 33.751 ns                               ; 72.06 MHz ( period = 13.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.638 ns                 ; 5.887 ns                ;
; 33.751 ns                               ; 72.06 MHz ( period = 13.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.638 ns                 ; 5.887 ns                ;
; 33.810 ns                               ; 72.67 MHz ( period = 13.760 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.097 ns                 ; 6.287 ns                ;
; 33.810 ns                               ; 72.67 MHz ( period = 13.760 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.097 ns                 ; 6.287 ns                ;
; 33.810 ns                               ; 72.67 MHz ( period = 13.760 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.097 ns                 ; 6.287 ns                ;
; 33.810 ns                               ; 72.67 MHz ( period = 13.760 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.097 ns                 ; 6.287 ns                ;
; 33.810 ns                               ; 72.67 MHz ( period = 13.760 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.097 ns                 ; 6.287 ns                ;
; 33.810 ns                               ; 72.67 MHz ( period = 13.760 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.097 ns                 ; 6.287 ns                ;
; 33.810 ns                               ; 72.67 MHz ( period = 13.760 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.097 ns                 ; 6.287 ns                ;
; 33.810 ns                               ; 72.67 MHz ( period = 13.760 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.097 ns                 ; 6.287 ns                ;
; 33.810 ns                               ; 72.67 MHz ( period = 13.760 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.097 ns                 ; 6.287 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 6.218 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 6.218 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 6.218 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 6.218 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 6.218 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 6.218 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 6.218 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 6.218 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 6.218 ns                ;
; 34.145 ns                               ; 76.39 MHz ( period = 13.090 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.633 ns                 ; 5.488 ns                ;
; 34.201 ns                               ; 77.05 MHz ( period = 12.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.454 ns                 ; 5.253 ns                ;
; 34.201 ns                               ; 77.05 MHz ( period = 12.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.454 ns                 ; 5.253 ns                ;
; 34.204 ns                               ; 77.09 MHz ( period = 12.972 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.092 ns                 ; 5.888 ns                ;
; 34.255 ns                               ; 77.70 MHz ( period = 12.870 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.074 ns                 ; 5.819 ns                ;
; 34.374 ns                               ; 79.16 MHz ( period = 12.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; I_PWM[3]        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.587 ns                 ; 5.213 ns                ;
; 34.415 ns                               ; 79.68 MHz ( period = 12.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.152 ns                 ; 5.737 ns                ;
; 34.415 ns                               ; 79.68 MHz ( period = 12.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.152 ns                 ; 5.737 ns                ;
; 34.415 ns                               ; 79.68 MHz ( period = 12.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.152 ns                 ; 5.737 ns                ;
; 34.415 ns                               ; 79.68 MHz ( period = 12.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.152 ns                 ; 5.737 ns                ;
; 34.415 ns                               ; 79.68 MHz ( period = 12.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.152 ns                 ; 5.737 ns                ;
; 34.415 ns                               ; 79.68 MHz ( period = 12.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.152 ns                 ; 5.737 ns                ;
; 34.415 ns                               ; 79.68 MHz ( period = 12.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.152 ns                 ; 5.737 ns                ;
; 34.415 ns                               ; 79.68 MHz ( period = 12.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.152 ns                 ; 5.737 ns                ;
; 34.415 ns                               ; 79.68 MHz ( period = 12.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.152 ns                 ; 5.737 ns                ;
; 34.435 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.025 ns                 ; 5.590 ns                ;
; 34.435 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.025 ns                 ; 5.590 ns                ;
; 34.435 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.025 ns                 ; 5.590 ns                ;
; 34.435 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.025 ns                 ; 5.590 ns                ;
; 34.435 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.025 ns                 ; 5.590 ns                ;
; 34.435 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.025 ns                 ; 5.590 ns                ;
; 34.435 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.025 ns                 ; 5.590 ns                ;
; 34.435 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.025 ns                 ; 5.590 ns                ;
; 34.435 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.025 ns                 ; 5.590 ns                ;
; 34.476 ns                               ; 80.46 MHz ( period = 12.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.458 ns                 ; 4.982 ns                ;
; 34.535 ns                               ; 81.23 MHz ( period = 12.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.917 ns                 ; 5.382 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; Left_PWM[3]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.336 ns                 ; 4.786 ns                ;
; 34.568 ns                               ; 81.67 MHz ( period = 12.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.868 ns                 ; 5.300 ns                ;
; 34.568 ns                               ; 81.67 MHz ( period = 12.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.868 ns                 ; 5.300 ns                ;
; 34.568 ns                               ; 81.67 MHz ( period = 12.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.868 ns                 ; 5.300 ns                ;
; 34.568 ns                               ; 81.67 MHz ( period = 12.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.868 ns                 ; 5.300 ns                ;
; 34.568 ns                               ; 81.67 MHz ( period = 12.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.868 ns                 ; 5.300 ns                ;
; 34.568 ns                               ; 81.67 MHz ( period = 12.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.868 ns                 ; 5.300 ns                ;
; 34.568 ns                               ; 81.67 MHz ( period = 12.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.868 ns                 ; 5.300 ns                ;
; 34.568 ns                               ; 81.67 MHz ( period = 12.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.868 ns                 ; 5.300 ns                ;
; 34.568 ns                               ; 81.67 MHz ( period = 12.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.868 ns                 ; 5.300 ns                ;
; 34.586 ns                               ; 81.91 MHz ( period = 12.208 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.899 ns                 ; 5.313 ns                ;
; 34.611 ns                               ; 82.25 MHz ( period = 12.158 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.863 ns                 ; 5.252 ns                ;
; 34.622 ns                               ; 82.40 MHz ( period = 12.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.624 ns                 ; 5.002 ns                ;
; 34.622 ns                               ; 82.40 MHz ( period = 12.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.624 ns                 ; 5.002 ns                ;
; 34.622 ns                               ; 82.40 MHz ( period = 12.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.624 ns                 ; 5.002 ns                ;
; 34.622 ns                               ; 82.40 MHz ( period = 12.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.624 ns                 ; 5.002 ns                ;
; 34.622 ns                               ; 82.40 MHz ( period = 12.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.624 ns                 ; 5.002 ns                ;
; 34.622 ns                               ; 82.40 MHz ( period = 12.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.624 ns                 ; 5.002 ns                ;
; 34.622 ns                               ; 82.40 MHz ( period = 12.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.624 ns                 ; 5.002 ns                ;
; 34.622 ns                               ; 82.40 MHz ( period = 12.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.624 ns                 ; 5.002 ns                ;
; 34.622 ns                               ; 82.40 MHz ( period = 12.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.624 ns                 ; 5.002 ns                ;
; 34.709 ns                               ; 83.60 MHz ( period = 11.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.573 ns                 ; 5.864 ns                ;
; 34.709 ns                               ; 83.60 MHz ( period = 11.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.573 ns                 ; 5.864 ns                ;
; 34.709 ns                               ; 83.60 MHz ( period = 11.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.573 ns                 ; 5.864 ns                ;
; 34.709 ns                               ; 83.60 MHz ( period = 11.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.573 ns                 ; 5.864 ns                ;
; 34.709 ns                               ; 83.60 MHz ( period = 11.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.573 ns                 ; 5.864 ns                ;
; 34.709 ns                               ; 83.60 MHz ( period = 11.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.573 ns                 ; 5.864 ns                ;
; 34.709 ns                               ; 83.60 MHz ( period = 11.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.573 ns                 ; 5.864 ns                ;
; 34.709 ns                               ; 83.60 MHz ( period = 11.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.573 ns                 ; 5.864 ns                ;
; 34.709 ns                               ; 83.60 MHz ( period = 11.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.573 ns                 ; 5.864 ns                ;
; 34.760 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.878 ns                 ; 5.118 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.875 ns                 ; 5.106 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.875 ns                 ; 5.106 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.875 ns                 ; 5.106 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.875 ns                 ; 5.106 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.875 ns                 ; 5.106 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.875 ns                 ; 5.106 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.875 ns                 ; 5.106 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.875 ns                 ; 5.106 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.875 ns                 ; 5.106 ns                ;
; 34.809 ns                               ; 85.02 MHz ( period = 11.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.147 ns                 ; 5.338 ns                ;
; 34.812 ns                               ; 85.06 MHz ( period = 11.756 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.870 ns                 ; 5.058 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.020 ns                 ; 5.191 ns                ;
; 34.893 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.633 ns                 ; 4.740 ns                ;
; 34.930 ns                               ; 86.81 MHz ( period = 11.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.369 ns                ;
; 34.930 ns                               ; 86.81 MHz ( period = 11.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.369 ns                ;
; 34.930 ns                               ; 86.81 MHz ( period = 11.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.369 ns                ;
; 34.930 ns                               ; 86.81 MHz ( period = 11.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.369 ns                ;
; 34.930 ns                               ; 86.81 MHz ( period = 11.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.369 ns                ;
; 34.930 ns                               ; 86.81 MHz ( period = 11.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.369 ns                ;
; 34.930 ns                               ; 86.81 MHz ( period = 11.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.369 ns                ;
; 34.930 ns                               ; 86.81 MHz ( period = 11.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.369 ns                ;
; 34.930 ns                               ; 86.81 MHz ( period = 11.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.369 ns                ;
; 34.952 ns                               ; 87.14 MHz ( period = 11.476 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.092 ns                 ; 5.140 ns                ;
; 34.973 ns                               ; 87.46 MHz ( period = 11.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.294 ns                 ; 5.321 ns                ;
; 35.003 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.074 ns                 ; 5.071 ns                ;
; 35.016 ns                               ; 88.12 MHz ( period = 11.348 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.619 ns                 ; 4.603 ns                ;
; 35.070 ns                               ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.883 ns                 ; 4.813 ns                ;
; 35.070 ns                               ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.883 ns                 ; 4.813 ns                ;
; 35.070 ns                               ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.883 ns                 ; 4.813 ns                ;
; 35.070 ns                               ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.883 ns                 ; 4.813 ns                ;
; 35.070 ns                               ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.883 ns                 ; 4.813 ns                ;
; 35.070 ns                               ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.883 ns                 ; 4.813 ns                ;
; 35.070 ns                               ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.883 ns                 ; 4.813 ns                ;
; 35.070 ns                               ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.883 ns                 ; 4.813 ns                ;
; 35.070 ns                               ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.883 ns                 ; 4.813 ns                ;
; 35.103 ns                               ; 89.49 MHz ( period = 11.174 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.568 ns                 ; 5.465 ns                ;
; 35.140 ns                               ; 90.09 MHz ( period = 11.100 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.972 ns                 ; 4.832 ns                ;
; 35.147 ns                               ; 90.20 MHz ( period = 11.086 ns )                    ; Rx_control_4[2]                                                                                                                ; register[2]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.424 ns                 ; 5.277 ns                ;
; 35.155 ns                               ; 90.33 MHz ( period = 11.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Q_PWM[1]        ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.900 ns                 ; 3.745 ns                ;
; 35.160 ns                               ; 90.42 MHz ( period = 11.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.845 ns                 ; 4.685 ns                ;
; 35.224 ns                               ; 91.47 MHz ( period = 10.932 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.072 ns                 ; 4.848 ns                ;
; 35.243 ns                               ; 91.79 MHz ( period = 10.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.049 ns                 ; 4.806 ns                ;
; 35.243 ns                               ; 91.79 MHz ( period = 10.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.049 ns                 ; 4.806 ns                ;
; 35.243 ns                               ; 91.79 MHz ( period = 10.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.049 ns                 ; 4.806 ns                ;
; 35.243 ns                               ; 91.79 MHz ( period = 10.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.049 ns                 ; 4.806 ns                ;
; 35.243 ns                               ; 91.79 MHz ( period = 10.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.049 ns                 ; 4.806 ns                ;
; 35.243 ns                               ; 91.79 MHz ( period = 10.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.049 ns                 ; 4.806 ns                ;
; 35.243 ns                               ; 91.79 MHz ( period = 10.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.049 ns                 ; 4.806 ns                ;
; 35.243 ns                               ; 91.79 MHz ( period = 10.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.049 ns                 ; 4.806 ns                ;
; 35.243 ns                               ; 91.79 MHz ( period = 10.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.049 ns                 ; 4.806 ns                ;
; 35.347 ns                               ; 93.58 MHz ( period = 10.686 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.444 ns                 ; 4.097 ns                ;
; 35.359 ns                               ; 93.79 MHz ( period = 10.662 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.863 ns                 ; 4.504 ns                ;
; 35.395 ns                               ; 94.43 MHz ( period = 10.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.992 ns                 ; 4.597 ns                ;
; 35.395 ns                               ; 94.43 MHz ( period = 10.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.992 ns                 ; 4.597 ns                ;
; 35.395 ns                               ; 94.43 MHz ( period = 10.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.992 ns                 ; 4.597 ns                ;
; 35.395 ns                               ; 94.43 MHz ( period = 10.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.992 ns                 ; 4.597 ns                ;
; 35.395 ns                               ; 94.43 MHz ( period = 10.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.992 ns                 ; 4.597 ns                ;
; 35.398 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; Rx_control_4[6]                                                                                                                ; register[6]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.511 ns                 ; 5.113 ns                ;
; 35.400 ns                               ; 94.52 MHz ( period = 10.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; state_PWM.00010 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.638 ns                 ; 4.238 ns                ;
; 35.429 ns                               ; 95.04 MHz ( period = 10.522 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; Q_PWM[3]        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.258 ns                 ; 3.829 ns                ;
; 35.434 ns                               ; 95.13 MHz ( period = 10.512 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.393 ns                 ; 4.959 ns                ;
; 35.454 ns                               ; 95.49 MHz ( period = 10.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.451 ns                 ; 4.997 ns                ;
; 35.454 ns                               ; 95.49 MHz ( period = 10.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.451 ns                 ; 4.997 ns                ;
; 35.454 ns                               ; 95.49 MHz ( period = 10.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.451 ns                 ; 4.997 ns                ;
; 35.454 ns                               ; 95.49 MHz ( period = 10.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.451 ns                 ; 4.997 ns                ;
; 35.454 ns                               ; 95.49 MHz ( period = 10.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.451 ns                 ; 4.997 ns                ;
; 35.459 ns                               ; 95.58 MHz ( period = 10.462 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00010 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.097 ns                 ; 4.638 ns                ;
; 35.505 ns                               ; 96.43 MHz ( period = 10.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.433 ns                 ; 4.928 ns                ;
; 35.505 ns                               ; 96.43 MHz ( period = 10.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.433 ns                 ; 4.928 ns                ;
; 35.505 ns                               ; 96.43 MHz ( period = 10.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.433 ns                 ; 4.928 ns                ;
; 35.505 ns                               ; 96.43 MHz ( period = 10.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.433 ns                 ; 4.928 ns                ;
; 35.505 ns                               ; 96.43 MHz ( period = 10.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.433 ns                 ; 4.928 ns                ;
; 35.508 ns                               ; 96.49 MHz ( period = 10.364 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.878 ns                 ; 4.370 ns                ;
; 35.510 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00010 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 4.569 ns                ;
; 35.533 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.071 ns                 ; 4.538 ns                ;
; 35.533 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.071 ns                 ; 4.538 ns                ;
; 35.533 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.071 ns                 ; 4.538 ns                ;
; 35.533 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.071 ns                 ; 4.538 ns                ;
; 35.533 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.071 ns                 ; 4.538 ns                ;
; 35.533 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.071 ns                 ; 4.538 ns                ;
; 35.533 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.071 ns                 ; 4.538 ns                ;
; 35.533 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.071 ns                 ; 4.538 ns                ;
; 35.533 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.071 ns                 ; 4.538 ns                ;
; 35.534 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.077 ns                 ; 4.543 ns                ;
; 35.534 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.077 ns                 ; 4.543 ns                ;
; 35.534 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.077 ns                 ; 4.543 ns                ;
; 35.534 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.077 ns                 ; 4.543 ns                ;
; 35.534 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.077 ns                 ; 4.543 ns                ;
; 35.534 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.077 ns                 ; 4.543 ns                ;
; 35.534 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.077 ns                 ; 4.543 ns                ;
; 35.534 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.077 ns                 ; 4.543 ns                ;
; 35.534 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.077 ns                 ; 4.543 ns                ;
; 35.557 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.147 ns                 ; 4.590 ns                ;
; 35.560 ns                               ; 97.47 MHz ( period = 10.260 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.870 ns                 ; 4.310 ns                ;
; 35.576 ns                               ; 97.77 MHz ( period = 10.228 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.490 ns                ;
; 35.577 ns                               ; 97.79 MHz ( period = 10.226 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.020 ns                 ; 4.443 ns                ;
; 35.637 ns                               ; 98.95 MHz ( period = 10.106 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.044 ns                 ; 4.407 ns                ;
; 35.640 ns                               ; 99.01 MHz ( period = 10.100 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.633 ns                 ; 3.993 ns                ;
; 35.665 ns                               ; 99.50 MHz ( period = 10.050 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; I_PWM[1]        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.580 ns                 ; 3.915 ns                ;
; 35.699 ns                               ; 100.18 MHz ( period = 9.982 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.092 ns                 ; 4.393 ns                ;
; 35.721 ns                               ; 100.62 MHz ( period = 9.938 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.294 ns                 ; 4.573 ns                ;
; 35.750 ns                               ; 101.21 MHz ( period = 9.880 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.074 ns                 ; 4.324 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 20.978 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.053 ns                 ; 3.075 ns                ;
; 21.118 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[7]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.044 ns                 ; 2.926 ns                ;
; 21.118 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[15]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.044 ns                 ; 2.926 ns                ;
; 21.118 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[6]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.044 ns                 ; 2.926 ns                ;
; 21.118 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[12]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.044 ns                 ; 2.926 ns                ;
; 21.118 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[13]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.044 ns                 ; 2.926 ns                ;
; 21.118 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[11]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.044 ns                 ; 2.926 ns                ;
; 21.118 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[3]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.044 ns                 ; 2.926 ns                ;
; 21.118 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[8]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.044 ns                 ; 2.926 ns                ;
; 21.118 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[9]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.044 ns                 ; 2.926 ns                ;
; 21.118 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[0]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.044 ns                 ; 2.926 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[11] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[10] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[7]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[2]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[12] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[8]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[13] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[0]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[4]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[1]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.208 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[9]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.046 ns                 ; 2.838 ns                ;
; 21.246 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.053 ns                 ; 2.807 ns                ;
; 21.282 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.053 ns                 ; 2.771 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[5]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[14]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[15] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[14] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[4]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[10]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[1]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[3]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[6]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[5]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[2]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.047 ns                 ; 2.570 ns                ;
; 21.545 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.053 ns                 ; 2.508 ns                ;
; 21.665 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.001          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 24.053 ns                 ; 2.388 ns                ;
; 34.843 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 5.581 ns                ;
; 35.331 ns                               ; 186.60 MHz ( period = 5.359 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 5.093 ns                ;
; 35.607 ns                               ; 196.73 MHz ( period = 5.083 ns )                    ; TX_state[3]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.819 ns                ;
; 35.652 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; TX_state[2]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.774 ns                ;
; 35.773 ns                               ; 203.38 MHz ( period = 4.917 ns )                    ; TX_state[1]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.653 ns                ;
; 35.830 ns                               ; 205.76 MHz ( period = 4.860 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 4.593 ns                ;
; 35.848 ns                               ; 206.53 MHz ( period = 4.842 ns )                    ; TX_state[4]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.578 ns                ;
; 35.866 ns                               ; 207.30 MHz ( period = 4.824 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[3]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 4.557 ns                ;
; 35.883 ns                               ; 208.03 MHz ( period = 4.807 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[5]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 4.540 ns                ;
; 35.940 ns                               ; 210.53 MHz ( period = 4.750 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[4]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 4.484 ns                ;
; 35.974 ns                               ; 212.04 MHz ( period = 4.716 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[8]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.452 ns                ;
; 35.980 ns                               ; 212.31 MHz ( period = 4.710 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 4.443 ns                ;
; 35.987 ns                               ; 212.63 MHz ( period = 4.703 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.439 ns                ;
; 36.015 ns                               ; 213.90 MHz ( period = 4.675 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[15]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 4.408 ns                ;
; 36.060 ns                               ; 215.98 MHz ( period = 4.630 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.366 ns                ;
; 36.095 ns                               ; 217.63 MHz ( period = 4.595 ns )                    ; TX_state[0]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.331 ns                ;
; 36.095 ns                               ; 217.63 MHz ( period = 4.595 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[12]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 4.329 ns                ;
; 36.114 ns                               ; 218.53 MHz ( period = 4.576 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[6]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 4.309 ns                ;
; 36.124 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 4.300 ns                ;
; 36.143 ns                               ; 219.93 MHz ( period = 4.547 ns )                    ; TX_state[1]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.283 ns                ;
; 36.189 ns                               ; 222.17 MHz ( period = 4.501 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 4.235 ns                ;
; 36.208 ns                               ; 223.11 MHz ( period = 4.482 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[10]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 4.215 ns                ;
; 36.291 ns                               ; 227.32 MHz ( period = 4.399 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[14]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 4.132 ns                ;
; 36.366 ns                               ; 231.27 MHz ( period = 4.324 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[1]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 4.058 ns                ;
; 36.452 ns                               ; 235.96 MHz ( period = 4.238 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[7]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 3.972 ns                ;
; 36.484 ns                               ; 237.76 MHz ( period = 4.206 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[5]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.939 ns                ;
; 36.491 ns                               ; 238.15 MHz ( period = 4.199 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.932 ns                ;
; 36.636 ns                               ; 246.67 MHz ( period = 4.054 ns )                    ; TX_state[0]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.790 ns                ;
; 36.661 ns                               ; 248.20 MHz ( period = 4.029 ns )                    ; TX_state[3]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.765 ns                ;
; 36.698 ns                               ; 250.50 MHz ( period = 3.992 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[9]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.728 ns                ;
; 36.706 ns                               ; 251.00 MHz ( period = 3.984 ns )                    ; TX_state[4]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.720 ns                ;
; 36.725 ns                               ; 252.21 MHz ( period = 3.965 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[2]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 3.699 ns                ;
; 36.761 ns                               ; 254.52 MHz ( period = 3.929 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[8]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 3.663 ns                ;
; 36.792 ns                               ; 256.54 MHz ( period = 3.898 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[14]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.631 ns                ;
; 36.846 ns                               ; 260.15 MHz ( period = 3.844 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 3.182 ns                ;
; 36.892 ns                               ; 263.30 MHz ( period = 3.798 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 3.136 ns                ;
; 36.893 ns                               ; 263.37 MHz ( period = 3.797 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.533 ns                ;
; 36.929 ns                               ; 265.89 MHz ( period = 3.761 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 3.099 ns                ;
; 36.934 ns                               ; 266.24 MHz ( period = 3.756 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[13]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 3.490 ns                ;
; 36.964 ns                               ; 268.38 MHz ( period = 3.726 ns )                    ; TX_state[2]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.450 ns                ;
; 36.964 ns                               ; 268.38 MHz ( period = 3.726 ns )                    ; TX_state[2]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.450 ns                ;
; 36.964 ns                               ; 268.38 MHz ( period = 3.726 ns )                    ; TX_state[2]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.450 ns                ;
; 36.976 ns                               ; 269.25 MHz ( period = 3.714 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[6]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.450 ns                ;
; 36.981 ns                               ; 269.61 MHz ( period = 3.709 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 3.047 ns                ;
; 37.018 ns                               ; 272.33 MHz ( period = 3.672 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 3.010 ns                ;
; 37.021 ns                               ; 272.55 MHz ( period = 3.669 ns )                    ; TX_state[2]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.405 ns                ;
; 37.024 ns                               ; 272.78 MHz ( period = 3.666 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[11]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 3.400 ns                ;
; 37.036 ns                               ; 273.67 MHz ( period = 3.654 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.992 ns                ;
; 37.040 ns                               ; 273.97 MHz ( period = 3.650 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.386 ns                ;
; 37.062 ns                               ; 275.63 MHz ( period = 3.628 ns )                    ; I_Data_in[2]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.966 ns                ;
; 37.071 ns                               ; 276.32 MHz ( period = 3.619 ns )                    ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.957 ns                ;
; 37.082 ns                               ; 277.16 MHz ( period = 3.608 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.946 ns                ;
; 37.101 ns                               ; 278.63 MHz ( period = 3.589 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.927 ns                ;
; 37.104 ns                               ; 278.86 MHz ( period = 3.586 ns )                    ; TX_state[3]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.310 ns                ;
; 37.104 ns                               ; 278.86 MHz ( period = 3.586 ns )                    ; TX_state[3]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.310 ns                ;
; 37.104 ns                               ; 278.86 MHz ( period = 3.586 ns )                    ; TX_state[3]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.310 ns                ;
; 37.119 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.909 ns                ;
; 37.122 ns                               ; 280.27 MHz ( period = 3.568 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.906 ns                ;
; 37.153 ns                               ; 282.73 MHz ( period = 3.537 ns )                    ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.875 ns                ;
; 37.168 ns                               ; 283.93 MHz ( period = 3.522 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.860 ns                ;
; 37.171 ns                               ; 284.17 MHz ( period = 3.519 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.857 ns                ;
; 37.189 ns                               ; 285.63 MHz ( period = 3.501 ns )                    ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.839 ns                ;
; 37.205 ns                               ; 286.94 MHz ( period = 3.485 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.823 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.820 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.820 ns                ;
; 37.211 ns                               ; 287.44 MHz ( period = 3.479 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.435 ns                 ; 3.224 ns                ;
; 37.225 ns                               ; 288.60 MHz ( period = 3.465 ns )                    ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.803 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; TX_state[2]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.198 ns                ;
; 37.236 ns                               ; 289.52 MHz ( period = 3.454 ns )                    ; I_Data_in[4]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.792 ns                ;
; 37.252 ns                               ; 290.87 MHz ( period = 3.438 ns )                    ; I_Data_in[2]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.776 ns                ;
; 37.254 ns                               ; 291.04 MHz ( period = 3.436 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.774 ns                ;
; 37.257 ns                               ; 291.29 MHz ( period = 3.433 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.771 ns                ;
; 37.261 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.767 ns                ;
; 37.269 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[11]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.157 ns                ;
; 37.272 ns                               ; 292.57 MHz ( period = 3.418 ns )                    ; I_Data_in[5]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.756 ns                ;
; 37.289 ns                               ; 294.03 MHz ( period = 3.401 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[12]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.137 ns                ;
; 37.291 ns                               ; 294.20 MHz ( period = 3.399 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.737 ns                ;
; 37.291 ns                               ; 294.20 MHz ( period = 3.399 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.737 ns                ;
; 37.294 ns                               ; 294.46 MHz ( period = 3.396 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.734 ns                ;
; 37.294 ns                               ; 294.46 MHz ( period = 3.396 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.734 ns                ;
; 37.296 ns                               ; 294.64 MHz ( period = 3.394 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[10]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.424 ns                 ; 3.128 ns                ;
; 37.338 ns                               ; 298.33 MHz ( period = 3.352 ns )                    ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.690 ns                ;
; 37.338 ns                               ; 298.33 MHz ( period = 3.352 ns )                    ; I_Data_in[2]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.690 ns                ;
; 37.340 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.688 ns                ;
; 37.343 ns                               ; 298.78 MHz ( period = 3.347 ns )                    ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.685 ns                ;
; 37.343 ns                               ; 298.78 MHz ( period = 3.347 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.685 ns                ;
; 37.347 ns                               ; 299.13 MHz ( period = 3.343 ns )                    ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.681 ns                ;
; 37.364 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.053 ns                ;
; 37.364 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|bit_count[1]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.053 ns                ;
; 37.364 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|bit_count[0]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.053 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.368 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; TX_state[3]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.058 ns                ;
; 37.377 ns                               ; 301.84 MHz ( period = 3.313 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.651 ns                ;
; 37.377 ns                               ; 301.84 MHz ( period = 3.313 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.651 ns                ;
; 37.377 ns                               ; 301.84 MHz ( period = 3.313 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|bit_count[2]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.419 ns                 ; 3.042 ns                ;
; 37.377 ns                               ; 301.84 MHz ( period = 3.313 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|bit_count[3]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.419 ns                 ; 3.042 ns                ;
; 37.379 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.649 ns                ;
; 37.380 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.648 ns                ;
; 37.380 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.648 ns                ;
; 37.408 ns                               ; 304.69 MHz ( period = 3.282 ns )                    ; I_Data_in[6]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.620 ns                ;
; 37.415 ns                               ; 305.34 MHz ( period = 3.275 ns )                    ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.613 ns                ;
; 37.424 ns                               ; 306.18 MHz ( period = 3.266 ns )                    ; I_Data_in[2]                                                                      ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.604 ns                ;
; 37.426 ns                               ; 306.37 MHz ( period = 3.264 ns )                    ; I_Data_in[4]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.602 ns                ;
; 37.426 ns                               ; 306.37 MHz ( period = 3.264 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.602 ns                ;
; 37.429 ns                               ; 306.65 MHz ( period = 3.261 ns )                    ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.599 ns                ;
; 37.429 ns                               ; 306.65 MHz ( period = 3.261 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.599 ns                ;
; 37.433 ns                               ; 307.03 MHz ( period = 3.257 ns )                    ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.595 ns                ;
; 37.446 ns                               ; 308.26 MHz ( period = 3.244 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.433 ns                 ; 2.987 ns                ;
; 37.462 ns                               ; 309.79 MHz ( period = 3.228 ns )                    ; I_Data_in[5]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.566 ns                ;
; 37.463 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.565 ns                ;
; 37.463 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.565 ns                ;
; 37.463 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.963 ns                ;
; 37.465 ns                               ; 310.08 MHz ( period = 3.225 ns )                    ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.563 ns                ;
; 37.466 ns                               ; 310.17 MHz ( period = 3.224 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.562 ns                ;
; 37.466 ns                               ; 310.17 MHz ( period = 3.224 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[10]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.562 ns                ;
; 37.479 ns                               ; 311.43 MHz ( period = 3.211 ns )                    ; I_Data_in[7]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.549 ns                ;
; 37.501 ns                               ; 313.58 MHz ( period = 3.189 ns )                    ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.527 ns                ;
; 37.506 ns                               ; 314.07 MHz ( period = 3.184 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|bit_count[3]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.922 ns                ;
; 37.507 ns                               ; 314.17 MHz ( period = 3.183 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.910 ns                ;
; 37.507 ns                               ; 314.17 MHz ( period = 3.183 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[1]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.910 ns                ;
; 37.507 ns                               ; 314.17 MHz ( period = 3.183 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[0]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.910 ns                ;
; 37.510 ns                               ; 314.47 MHz ( period = 3.180 ns )                    ; I_Data_in[2]                                                                      ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.518 ns                ;
; 37.512 ns                               ; 314.66 MHz ( period = 3.178 ns )                    ; I_Data_in[4]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.516 ns                ;
; 37.512 ns                               ; 314.66 MHz ( period = 3.178 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[10]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.516 ns                ;
; 37.515 ns                               ; 314.96 MHz ( period = 3.175 ns )                    ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.513 ns                ;
; 37.515 ns                               ; 314.96 MHz ( period = 3.175 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.513 ns                ;
; 37.519 ns                               ; 315.36 MHz ( period = 3.171 ns )                    ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.509 ns                ;
; 37.520 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[2]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.419 ns                 ; 2.899 ns                ;
; 37.520 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[3]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.419 ns                 ; 2.899 ns                ;
; 37.528 ns                               ; 316.26 MHz ( period = 3.162 ns )                    ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.500 ns                ;
; 37.547 ns                               ; 318.17 MHz ( period = 3.143 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[7]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.879 ns                ;
; 37.548 ns                               ; 318.27 MHz ( period = 3.142 ns )                    ; I_Data_in[5]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.480 ns                ;
; 37.549 ns                               ; 318.37 MHz ( period = 3.141 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.479 ns                ;
; 37.549 ns                               ; 318.37 MHz ( period = 3.141 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[10]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.479 ns                ;
; 37.551 ns                               ; 318.57 MHz ( period = 3.139 ns )                    ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.477 ns                ;
; 37.552 ns                               ; 318.67 MHz ( period = 3.138 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.476 ns                ;
; 37.552 ns                               ; 318.67 MHz ( period = 3.138 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[9]                     ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.476 ns                ;
; 37.587 ns                               ; 322.27 MHz ( period = 3.103 ns )                    ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.441 ns                ;
; 37.596 ns                               ; 323.21 MHz ( period = 3.094 ns )                    ; I_Data_in[2]                                                                      ; I_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.432 ns                ;
; 37.598 ns                               ; 323.42 MHz ( period = 3.092 ns )                    ; I_Data_in[6]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.028 ns                 ; 2.430 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 37.225 ns                               ; 225.17 MHz ( period = 4.441 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.177 ns                ;
; 37.311 ns                               ; 229.62 MHz ( period = 4.355 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.091 ns                ;
; 37.501 ns                               ; 240.10 MHz ( period = 4.165 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.901 ns                ;
; 37.587 ns                               ; 245.16 MHz ( period = 4.079 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.815 ns                ;
; 37.673 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.729 ns                ;
; 37.759 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.643 ns                ;
; 37.845 ns                               ; 261.71 MHz ( period = 3.821 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.557 ns                ;
; 37.931 ns                               ; 267.74 MHz ( period = 3.735 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.471 ns                ;
; 37.994 ns                               ; 272.33 MHz ( period = 3.672 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.402 ns                ;
; 38.017 ns                               ; 274.05 MHz ( period = 3.649 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.385 ns                ;
; 38.080 ns                               ; 278.86 MHz ( period = 3.586 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.316 ns                ;
; 38.103 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.299 ns                ;
; 38.128 ns                               ; 282.65 MHz ( period = 3.538 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.268 ns                ;
; 38.214 ns                               ; 289.69 MHz ( period = 3.452 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.182 ns                ;
; 38.268 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.128 ns                ;
; 38.270 ns                               ; 294.46 MHz ( period = 3.396 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.126 ns                ;
; 38.284 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 3.124 ns                ;
; 38.300 ns                               ; 297.09 MHz ( period = 3.366 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.096 ns                ;
; 38.354 ns                               ; 301.93 MHz ( period = 3.312 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.042 ns                ;
; 38.356 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.040 ns                ;
; 38.370 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 3.038 ns                ;
; 38.386 ns                               ; 304.88 MHz ( period = 3.280 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.010 ns                ;
; 38.404 ns                               ; 306.56 MHz ( period = 3.262 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.992 ns                ;
; 38.440 ns                               ; 309.98 MHz ( period = 3.226 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.956 ns                ;
; 38.442 ns                               ; 310.17 MHz ( period = 3.224 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.954 ns                ;
; 38.456 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.952 ns                ;
; 38.471 ns                               ; 312.99 MHz ( period = 3.195 ns )                    ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.925 ns                ;
; 38.490 ns                               ; 314.86 MHz ( period = 3.176 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.906 ns                ;
; 38.526 ns                               ; 318.47 MHz ( period = 3.140 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.870 ns                ;
; 38.528 ns                               ; 318.67 MHz ( period = 3.138 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.868 ns                ;
; 38.542 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.866 ns                ;
; 38.544 ns                               ; 320.31 MHz ( period = 3.122 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.852 ns                ;
; 38.557 ns                               ; 321.65 MHz ( period = 3.109 ns )                    ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.839 ns                ;
; 38.576 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.820 ns                ;
; 38.576 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.820 ns                ;
; 38.607 ns                               ; 326.90 MHz ( period = 3.059 ns )                    ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.789 ns                ;
; 38.614 ns                               ; 327.65 MHz ( period = 3.052 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.782 ns                ;
; 38.628 ns                               ; 329.16 MHz ( period = 3.038 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.780 ns                ;
; 38.630 ns                               ; 329.38 MHz ( period = 3.036 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.766 ns                ;
; 38.662 ns                               ; 332.89 MHz ( period = 3.004 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.734 ns                ;
; 38.662 ns                               ; 332.89 MHz ( period = 3.004 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.734 ns                ;
; 38.693 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.703 ns                ;
; 38.693 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.703 ns                ;
; 38.700 ns                               ; 337.15 MHz ( period = 2.966 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.696 ns                ;
; 38.714 ns                               ; 338.75 MHz ( period = 2.952 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.694 ns                ;
; 38.716 ns                               ; 338.98 MHz ( period = 2.950 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.680 ns                ;
; 38.716 ns                               ; 338.98 MHz ( period = 2.950 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.680 ns                ;
; 38.747 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.649 ns                ;
; 38.748 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.648 ns                ;
; 38.748 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.648 ns                ;
; 38.759 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.637 ns                ;
; 38.779 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.617 ns                ;
; 38.786 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.610 ns                ;
; 38.800 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.608 ns                ;
; 38.802 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.594 ns                ;
; 38.802 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.594 ns                ;
; 38.833 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.563 ns                ;
; 38.834 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.562 ns                ;
; 38.834 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.562 ns                ;
; 38.845 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.551 ns                ;
; 38.872 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.524 ns                ;
; 38.883 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.513 ns                ;
; 38.886 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.522 ns                ;
; 38.888 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.508 ns                ;
; 38.888 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.508 ns                ;
; 38.919 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.477 ns                ;
; 38.920 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.476 ns                ;
; 38.920 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.476 ns                ;
; 38.969 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.427 ns                ;
; 38.969 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.427 ns                ;
; 38.971 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.431 ns                ;
; 38.974 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.422 ns                ;
; 38.974 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.422 ns                ;
; 39.005 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.391 ns                ;
; 39.006 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.390 ns                ;
; 39.006 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.390 ns                ;
; 39.035 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.361 ns                ;
; 39.052 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.350 ns                ;
; 39.053 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.349 ns                ;
; 39.055 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.341 ns                ;
; 39.055 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.341 ns                ;
; 39.057 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.345 ns                ;
; 39.060 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.336 ns                ;
; 39.060 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.336 ns                ;
; 39.091 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.305 ns                ;
; 39.092 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.304 ns                ;
; 39.093 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.315 ns                ;
; 39.093 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.315 ns                ;
; 39.093 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.315 ns                ;
; 39.093 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.315 ns                ;
; 39.093 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.315 ns                ;
; 39.093 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.315 ns                ;
; 39.093 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.315 ns                ;
; 39.093 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.315 ns                ;
; 39.093 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.315 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.275 ns                ;
; 39.133 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.269 ns                ;
; 39.138 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.264 ns                ;
; 39.139 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.263 ns                ;
; 39.141 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.255 ns                ;
; 39.141 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.255 ns                ;
; 39.146 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.250 ns                ;
; 39.146 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.250 ns                ;
; 39.169 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.233 ns                ;
; 39.177 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.219 ns                ;
; 39.178 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.218 ns                ;
; 39.187 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.215 ns                ;
; 39.207 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.189 ns                ;
; 39.219 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.183 ns                ;
; 39.225 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.177 ns                ;
; 39.227 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.169 ns                ;
; 39.227 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.169 ns                ;
; 39.232 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.164 ns                ;
; 39.247 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.155 ns                ;
; 39.255 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.147 ns                ;
; 39.263 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.133 ns                ;
; 39.273 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.129 ns                ;
; 39.293 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.103 ns                ;
; 39.304 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.098 ns                ;
; 39.311 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.091 ns                ;
; 39.313 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.083 ns                ;
; 39.313 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.083 ns                ;
; 39.318 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.078 ns                ;
; 39.327 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.075 ns                ;
; 39.328 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.074 ns                ;
; 39.333 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.069 ns                ;
; 39.338 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.070 ns                ;
; 39.338 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.070 ns                ;
; 39.338 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.070 ns                ;
; 39.338 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.070 ns                ;
; 39.338 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.070 ns                ;
; 39.338 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.070 ns                ;
; 39.338 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.070 ns                ;
; 39.338 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.070 ns                ;
; 39.338 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.070 ns                ;
; 39.340 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.062 ns                ;
; 39.349 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.047 ns                ;
; 39.359 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.043 ns                ;
; 39.359 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.043 ns                ;
; 39.379 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.017 ns                ;
; 39.390 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.012 ns                ;
; 39.397 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.005 ns                ;
; 39.399 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.997 ns                ;
; 39.399 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.997 ns                ;
; 39.409 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.993 ns                ;
; 39.413 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.989 ns                ;
; 39.414 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.988 ns                ;
; 39.419 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.983 ns                ;
; 39.426 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[15]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.976 ns                ;
; 39.426 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.976 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.465 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.931 ns                ;
; 39.482 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.920 ns                ;
; 39.482 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.920 ns                ;
; 39.482 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.920 ns                ;
; 39.482 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.920 ns                ;
; 39.482 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.920 ns                ;
; 39.482 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.920 ns                ;
; 39.482 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.920 ns                ;
; 39.482 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.920 ns                ;
; 39.482 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.920 ns                ;
; 39.482 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.920 ns                ;
; 39.483 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.919 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.911 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.911 ns                ;
; 39.495 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.907 ns                ;
; 39.499 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.903 ns                ;
; 39.499 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.903 ns                ;
; 39.500 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.902 ns                ;
; 39.505 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.897 ns                ;
; 39.512 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[15]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.890 ns                ;
; 39.513 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 1.895 ns                ;
; 39.530 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.872 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.551 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.845 ns                ;
; 39.556 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[16]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.846 ns                ;
; 39.569 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.833 ns                ;
; 39.571 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.825 ns                ;
; 39.580 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.822 ns                ;
; 39.581 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.821 ns                ;
; 39.585 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.817 ns                ;
; 39.585 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.817 ns                ;
; 39.586 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.816 ns                ;
; 39.591 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.811 ns                ;
; 39.616 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.786 ns                ;
; 39.616 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.786 ns                ;
; 39.617 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.785 ns                ;
; 39.617 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.785 ns                ;
; 39.617 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.785 ns                ;
; 39.637 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.759 ns                ;
; 39.642 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[16]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.760 ns                ;
; 39.655 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.747 ns                ;
; 39.666 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.736 ns                ;
; 39.666 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.736 ns                ;
; 39.667 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.735 ns                ;
; 39.671 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.731 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 114.46 MHz ( period = 8.737 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.453 ns                ;
; N/A                                     ; 115.59 MHz ( period = 8.651 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.367 ns                ;
; N/A                                     ; 116.75 MHz ( period = 8.565 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.281 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.195 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 118.12 MHz ( period = 8.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 120.38 MHz ( period = 8.307 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.023 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 123.20 MHz ( period = 8.117 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.833 ns                ;
; N/A                                     ; 123.53 MHz ( period = 8.095 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.831 ns                ;
; N/A                                     ; 124.52 MHz ( period = 8.031 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 124.86 MHz ( period = 8.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.745 ns                ;
; N/A                                     ; 124.94 MHz ( period = 8.004 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.87 MHz ( period = 7.945 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.661 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.659 ns                ;
; N/A                                     ; 126.29 MHz ( period = 7.918 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 127.24 MHz ( period = 7.859 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.575 ns                ;
; N/A                                     ; 127.60 MHz ( period = 7.837 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.573 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.568 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 128.65 MHz ( period = 7.773 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.489 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 128.80 MHz ( period = 7.764 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.494 ns                ;
; N/A                                     ; 129.02 MHz ( period = 7.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.487 ns                ;
; N/A                                     ; 129.10 MHz ( period = 7.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.482 ns                ;
; N/A                                     ; 129.52 MHz ( period = 7.721 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.446 ns                ;
; N/A                                     ; 130.19 MHz ( period = 7.681 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.24 MHz ( period = 7.678 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.408 ns                ;
; N/A                                     ; 130.40 MHz ( period = 7.669 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.394 ns                ;
; N/A                                     ; 130.46 MHz ( period = 7.665 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.401 ns                ;
; N/A                                     ; 130.55 MHz ( period = 7.660 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.337 ns                ;
; N/A                                     ; 131.67 MHz ( period = 7.595 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.331 ns                ;
; N/A                                     ; 131.72 MHz ( period = 7.592 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.322 ns                ;
; N/A                                     ; 131.87 MHz ( period = 7.583 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.308 ns                ;
; N/A                                     ; 132.03 MHz ( period = 7.574 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.310 ns                ;
; N/A                                     ; 132.29 MHz ( period = 7.559 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 132.47 MHz ( period = 7.549 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.274 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.251 ns                ;
; N/A                                     ; 133.17 MHz ( period = 7.509 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.245 ns                ;
; N/A                                     ; 133.21 MHz ( period = 7.507 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.228 ns                ;
; N/A                                     ; 133.23 MHz ( period = 7.506 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.236 ns                ;
; N/A                                     ; 133.39 MHz ( period = 7.497 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.53 MHz ( period = 7.489 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.210 ns                ;
; N/A                                     ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.211 ns                ;
; N/A                                     ; 133.82 MHz ( period = 7.473 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 133.83 MHz ( period = 7.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 133.99 MHz ( period = 7.463 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.195 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 134.30 MHz ( period = 7.446 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.165 ns                ;
; N/A                                     ; 134.72 MHz ( period = 7.423 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.159 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 134.77 MHz ( period = 7.420 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 134.93 MHz ( period = 7.411 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.136 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.26 MHz ( period = 7.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 135.34 MHz ( period = 7.389 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.125 ns                ;
; N/A                                     ; 135.37 MHz ( period = 7.387 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.43 MHz ( period = 7.384 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 135.56 MHz ( period = 7.377 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.102 ns                ;
; N/A                                     ; 135.63 MHz ( period = 7.373 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.085 ns                ;
; N/A                                     ; 135.89 MHz ( period = 7.359 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.090 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.079 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.30 MHz ( period = 7.337 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.073 ns                ;
; N/A                                     ; 136.33 MHz ( period = 7.335 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 136.35 MHz ( period = 7.334 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.064 ns                ;
; N/A                                     ; 136.52 MHz ( period = 7.325 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.050 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                 ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                             ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; AD_state[0]                                                                                                                      ; AD_state[0]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[3]                                                                                                                      ; AD_state[3]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01011                                                                                                                  ; state_PWM.01011                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.01101                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                  ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                  ; state_PWM.01100                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; LED_sync                                                                                                                         ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.732 ns                                ; I_PWM[2]                                                                                                                         ; I_Data[2]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; I_PWM[7]                                                                                                                         ; I_Data[7]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; Q_PWM[3]                                                                                                                         ; Q_Data[3]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; Q_PWM[7]                                                                                                                         ; Q_Data[7]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.743 ns                                ; Q_PWM[6]                                                                                                                         ; Q_Data[6]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.759 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.00111                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.768 ns                                ; sync_count[8]                                                                                                                    ; sync_count[8]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.770 ns                                ; state_PWM.00001                                                                                                                  ; state_PWM.00000                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.871 ns                                ; q[2]                                                                                                                             ; q[3]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.873 ns                 ;
; 0.882 ns                                ; Q_PWM[15]                                                                                                                        ; Q_Data[15]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.320 ns                   ; 1.202 ns                 ;
; 0.892 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.894 ns                 ;
; 0.896 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[8]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.898 ns                 ;
; 0.903 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.905 ns                 ;
; 0.907 ns                                ; rx_avail[6]                                                                                                                      ; register[10]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.910 ns                 ;
; 0.907 ns                                ; q[10]                                                                                                                            ; q[11]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.907 ns                                ; q[8]                                                                                                                             ; q[9]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.915 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.925 ns                                ; state_PWM.00100                                                                                                                  ; state_PWM.00101                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.927 ns                 ;
; 0.935 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[4]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.937 ns                 ;
; 0.981 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.105 ns                   ; 1.086 ns                 ;
; 1.032 ns                                ; register[11]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.688 ns                   ; 2.720 ns                 ;
; 1.037 ns                                ; Q_PWM[14]                                                                                                                        ; Q_Data[14]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.354 ns                   ; 1.391 ns                 ;
; 1.044 ns                                ; Q_PWM[8]                                                                                                                         ; Q_Data[8]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.353 ns                   ; 1.397 ns                 ;
; 1.046 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.048 ns                 ;
; 1.046 ns                                ; Q_PWM[11]                                                                                                                        ; Q_Data[11]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.353 ns                   ; 1.399 ns                 ;
; 1.047 ns                                ; Q_PWM[1]                                                                                                                         ; Q_Data[1]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.354 ns                   ; 1.401 ns                 ;
; 1.051 ns                                ; Q_PWM[9]                                                                                                                         ; Q_Data[9]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.354 ns                   ; 1.405 ns                 ;
; 1.052 ns                                ; Q_PWM[0]                                                                                                                         ; Q_Data[0]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.353 ns                   ; 1.405 ns                 ;
; 1.057 ns                                ; Q_PWM[2]                                                                                                                         ; Q_Data[2]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.354 ns                   ; 1.411 ns                 ;
; 1.067 ns                                ; Q_PWM[5]                                                                                                                         ; Q_Data[5]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.354 ns                   ; 1.421 ns                 ;
; 1.069 ns                                ; Q_PWM[4]                                                                                                                         ; Q_Data[4]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.386 ns                   ; 1.455 ns                 ;
; 1.075 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.077 ns                 ;
; 1.079 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~porta_address_reg3 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.504 ns                   ; 1.583 ns                 ;
; 1.079 ns                                ; register[3]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.066 ns                   ; 3.145 ns                 ;
; 1.080 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~porta_address_reg2 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.504 ns                   ; 1.584 ns                 ;
; 1.080 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~porta_address_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.458 ns                   ; 1.538 ns                 ;
; 1.085 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[6]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.087 ns                 ;
; 1.090 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a11~porta_address_reg3 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.432 ns                   ; 1.522 ns                 ;
; 1.091 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.450 ns                   ; 1.541 ns                 ;
; 1.091 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a14~porta_address_reg2 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.891 ns                   ; 1.982 ns                 ;
; 1.092 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~porta_address_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.452 ns                   ; 1.544 ns                 ;
; 1.096 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~porta_address_reg0 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.504 ns                   ; 1.600 ns                 ;
; 1.099 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a11~porta_address_reg0 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.432 ns                   ; 1.531 ns                 ;
; 1.105 ns                                ; state_PWM.00000                                                                                                                  ; state_PWM.00001                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.107 ns                 ;
; 1.106 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~porta_address_reg3  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.452 ns                   ; 1.558 ns                 ;
; 1.110 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a14~porta_address_reg0 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.891 ns                   ; 2.001 ns                 ;
; 1.111 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[0]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.113 ns                 ;
; 1.111 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a12~porta_address_reg2 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.905 ns                   ; 2.016 ns                 ;
; 1.112 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a12~porta_address_reg3 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.905 ns                   ; 2.017 ns                 ;
; 1.113 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~porta_address_reg3  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.450 ns                   ; 1.563 ns                 ;
; 1.115 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a14~porta_address_reg3 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.891 ns                   ; 2.006 ns                 ;
; 1.118 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~porta_address_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.450 ns                   ; 1.568 ns                 ;
; 1.120 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~porta_address_reg2 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.480 ns                   ; 1.600 ns                 ;
; 1.130 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~porta_address_reg3 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.480 ns                   ; 1.610 ns                 ;
; 1.130 ns                                ; q[12]                                                                                                                            ; q[13]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.132 ns                 ;
; 1.131 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a12~porta_address_reg0 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.905 ns                   ; 2.036 ns                 ;
; 1.136 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~porta_address_reg0 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.480 ns                   ; 1.616 ns                 ;
; 1.149 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~porta_address_reg3  ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.044 ns                  ; 1.105 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.157 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~porta_address_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.044 ns                  ; 1.113 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.162 ns                                ; rx_avail[10]                                                                                                                     ; register[14]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.163 ns                 ;
; 1.165 ns                                ; rx_avail[7]                                                                                                                      ; register[11]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; q[1]                                                                                                                             ; q[2]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                                 ; sync_Rx_used[11]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; rx_avail[8]                                                                                                                      ; register[12]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; rx_avail[5]                                                                                                                      ; register[9]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.171 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[3]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.173 ns                                ; loop_counter[6]                                                                                                                  ; loop_counter[6]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; register[9]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.699 ns                   ; 2.873 ns                 ;
; 1.174 ns                                ; q[5]                                                                                                                             ; q[6]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.176 ns                                ; loop_counter[0]                                                                                                                  ; loop_counter[0]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; byte_count[3]                                                                                                                    ; byte_count[3]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; byte_count[5]                                                                                                                    ; byte_count[5]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; byte_count[0]                                                                                                                    ; byte_count[0]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; register[7]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.131 ns                   ; 3.309 ns                 ;
; 1.179 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.181 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a15~porta_address_reg2 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.560 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; sync_count[1]                                                                                                                    ; sync_count[1]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; sync_count[4]                                                                                                                    ; sync_count[4]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; sync_count[6]                                                                                                                    ; sync_count[6]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.189 ns                                ; q[9]                                                                                                                             ; q[10]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.190 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.805 ns                   ; 1.996 ns                 ;
; 1.193 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a15~porta_address_reg3 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.570 ns                 ;
; 1.194 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[5]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.006 ns                   ; 1.200 ns                 ;
; 1.195 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.199 ns                                ; loop_counter[2]                                                                                                                  ; loop_counter[2]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a15~porta_address_reg0 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.576 ns                 ;
; 1.201 ns                                ; q[11]                                                                                                                            ; q[12]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.202 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.202 ns                                ; loop_counter[4]                                                                                                                  ; loop_counter[4]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.203 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~porta_address_reg3  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.805 ns                   ; 2.008 ns                 ;
; 1.204 ns                                ; q[13]                                                                                                                            ; q[14]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; Q_PWM[10]                                                                                                                        ; Q_Data[10]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.354 ns                   ; 1.562 ns                 ;
; 1.209 ns                                ; register[4]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.692 ns                   ; 2.901 ns                 ;
; 1.209 ns                                ; Q_PWM[13]                                                                                                                        ; Q_Data[13]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.354 ns                   ; 1.563 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~porta_address_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.805 ns                   ; 2.015 ns                 ;
; 1.212 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.213 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                  ; sync_Rx_used[4]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.214 ns                                ; q[14]                                                                                                                            ; q[15]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; rx_avail[11]                                                                                                                     ; register[15]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; Q_PWM[12]                                                                                                                        ; Q_Data[12]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.354 ns                   ; 1.570 ns                 ;
; 1.217 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[7]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[7]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; state_PWM.00110                                                                                                                  ; state_PWM.00111                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; q[3]                                                                                                                             ; q[4]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.005 ns                   ; 1.224 ns                 ;
; 1.222 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[0]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[14]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[15]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[13]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[12]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[11]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[10]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[9]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[8]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[6]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[5]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[4]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[3]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[1]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.222 ns                                ; state_PWM.01001                                                                                                                  ; I_PWM[0]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.682 ns                   ; 1.904 ns                 ;
; 1.223 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.150 ns                  ; 1.073 ns                 ;
; 1.224 ns                                ; byte_count[4]                                                                                                                    ; byte_count[4]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; byte_count[2]                                                                                                                    ; byte_count[2]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; byte_count[1]                                                                                                                    ; byte_count[1]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[7]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; register[1]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.069 ns                   ; 3.296 ns                 ;
; 1.229 ns                                ; byte_count[6]                                                                                                                    ; byte_count[6]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; sync_count[7]                                                                                                                    ; sync_count[7]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; sync_count[5]                                                                                                                    ; sync_count[5]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; sync_count[2]                                                                                                                    ; sync_count[2]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.232 ns                                ; state_PWM.01001                                                                                                                  ; state_PWM.01010                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.352 ns                   ; 1.584 ns                 ;
; 1.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[1]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.234 ns                                ; sync_count[0]                                                                                                                    ; sync_count[0]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; sync_count[3]                                                                                                                    ; sync_count[3]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.244 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.246 ns                 ;
; 1.245 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.246 ns                                ; register[15]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.683 ns                   ; 2.929 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; register[8]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.671 ns                   ; 2.918 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; state_PWM.00111                                                                                                                  ; state_PWM.01000                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.329 ns                   ; 1.577 ns                 ;
; 1.250 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.250 ns                                ; loop_counter[1]                                                                                                                  ; loop_counter[1]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; loop_counter[3]                                                                                                                  ; loop_counter[3]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.257 ns                                ; loop_counter[5]                                                                                                                  ; loop_counter[5]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.263 ns                                ; register[10]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.660 ns                   ; 2.923 ns                 ;
; 1.277 ns                                ; register[14]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.683 ns                   ; 2.960 ns                 ;
; 1.284 ns                                ; register[5]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.069 ns                   ; 3.353 ns                 ;
; 1.289 ns                                ; register[6]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.071 ns                   ; 3.360 ns                 ;
; 1.290 ns                                ; register[12]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.696 ns                   ; 2.986 ns                 ;
; 1.302 ns                                ; register[13]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a12~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.696 ns                   ; 2.998 ns                 ;
; 1.311 ns                                ; register[0]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.131 ns                   ; 3.442 ns                 ;
; 1.319 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[2]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.321 ns                 ;
; 1.323 ns                                ; byte_count[5]                                                                                                                    ; state_PWM.00011                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.323 ns                 ;
; 1.330 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.332 ns                 ;
; 1.332 ns                                ; sync_count[8]                                                                                                                    ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.334 ns                 ;
; 1.339 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~portb_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.107 ns                   ; 1.446 ns                 ;
; 1.342 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~portb_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.107 ns                   ; 1.449 ns                 ;
; 1.347 ns                                ; register[2]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.066 ns                   ; 3.413 ns                 ;
; 1.353 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.355 ns                 ;
; 1.356 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.358 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                              ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                              ; To                                                                                ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; TX_state[3]                                                                       ; TX_state[3]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.005 ns                                ; Tx_q[13]                                                                          ; Tx_data[13]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.014 ns                   ; 1.019 ns                 ;
; 1.070 ns                                ; Tx_q[15]                                                                          ; Tx_data[15]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.014 ns                   ; 1.084 ns                 ;
; 1.089 ns                                ; Tx_q[14]                                                                          ; Tx_data[14]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.014 ns                   ; 1.103 ns                 ;
; 1.113 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.342 ns                   ; 1.455 ns                 ;
; 1.134 ns                                ; Q_Data_in[15]                                                                     ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.758 ns                   ; 1.892 ns                 ;
; 1.135 ns                                ; I_Data_in[14]                                                                     ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.342 ns                   ; 1.477 ns                 ;
; 1.148 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.150 ns                 ;
; 1.150 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.152 ns                 ;
; 1.151 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.155 ns                                ; Tx_q[12]                                                                          ; Tx_data[12]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.014 ns                   ; 1.169 ns                 ;
; 1.159 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[15]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[15]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; Tx_q[12]                                                                          ; Tx_q[13]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; Tx_q[0]                                                                           ; Tx_q[1]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; I_Data_in[15]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.342 ns                   ; 1.508 ns                 ;
; 1.166 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; I_PWM_accumulator[10]                                                             ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Q_PWM_accumulator[10]                                                             ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; Tx_q[3]                                                                           ; Tx_q[4]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; Tx_q[5]                                                                           ; Tx_q[6]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.173 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; Tx_q[13]                                                                          ; Tx_q[14]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; Tx_q[1]                                                                           ; Tx_q[2]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; Tx_q[4]                                                                           ; Tx_q[5]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; Tx_q[9]                                                                           ; Tx_data[9]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.342 ns                   ; 1.518 ns                 ;
; 1.177 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.181 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; Tx_q[10]                                                                          ; Tx_data[10]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; Tx_q[10]                                                                          ; Tx_q[11]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.183 ns                                ; Tx_q[9]                                                                           ; Tx_q[10]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.204 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.217 ns                                ; Tx_q[11]                                                                          ; Tx_q[12]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; I_Data_in[9]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; Tx_q[14]                                                                          ; Tx_q[15]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.222 ns                                ; TX_state[3]                                                                       ; TX_state[2]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.223 ns                                ; Tx_q[6]                                                                           ; Tx_q[7]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.224 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Tx_q[7]                                                                           ; Tx_q[8]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; Tx_q[11]                                                                          ; Tx_data[11]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.014 ns                   ; 1.240 ns                 ;
; 1.226 ns                                ; Tx_q[2]                                                                           ; Tx_q[3]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.351 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.759 ns                 ;
; 1.417 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.825 ns                 ;
; 1.426 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.430 ns                                ; I_Data_in[8]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.432 ns                 ;
; 1.437 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.845 ns                 ;
; 1.445 ns                                ; Q_Data_in[8]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.447 ns                 ;
; 1.497 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.499 ns                 ;
; 1.503 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.911 ns                 ;
; 1.503 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.911 ns                 ;
; 1.510 ns                                ; TX_state[3]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.511 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.513 ns                 ;
; 1.512 ns                                ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.514 ns                                ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.519 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; TX_state[0]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 3.972 ns                   ; 5.491 ns                 ;
; 1.521 ns                                ; Q_Data_in[9]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.523 ns                 ;
; 1.523 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.931 ns                 ;
; 1.556 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.964 ns                 ;
; 1.579 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.987 ns                 ;
; 1.589 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.997 ns                 ;
; 1.589 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.997 ns                 ;
; 1.599 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.601 ns                 ;
; 1.600 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.342 ns                   ; 1.942 ns                 ;
; 1.609 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.017 ns                 ;
; 1.613 ns                                ; I_Data_in[14]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.342 ns                   ; 1.955 ns                 ;
; 1.635 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.637 ns                 ;
; 1.637 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.637 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.637 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.638 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.640 ns                 ;
; 1.638 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.640 ns                 ;
; 1.639 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.047 ns                 ;
; 1.642 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.642 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.050 ns                 ;
; 1.642 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.647 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; I_PWM_accumulator[10]                                                             ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[10]                                                             ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.651 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.652 ns                                ; Tx_q[4]                                                                           ; Tx_data[4]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.004 ns                  ; 1.648 ns                 ;
; 1.652 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.653 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.342 ns                   ; 1.995 ns                 ;
; 1.653 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.655 ns                 ;
; 1.653 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.655 ns                 ;
; 1.665 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.073 ns                 ;
; 1.675 ns                                ; Tx_q[8]                                                                           ; Tx_q[9]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.004 ns                  ; 1.671 ns                 ;
; 1.675 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.083 ns                 ;
; 1.675 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.083 ns                 ;
; 1.675 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.083 ns                 ;
; 1.682 ns                                ; Tx_q[1]                                                                           ; Tx_data[1]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.008 ns                   ; 1.690 ns                 ;
; 1.684 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.686 ns                 ;
; 1.686 ns                                ; Tx_q[5]                                                                           ; Tx_data[5]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.008 ns                   ; 1.694 ns                 ;
; 1.686 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.342 ns                   ; 2.028 ns                 ;
; 1.691 ns                                ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.099 ns                 ;
; 1.695 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.103 ns                 ;
; 1.696 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.696 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_Data_in[9]                                                                      ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.700 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.700 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.700 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.700 ns                                ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.701 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.701 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.705 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.721 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.723 ns                 ;
; 1.723 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.723 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.724 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.724 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.725 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.133 ns                 ;
; 1.727 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.135 ns                 ;
; 1.728 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.728 ns                                ; Q_Data_in[15]                                                                     ; Q_PWM_accumulator[16]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.758 ns                   ; 2.486 ns                 ;
; 1.728 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.136 ns                 ;
; 1.728 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                               ;                                                                                   ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; debounce:de_PTT|clean_pb                            ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.737 ns                                ; debounce:de_PTT|pb_history[0]                       ; debounce:de_PTT|pb_history[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.744 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; debounce:de_PTT|pb_history[1]                       ; debounce:de_PTT|pb_history[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.757 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.212 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|pb_history[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.484 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.486 ns                 ;
; 1.532 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.534 ns                 ;
; 1.637 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.642 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.647 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.673 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.684 ns                                ; debounce:de_PTT|count[17]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.686 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.723 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.728 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.729 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.729 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.733 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.734 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.734 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.745 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.747 ns                 ;
; 1.758 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.763 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.759 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.784 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.784 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.809 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.811 ns                 ;
; 1.814 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.815 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.815 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.819 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.821 ns                 ;
; 1.820 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.822 ns                 ;
; 1.829 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.825 ns                 ;
; 1.831 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.833 ns                 ;
; 1.844 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.846 ns                 ;
; 1.849 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.845 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.870 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 1.887 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 1.895 ns                 ;
; 1.888 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.890 ns                 ;
; 1.895 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.897 ns                 ;
; 1.900 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.902 ns                 ;
; 1.901 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.901 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.905 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.907 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.911 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.911 ns                 ;
; 1.917 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.919 ns                 ;
; 1.918 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.918 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.918 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.918 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.918 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.918 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.918 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.918 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.918 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.918 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.935 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.931 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.974 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.974 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.981 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.983 ns                 ;
; 1.986 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.988 ns                 ;
; 1.987 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.989 ns                 ;
; 1.991 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.993 ns                 ;
; 2.001 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.997 ns                 ;
; 2.001 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.997 ns                 ;
; 2.003 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.005 ns                 ;
; 2.010 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.012 ns                 ;
; 2.021 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.017 ns                 ;
; 2.041 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.041 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.051 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.047 ns                 ;
; 2.060 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.062 ns                 ;
; 2.062 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.070 ns                 ;
; 2.062 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.070 ns                 ;
; 2.062 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.070 ns                 ;
; 2.062 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.070 ns                 ;
; 2.062 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.070 ns                 ;
; 2.062 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.070 ns                 ;
; 2.062 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.070 ns                 ;
; 2.062 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.070 ns                 ;
; 2.062 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.070 ns                 ;
; 2.067 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.069 ns                 ;
; 2.072 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.074 ns                 ;
; 2.073 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.075 ns                 ;
; 2.082 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.078 ns                 ;
; 2.087 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.083 ns                 ;
; 2.087 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.083 ns                 ;
; 2.089 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.091 ns                 ;
; 2.096 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.098 ns                 ;
; 2.107 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.103 ns                 ;
; 2.127 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.129 ns                 ;
; 2.137 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.133 ns                 ;
; 2.145 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.147 ns                 ;
; 2.153 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.168 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.164 ns                 ;
; 2.173 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.169 ns                 ;
; 2.173 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.169 ns                 ;
; 2.175 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.177 ns                 ;
; 2.181 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.183 ns                 ;
; 2.193 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.189 ns                 ;
; 2.213 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.215 ns                 ;
; 2.222 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.218 ns                 ;
; 2.223 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.219 ns                 ;
; 2.231 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.233 ns                 ;
; 2.254 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.250 ns                 ;
; 2.254 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.250 ns                 ;
; 2.259 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.255 ns                 ;
; 2.259 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.255 ns                 ;
; 2.261 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.263 ns                 ;
; 2.262 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.264 ns                 ;
; 2.267 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.269 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.275 ns                 ;
; 2.307 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.315 ns                 ;
; 2.307 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.315 ns                 ;
; 2.307 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.315 ns                 ;
; 2.307 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.315 ns                 ;
; 2.307 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.315 ns                 ;
; 2.307 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.315 ns                 ;
; 2.307 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.315 ns                 ;
; 2.307 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.315 ns                 ;
; 2.307 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.315 ns                 ;
; 2.308 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.304 ns                 ;
; 2.309 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.305 ns                 ;
; 2.340 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.336 ns                 ;
; 2.340 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.336 ns                 ;
; 2.343 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.345 ns                 ;
; 2.345 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.341 ns                 ;
; 2.345 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.341 ns                 ;
; 2.347 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.349 ns                 ;
; 2.348 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.350 ns                 ;
; 2.365 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.361 ns                 ;
; 2.394 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.390 ns                 ;
; 2.394 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.390 ns                 ;
; 2.395 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.391 ns                 ;
; 2.426 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.422 ns                 ;
; 2.426 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.422 ns                 ;
; 2.429 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.431 ns                 ;
; 2.431 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.427 ns                 ;
; 2.431 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.427 ns                 ;
; 2.480 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.476 ns                 ;
; 2.480 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.476 ns                 ;
; 2.481 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.477 ns                 ;
; 2.512 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.508 ns                 ;
; 2.512 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.508 ns                 ;
; 2.514 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.522 ns                 ;
; 2.517 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.513 ns                 ;
; 2.528 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.524 ns                 ;
; 2.555 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.551 ns                 ;
; 2.566 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.562 ns                 ;
; 2.566 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.562 ns                 ;
; 2.567 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.563 ns                 ;
; 2.598 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.594 ns                 ;
; 2.598 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.594 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+------------+-------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                            ; To Clock  ;
+-------+--------------+------------+------------+-------------------------------+-----------+
; N/A   ; None         ; 6.869 ns   ; FLAGA      ; RX_wait[2]                    ; IFCLK     ;
; N/A   ; None         ; 6.869 ns   ; FLAGA      ; RX_wait[3]                    ; IFCLK     ;
; N/A   ; None         ; 6.869 ns   ; FLAGA      ; RX_wait[4]                    ; IFCLK     ;
; N/A   ; None         ; 6.869 ns   ; FLAGA      ; RX_wait[5]                    ; IFCLK     ;
; N/A   ; None         ; 6.869 ns   ; FLAGA      ; RX_wait[0]                    ; IFCLK     ;
; N/A   ; None         ; 6.869 ns   ; FLAGA      ; RX_wait[1]                    ; IFCLK     ;
; N/A   ; None         ; 6.869 ns   ; FLAGA      ; RX_wait[6]                    ; IFCLK     ;
; N/A   ; None         ; 6.869 ns   ; FLAGA      ; RX_wait[7]                    ; IFCLK     ;
; N/A   ; None         ; 6.706 ns   ; FLAGB      ; TX_wait[4]                    ; IFCLK     ;
; N/A   ; None         ; 6.706 ns   ; FLAGB      ; TX_wait[6]                    ; IFCLK     ;
; N/A   ; None         ; 6.706 ns   ; FLAGB      ; TX_wait[2]                    ; IFCLK     ;
; N/A   ; None         ; 6.706 ns   ; FLAGB      ; TX_wait[1]                    ; IFCLK     ;
; N/A   ; None         ; 6.706 ns   ; FLAGB      ; TX_wait[5]                    ; IFCLK     ;
; N/A   ; None         ; 6.706 ns   ; FLAGB      ; TX_wait[3]                    ; IFCLK     ;
; N/A   ; None         ; 6.706 ns   ; FLAGB      ; TX_wait[7]                    ; IFCLK     ;
; N/A   ; None         ; 6.706 ns   ; FLAGB      ; TX_wait[0]                    ; IFCLK     ;
; N/A   ; None         ; 6.543 ns   ; FLAGB      ; Tx_read_clock                 ; IFCLK     ;
; N/A   ; None         ; 6.098 ns   ; FLAGB      ; state_FX.0000                 ; IFCLK     ;
; N/A   ; None         ; 5.725 ns   ; LRCLK      ; AD_state[1]                   ; BCLK      ;
; N/A   ; None         ; 5.566 ns   ; LRCLK      ; AD_state[0]                   ; BCLK      ;
; N/A   ; None         ; 5.537 ns   ; FLAGB      ; state_FX.1010                 ; IFCLK     ;
; N/A   ; None         ; 5.533 ns   ; FLAGB      ; SLWR~reg0                     ; IFCLK     ;
; N/A   ; None         ; 5.497 ns   ; FX2_FD[10] ; Rx_register[10]               ; IFCLK     ;
; N/A   ; None         ; 5.467 ns   ; FX2_FD[2]  ; Rx_register[2]                ; IFCLK     ;
; N/A   ; None         ; 5.369 ns   ; FLAGA      ; SLOE~reg0                     ; IFCLK     ;
; N/A   ; None         ; 5.346 ns   ; FX2_FD[9]  ; Rx_register[9]                ; IFCLK     ;
; N/A   ; None         ; 5.345 ns   ; FX2_FD[8]  ; Rx_register[8]                ; IFCLK     ;
; N/A   ; None         ; 5.327 ns   ; FX2_FD[11] ; Rx_register[11]               ; IFCLK     ;
; N/A   ; None         ; 5.297 ns   ; FX2_FD[4]  ; Rx_register[4]                ; IFCLK     ;
; N/A   ; None         ; 5.156 ns   ; FX2_FD[3]  ; Rx_register[3]                ; IFCLK     ;
; N/A   ; None         ; 5.034 ns   ; FX2_FD[15] ; Rx_register[15]               ; IFCLK     ;
; N/A   ; None         ; 4.809 ns   ; FX2_FD[5]  ; Rx_register[5]                ; IFCLK     ;
; N/A   ; None         ; 4.806 ns   ; FLAGA      ; state_FX.0111                 ; IFCLK     ;
; N/A   ; None         ; 4.801 ns   ; FLAGA      ; state_FX.0011                 ; IFCLK     ;
; N/A   ; None         ; 4.771 ns   ; FX2_FD[6]  ; Rx_register[6]                ; IFCLK     ;
; N/A   ; None         ; 4.722 ns   ; FX2_FD[0]  ; Rx_register[0]                ; IFCLK     ;
; N/A   ; None         ; 4.719 ns   ; FX2_FD[1]  ; Rx_register[1]                ; IFCLK     ;
; N/A   ; None         ; 4.690 ns   ; FX2_FD[7]  ; Rx_register[7]                ; IFCLK     ;
; N/A   ; None         ; 4.465 ns   ; PTT        ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A   ; None         ; 4.226 ns   ; FX2_FD[13] ; Rx_register[13]               ; IFCLK     ;
; N/A   ; None         ; 4.225 ns   ; FX2_FD[14] ; Rx_register[14]               ; IFCLK     ;
; N/A   ; None         ; 4.206 ns   ; FX2_FD[12] ; Rx_register[12]               ; IFCLK     ;
; N/A   ; None         ; 4.023 ns   ; DOUT       ; q[0]                          ; BCLK      ;
; N/A   ; None         ; -4.430 ns  ; CDOUT      ; Tx_q[0]                       ; CLK_24MHZ ;
+-------+--------------+------------+------------+-------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                             ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To          ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 17.859 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                       ; CDIN        ; CLK_24MHZ  ;
; N/A   ; None         ; 16.759 ns  ; DFS1                                                                                                                             ; S1          ; CLK_24MHZ  ;
; N/A   ; None         ; 16.730 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 16.724 ns  ; DFS0                                                                                                                             ; S0          ; CLK_24MHZ  ;
; N/A   ; None         ; 16.639 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 16.316 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 16.193 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 16.094 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.851 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.771 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.755 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.742 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.741 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.692 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.544 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.498 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.382 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.314 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.263 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.035 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.828 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[7]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.776 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[9]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.550 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.390 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.289 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[8]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.241 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10]    ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.986 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.880 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                                ; CLRCLK      ; CLK_24MHZ  ;
; N/A   ; None         ; 13.818 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                                ; LED[5]      ; CLK_24MHZ  ;
; N/A   ; None         ; 13.336 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]                                                ; LED[6]      ; CLK_24MHZ  ;
; N/A   ; None         ; 12.505 ns  ; I_PWM_accumulator[16]                                                                                                            ; I_PWM_out   ; CLK_24MHZ  ;
; N/A   ; None         ; 12.085 ns  ; Q_PWM_accumulator[16]                                                                                                            ; Q_PWM_out   ; CLK_24MHZ  ;
; N/A   ; None         ; 11.673 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[9]    ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.645 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[8]    ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.087 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[15]   ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.077 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[13]   ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.069 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[14]   ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.063 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[12]   ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.047 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[0]    ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 11.016 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[10]   ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.014 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[11]   ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.671 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2]    ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 10.668 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[3]    ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 10.635 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[1]    ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.634 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5]    ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 10.606 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[4]    ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 10.437 ns  ; LED_sync                                                                                                                         ; LED[2]      ; BCLK       ;
; N/A   ; None         ; 10.356 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[7]    ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.259 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[6]    ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 9.079 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 9.079 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 9.078 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 9.078 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 9.041 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 9.031 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.394 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.369 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.369 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.369 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.363 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.363 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.004 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.004 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 7.993 ns   ; SLWR~reg0                                                                                                                        ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.988 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 7.988 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 7.938 ns   ; SLOE~reg0                                                                                                                        ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.888 ns   ; FIFO_ADR[1]~reg0                                                                                                                 ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.571 ns   ; SLRD~reg0                                                                                                                        ; SLRD        ; IFCLK      ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+-----------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To     ;
+-------+-------------------+-----------------+-----------+--------+
; N/A   ; None              ; 10.799 ns       ; FLAGA     ; LED[3] ;
; N/A   ; None              ; 10.793 ns       ; FLAGB     ; LED[1] ;
; N/A   ; None              ; 10.773 ns       ; CLK_24MHZ ; LED[7] ;
+-------+-------------------+-----------------+-----------+--------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                            ; To Clock  ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+
; N/A           ; None        ; 4.696 ns  ; CDOUT      ; Tx_q[0]                       ; CLK_24MHZ ;
; N/A           ; None        ; -3.757 ns ; DOUT       ; q[0]                          ; BCLK      ;
; N/A           ; None        ; -3.940 ns ; FX2_FD[12] ; Rx_register[12]               ; IFCLK     ;
; N/A           ; None        ; -3.959 ns ; FX2_FD[14] ; Rx_register[14]               ; IFCLK     ;
; N/A           ; None        ; -3.960 ns ; FX2_FD[13] ; Rx_register[13]               ; IFCLK     ;
; N/A           ; None        ; -4.199 ns ; PTT        ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A           ; None        ; -4.424 ns ; FX2_FD[7]  ; Rx_register[7]                ; IFCLK     ;
; N/A           ; None        ; -4.453 ns ; FX2_FD[1]  ; Rx_register[1]                ; IFCLK     ;
; N/A           ; None        ; -4.456 ns ; FX2_FD[0]  ; Rx_register[0]                ; IFCLK     ;
; N/A           ; None        ; -4.505 ns ; FX2_FD[6]  ; Rx_register[6]                ; IFCLK     ;
; N/A           ; None        ; -4.535 ns ; FLAGA      ; state_FX.0011                 ; IFCLK     ;
; N/A           ; None        ; -4.540 ns ; FLAGA      ; state_FX.0111                 ; IFCLK     ;
; N/A           ; None        ; -4.543 ns ; FX2_FD[5]  ; Rx_register[5]                ; IFCLK     ;
; N/A           ; None        ; -4.768 ns ; FX2_FD[15] ; Rx_register[15]               ; IFCLK     ;
; N/A           ; None        ; -4.890 ns ; FX2_FD[3]  ; Rx_register[3]                ; IFCLK     ;
; N/A           ; None        ; -5.031 ns ; FX2_FD[4]  ; Rx_register[4]                ; IFCLK     ;
; N/A           ; None        ; -5.061 ns ; FX2_FD[11] ; Rx_register[11]               ; IFCLK     ;
; N/A           ; None        ; -5.079 ns ; FX2_FD[8]  ; Rx_register[8]                ; IFCLK     ;
; N/A           ; None        ; -5.080 ns ; FX2_FD[9]  ; Rx_register[9]                ; IFCLK     ;
; N/A           ; None        ; -5.103 ns ; FLAGA      ; SLOE~reg0                     ; IFCLK     ;
; N/A           ; None        ; -5.201 ns ; FX2_FD[2]  ; Rx_register[2]                ; IFCLK     ;
; N/A           ; None        ; -5.231 ns ; FX2_FD[10] ; Rx_register[10]               ; IFCLK     ;
; N/A           ; None        ; -5.267 ns ; FLAGB      ; SLWR~reg0                     ; IFCLK     ;
; N/A           ; None        ; -5.271 ns ; FLAGB      ; state_FX.1010                 ; IFCLK     ;
; N/A           ; None        ; -5.300 ns ; LRCLK      ; AD_state[0]                   ; BCLK      ;
; N/A           ; None        ; -5.459 ns ; LRCLK      ; AD_state[1]                   ; BCLK      ;
; N/A           ; None        ; -5.832 ns ; FLAGB      ; state_FX.0000                 ; IFCLK     ;
; N/A           ; None        ; -6.277 ns ; FLAGB      ; Tx_read_clock                 ; IFCLK     ;
; N/A           ; None        ; -6.440 ns ; FLAGB      ; TX_wait[4]                    ; IFCLK     ;
; N/A           ; None        ; -6.440 ns ; FLAGB      ; TX_wait[6]                    ; IFCLK     ;
; N/A           ; None        ; -6.440 ns ; FLAGB      ; TX_wait[2]                    ; IFCLK     ;
; N/A           ; None        ; -6.440 ns ; FLAGB      ; TX_wait[1]                    ; IFCLK     ;
; N/A           ; None        ; -6.440 ns ; FLAGB      ; TX_wait[5]                    ; IFCLK     ;
; N/A           ; None        ; -6.440 ns ; FLAGB      ; TX_wait[3]                    ; IFCLK     ;
; N/A           ; None        ; -6.440 ns ; FLAGB      ; TX_wait[7]                    ; IFCLK     ;
; N/A           ; None        ; -6.440 ns ; FLAGB      ; TX_wait[0]                    ; IFCLK     ;
; N/A           ; None        ; -6.603 ns ; FLAGA      ; RX_wait[2]                    ; IFCLK     ;
; N/A           ; None        ; -6.603 ns ; FLAGA      ; RX_wait[3]                    ; IFCLK     ;
; N/A           ; None        ; -6.603 ns ; FLAGA      ; RX_wait[4]                    ; IFCLK     ;
; N/A           ; None        ; -6.603 ns ; FLAGA      ; RX_wait[5]                    ; IFCLK     ;
; N/A           ; None        ; -6.603 ns ; FLAGA      ; RX_wait[0]                    ; IFCLK     ;
; N/A           ; None        ; -6.603 ns ; FLAGA      ; RX_wait[1]                    ; IFCLK     ;
; N/A           ; None        ; -6.603 ns ; FLAGA      ; RX_wait[6]                    ; IFCLK     ;
; N/A           ; None        ; -6.603 ns ; FLAGA      ; RX_wait[7]                    ; IFCLK     ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                       ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                           ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe9|dffe10a ; dcfifo_gd41 ; Node named previous_rdempty removed during synthesis ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition
    Info: Processing started: Thu Aug 03 22:24:00 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "data_flag" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 32.709 ns for clock "BCLK" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14]" and destination register "Rx_control_0[2]"
    Info: Fmax is 62.65 MHz (period= 15.962 ns)
    Info: + Largest memory to register requirement is 39.043 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.427 ns
            Info: + Shortest clock path from clock "BCLK" to destination register is 3.072 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(1.431 ns) + CELL(0.666 ns) = 3.072 ns; Loc. = LCFF_X27_Y10_N21; Fanout = 1; REG Node = 'Rx_control_0[2]'
                Info: Total cell delay = 1.641 ns ( 53.42 % )
                Info: Total interconnect delay = 1.431 ns ( 46.58 % )
            Info: - Longest clock path from clock "BCLK" to source memory is 4.499 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.709 ns) + CELL(0.815 ns) = 4.499 ns; Loc. = M4K_X23_Y11; Fanout = 5; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14]'
                Info: Total cell delay = 1.790 ns ( 39.79 % )
                Info: Total interconnect delay = 2.709 ns ( 60.21 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 6.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y11; Fanout = 5; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14]'
        Info: 2: + IC(1.359 ns) + CELL(0.370 ns) = 1.838 ns; Loc. = LCCOMB_X19_Y9_N2; Fanout = 1; COMB Node = 'rtl~356'
        Info: 3: + IC(0.375 ns) + CELL(0.589 ns) = 2.802 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 7; COMB Node = 'rtl~358'
        Info: 4: + IC(0.401 ns) + CELL(0.206 ns) = 3.409 ns; Loc. = LCCOMB_X19_Y9_N20; Fanout = 8; COMB Node = 'Rx_control_0[7]~0'
        Info: 5: + IC(2.070 ns) + CELL(0.855 ns) = 6.334 ns; Loc. = LCFF_X27_Y10_N21; Fanout = 1; REG Node = 'Rx_control_0[2]'
        Info: Total cell delay = 2.129 ns ( 33.61 % )
        Info: Total interconnect delay = 4.205 ns ( 66.39 % )
Info: Slack time is 20.978 ns for clock "CLK_24MHZ" between source register "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]" and destination register "I2SAudioOut:I2SAO|TLV_state.000"
    Info: + Largest register to register requirement is 24.053 ns
        Info: + Setup relationship between source and destination is 20.345 ns
            Info: + Latch edge is 20.345 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 3.972 ns
            Info: + Shortest clock path from clock "CLK_24MHZ" to destination register is 11.878 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.265 ns) + CELL(0.970 ns) = 8.210 ns; Loc. = LCFF_X15_Y8_N7; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(2.162 ns) + CELL(0.000 ns) = 10.372 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.840 ns) + CELL(0.666 ns) = 11.878 ns; Loc. = LCFF_X13_Y9_N17; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO|TLV_state.000'
                Info: Total cell delay = 2.611 ns ( 21.98 % )
                Info: Total interconnect delay = 9.267 ns ( 78.02 % )
            Info: - Longest clock path from clock "CLK_24MHZ" to source register is 7.906 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.265 ns) + CELL(0.666 ns) = 7.906 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 19; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]'
                Info: Total cell delay = 1.641 ns ( 20.76 % )
                Info: Total interconnect delay = 6.265 ns ( 79.24 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.075 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 19; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]'
        Info: 2: + IC(1.778 ns) + CELL(0.624 ns) = 2.402 ns; Loc. = LCCOMB_X13_Y9_N22; Fanout = 1; COMB Node = 'I2SAudioOut:I2SAO|Select~170'
        Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 2.967 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 1; COMB Node = 'I2SAudioOut:I2SAO|TLV_state.000~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.075 ns; Loc. = LCFF_X13_Y9_N17; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO|TLV_state.000'
        Info: Total cell delay = 0.938 ns ( 30.50 % )
        Info: Total interconnect delay = 2.137 ns ( 69.50 % )
Info: Slack time is 37.225 ns for clock "FX2_CLK" between source register "debounce:de_PTT|count[18]" and destination register "debounce:de_PTT|count[18]"
    Info: Fmax is 225.17 MHz (period= 4.441 ns)
    Info: + Largest register to register requirement is 41.402 ns
        Info: + Setup relationship between source and destination is 41.666 ns
            Info: + Latch edge is 41.666 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.791 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X25_Y8_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
                Info: Total cell delay = 1.806 ns ( 64.71 % )
                Info: Total interconnect delay = 0.985 ns ( 35.29 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.791 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X25_Y8_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
                Info: Total cell delay = 1.806 ns ( 64.71 % )
                Info: Total interconnect delay = 0.985 ns ( 35.29 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
        Info: 2: + IC(1.173 ns) + CELL(0.735 ns) = 1.908 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 2; COMB Node = 'debounce:de_PTT|count[0]~254'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.994 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 2; COMB Node = 'debounce:de_PTT|count[1]~256'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.080 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 2; COMB Node = 'debounce:de_PTT|count[2]~258'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.166 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; COMB Node = 'debounce:de_PTT|count[3]~260'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.252 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 2; COMB Node = 'debounce:de_PTT|count[4]~262'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.338 ns; Loc. = LCCOMB_X25_Y9_N24; Fanout = 2; COMB Node = 'debounce:de_PTT|count[5]~264'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.424 ns; Loc. = LCCOMB_X25_Y9_N26; Fanout = 2; COMB Node = 'debounce:de_PTT|count[6]~266'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.510 ns; Loc. = LCCOMB_X25_Y9_N28; Fanout = 2; COMB Node = 'debounce:de_PTT|count[7]~268'
        Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 2.685 ns; Loc. = LCCOMB_X25_Y9_N30; Fanout = 2; COMB Node = 'debounce:de_PTT|count[8]~270'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.771 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 2; COMB Node = 'debounce:de_PTT|count[9]~272'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.857 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 2; COMB Node = 'debounce:de_PTT|count[10]~274'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.943 ns; Loc. = LCCOMB_X25_Y8_N4; Fanout = 2; COMB Node = 'debounce:de_PTT|count[11]~276'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.029 ns; Loc. = LCCOMB_X25_Y8_N6; Fanout = 2; COMB Node = 'debounce:de_PTT|count[12]~278'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.115 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 2; COMB Node = 'debounce:de_PTT|count[13]~280'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.201 ns; Loc. = LCCOMB_X25_Y8_N10; Fanout = 2; COMB Node = 'debounce:de_PTT|count[14]~282'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.287 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 2; COMB Node = 'debounce:de_PTT|count[15]~284'
        Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 3.477 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 2; COMB Node = 'debounce:de_PTT|count[16]~286'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.563 ns; Loc. = LCCOMB_X25_Y8_N16; Fanout = 1; COMB Node = 'debounce:de_PTT|count[17]~288'
        Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 4.069 ns; Loc. = LCCOMB_X25_Y8_N18; Fanout = 1; COMB Node = 'debounce:de_PTT|count[18]~289'
        Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 4.177 ns; Loc. = LCFF_X25_Y8_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
        Info: Total cell delay = 3.004 ns ( 71.92 % )
        Info: Total interconnect delay = 1.173 ns ( 28.08 % )
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: Clock "IFCLK" has Internal fmax of 114.46 MHz between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]" and destination register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]" (period= 8.737 ns)
    Info: + Longest register to register delay is 8.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y2_N25; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]'
        Info: 2: + IC(1.543 ns) + CELL(0.589 ns) = 2.132 ns; Loc. = LCCOMB_X10_Y4_N24; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~79'
        Info: 3: + IC(0.399 ns) + CELL(0.614 ns) = 3.145 ns; Loc. = LCCOMB_X10_Y4_N2; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81'
        Info: 4: + IC(0.374 ns) + CELL(0.624 ns) = 4.143 ns; Loc. = LCCOMB_X10_Y4_N20; Fanout = 28; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 5: + IC(1.169 ns) + CELL(0.319 ns) = 5.631 ns; Loc. = LCCOMB_X10_Y8_N30; Fanout = 92; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena'
        Info: 6: + IC(0.623 ns) + CELL(0.621 ns) = 6.875 ns; Loc. = LCCOMB_X10_Y8_N4; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.961 ns; Loc. = LCCOMB_X10_Y8_N6; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 7.047 ns; Loc. = LCCOMB_X10_Y8_N8; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 7.133 ns; Loc. = LCCOMB_X10_Y8_N10; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.219 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.190 ns) = 7.409 ns; Loc. = LCCOMB_X10_Y8_N14; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.495 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.581 ns; Loc. = LCCOMB_X10_Y8_N18; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 7.667 ns; Loc. = LCCOMB_X10_Y8_N20; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.753 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 7.839 ns; Loc. = LCCOMB_X10_Y8_N24; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 8.345 ns; Loc. = LCCOMB_X10_Y8_N26; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10'
        Info: 18: + IC(0.000 ns) + CELL(0.108 ns) = 8.453 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]'
        Info: Total cell delay = 4.345 ns ( 51.40 % )
        Info: Total interconnect delay = 4.108 ns ( 48.60 % )
    Info: - Smallest clock skew is -0.020 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 5.349 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'Tx_read_clock'
            Info: 4: + IC(0.806 ns) + CELL(0.000 ns) = 3.858 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'
            Info: 5: + IC(0.825 ns) + CELL(0.666 ns) = 5.349 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]'
            Info: Total cell delay = 2.766 ns ( 51.71 % )
            Info: Total interconnect delay = 2.583 ns ( 48.29 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 5.369 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'Tx_read_clock'
            Info: 4: + IC(0.806 ns) + CELL(0.000 ns) = 3.858 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'
            Info: 5: + IC(0.845 ns) + CELL(0.666 ns) = 5.369 ns; Loc. = LCFF_X12_Y2_N25; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]'
            Info: Total cell delay = 2.766 ns ( 51.52 % )
            Info: Total interconnect delay = 2.603 ns ( 48.48 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Minimum slack time is 499 ps for clock "BCLK" between source register "AD_state[0]" and destination register "AD_state[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y4_N17; Fanout = 33; REG Node = 'AD_state[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y4_N16; Fanout = 1; COMB Node = 'Select~5927'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y4_N17; Fanout = 33; REG Node = 'AD_state[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "BCLK" to destination register is 3.699 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.058 ns) + CELL(0.666 ns) = 3.699 ns; Loc. = LCFF_X15_Y4_N17; Fanout = 33; REG Node = 'AD_state[0]'
                Info: Total cell delay = 1.641 ns ( 44.36 % )
                Info: Total interconnect delay = 2.058 ns ( 55.64 % )
            Info: - Shortest clock path from clock "BCLK" to source register is 3.699 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.058 ns) + CELL(0.666 ns) = 3.699 ns; Loc. = LCFF_X15_Y4_N17; Fanout = 33; REG Node = 'AD_state[0]'
                Info: Total cell delay = 1.641 ns ( 44.36 % )
                Info: Total interconnect delay = 2.058 ns ( 55.64 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_24MHZ" between source register "TX_state[3]" and destination register "TX_state[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 8; REG Node = 'TX_state[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y5_N0; Fanout = 1; COMB Node = 'TX_state~115'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 8; REG Node = 'TX_state[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 11.876 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.265 ns) + CELL(0.970 ns) = 8.210 ns; Loc. = LCFF_X15_Y8_N7; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(2.162 ns) + CELL(0.000 ns) = 10.372 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 11.876 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 8; REG Node = 'TX_state[3]'
                Info: Total cell delay = 2.611 ns ( 21.99 % )
                Info: Total interconnect delay = 9.265 ns ( 78.01 % )
            Info: - Shortest clock path from clock "CLK_24MHZ" to source register is 11.876 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.265 ns) + CELL(0.970 ns) = 8.210 ns; Loc. = LCFF_X15_Y8_N7; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(2.162 ns) + CELL(0.000 ns) = 10.372 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 11.876 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 8; REG Node = 'TX_state[3]'
                Info: Total cell delay = 2.611 ns ( 21.99 % )
                Info: Total interconnect delay = 9.265 ns ( 78.01 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "FX2_CLK" between source register "debounce:de_PTT|clean_pb" and destination register "debounce:de_PTT|clean_pb"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N21; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y8_N20; Fanout = 1; COMB Node = 'debounce:de_PTT|clean_pb~106'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y8_N21; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.791 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X26_Y8_N21; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
                Info: Total cell delay = 1.806 ns ( 64.71 % )
                Info: Total interconnect delay = 0.985 ns ( 35.29 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.791 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X26_Y8_N21; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
                Info: Total cell delay = 1.806 ns ( 64.71 % )
                Info: Total interconnect delay = 0.985 ns ( 35.29 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "RX_wait[2]" (data pin = "FLAGA", clock pin = "IFCLK") is 6.869 ns
    Info: + Longest pin to register delay is 9.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 5; PIN Node = 'FLAGA'
        Info: 2: + IC(6.294 ns) + CELL(0.202 ns) = 7.480 ns; Loc. = LCCOMB_X4_Y6_N10; Fanout = 8; COMB Node = 'Select~5935'
        Info: 3: + IC(1.331 ns) + CELL(0.855 ns) = 9.666 ns; Loc. = LCFF_X12_Y6_N15; Fanout = 3; REG Node = 'RX_wait[2]'
        Info: Total cell delay = 2.041 ns ( 21.12 % )
        Info: Total interconnect delay = 7.625 ns ( 78.88 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.757 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.821 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X12_Y6_N15; Fanout = 3; REG Node = 'RX_wait[2]'
        Info: Total cell delay = 1.796 ns ( 65.14 % )
        Info: Total interconnect delay = 0.961 ns ( 34.86 % )
Info: tco from clock "CLK_24MHZ" to destination pin "CDIN" through register "I2SAudioOut:I2SAO|outbit_o" is 17.859 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to source register is 11.869 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(6.265 ns) + CELL(0.970 ns) = 8.210 ns; Loc. = LCFF_X15_Y8_N7; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
        Info: 3: + IC(2.162 ns) + CELL(0.000 ns) = 10.372 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.831 ns) + CELL(0.666 ns) = 11.869 ns; Loc. = LCFF_X14_Y8_N23; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: Total cell delay = 2.611 ns ( 22.00 % )
        Info: Total interconnect delay = 9.258 ns ( 78.00 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y8_N23; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: 2: + IC(2.590 ns) + CELL(3.096 ns) = 5.686 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'CDIN'
        Info: Total cell delay = 3.096 ns ( 54.45 % )
        Info: Total interconnect delay = 2.590 ns ( 45.55 % )
Info: Longest tpd from source pin "FLAGA" to destination pin "LED[3]" is 10.799 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 5; PIN Node = 'FLAGA'
    Info: 2: + IC(6.549 ns) + CELL(3.266 ns) = 10.799 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'LED[3]'
    Info: Total cell delay = 4.250 ns ( 39.36 % )
    Info: Total interconnect delay = 6.549 ns ( 60.64 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_24MHZ") is 4.696 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 11.870 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(6.265 ns) + CELL(0.970 ns) = 8.210 ns; Loc. = LCFF_X15_Y8_N7; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
        Info: 3: + IC(2.162 ns) + CELL(0.000 ns) = 10.372 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 11.870 ns; Loc. = LCFF_X14_Y4_N23; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.611 ns ( 22.00 % )
        Info: Total interconnect delay = 9.259 ns ( 78.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(6.181 ns) + CELL(0.206 ns) = 7.372 ns; Loc. = LCCOMB_X14_Y4_N22; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.480 ns; Loc. = LCFF_X14_Y4_N23; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.299 ns ( 17.37 % )
        Info: Total interconnect delay = 6.181 ns ( 82.63 % )
Info: All timing requirements were met. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Processing ended: Thu Aug 03 22:24:02 2006
    Info: Elapsed time: 00:00:03


