% Encoding: UTF-8

@ARTICLE{test,
  author = {Matsutani, H. and Koibuchi, M. and Yamada, Y. and Hsu, D.F. and Amano,
	H.},
  title = {Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network},
  journal = {Parallel and Distributed Systems, IEEE Transactions on},
  year = {2009},
  volume = {20},
  pages = {1126-1141},
  number = {8},
  doi = {10.1109/TPDS.2008.233},
  issn = {1045-9219},
  keywords = {multiprocessor interconnection networks;network-on-chip;cell library;cost-efficient
	tree-based on-chip network;deadlock-free routing;fat H-tree;microarchitecture
	domain;network logic area;on-chip routers;process technology;tree
	networks;tree-based interconnection network;Interconnection networks;Network
	topology;On-chip interconnection networks;network topology;on-chip
	networks;routing algorithm.;tree}
}

@Article{,
  author = {Wikipedia},
}

@Comment{jabref-meta: databaseType:bibtex;}
