/*
 * Copyright (C) 2014 Intel Mobile Communications GmbH
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef _HIRQ_IRQ_H
#define _HIRQ_IRQ_H

#define HIRQ_OFFSET 512

/* HIRQ nodes from HIRQ domain point of view */
#define HIRQ_VMM_BROADCAST	(512 - HIRQ_OFFSET)
#define HIRQ_PMIC_TEST		(513 - HIRQ_OFFSET)
#define HIRQ_HIRQ_TEST		(514 - HIRQ_OFFSET)
#define HIRQ_PMIC_PRH_SIGNALING (515 - HIRQ_OFFSET)
#define HIRQ_PMIC_VTIMER	(516 - HIRQ_OFFSET)
#define HIRQ_PMIC_PWR_BUTTON	(517 - HIRQ_OFFSET)
#define HIRQ_PMIC_UI_BUTTON	(518 - HIRQ_OFFSET)
#define HIRQ_PMIC_VENDOR_IRQ	(519 - HIRQ_OFFSET)
#define HIRQ_PMIC_WAKE_ALARM	(520 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS_ALARM	(521 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS0ALRT0	(522 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS1ALRT0	(523 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS2ALRT0	(524 - HIRQ_OFFSET)
#define HIRQ_PMIC_PMICALRT0	(525 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS0ALRT1	(526 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS1ALRT1	(527 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS2ALRT1	(528 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPALRT	(529 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS0CRIT	(530 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS1CRIT	(531 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS2CRIT	(532 - HIRQ_OFFSET)
#define HIRQ_PMIC_PMICCRIT	(533 - HIRQ_OFFSET)
#define HIRQ_PMIC_BATCRIT	(534 - HIRQ_OFFSET)
#define HIRQ_PMIC_BATCRIT_HC	(535 - HIRQ_OFFSET)
#define HIRQ_PMIC_BZIRQ		(536 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS0ALRT3	(537 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS1ALRT3	(538 - HIRQ_OFFSET)
#define HIRQ_PMIC_SYS2ALRT3	(539 - HIRQ_OFFSET)
#define HIRQ_PMIC_PMICALRT3	(540 - HIRQ_OFFSET)
#define HIRQ_PMIC_BAT0ALRT0	(541 - HIRQ_OFFSET)
#define HIRQ_PMIC_BAT1ALRT0	(542 - HIRQ_OFFSET)
#define HIRQ_PMIC_BAT0ALRT3	(543 - HIRQ_OFFSET)
#define HIRQ_PMIC_BAT1ALRT3	(544 - HIRQ_OFFSET)
#define HIRQ_PMIC_BCU_VWARN1	(545 - HIRQ_OFFSET)
#define HIRQ_PMIC_BCU_VWARN2	(546 - HIRQ_OFFSET)
#define HIRQ_PMIC_BCU_VCRIT	(547 - HIRQ_OFFSET)
#define HIRQ_PMIC_ADC_USBID	(548 - HIRQ_OFFSET)
#define HIRQ_PMIC_ADC_PEAK	(549 - HIRQ_OFFSET)
#define HIRQ_PMIC_ADC_BATTEMP	(550 - HIRQ_OFFSET)
#define HIRQ_PMIC_ADC_SYSTEMP	(551 - HIRQ_OFFSET)
#define HIRQ_PMIC_ADC_BATTID	(552 - HIRQ_OFFSET)
#define HIRQ_PMIC_ADC_VBATT	(553 - HIRQ_OFFSET)
#define HIRQ_PMIC_ADC_GPMEAS	(554 - HIRQ_OFFSET)
#define HIRQ_PMIC_ADC_CCTICK	(555 - HIRQ_OFFSET)
#define HIRQ_PMIC_CHGINTB	(556 - HIRQ_OFFSET)
#define HIRQ_PMIC_I2CWRCMP	(557 - HIRQ_OFFSET)
#define HIRQ_PMIC_I2CRDCMP	(558 - HIRQ_OFFSET)
#define HIRQ_PMIC_I2CERROR	(559 - HIRQ_OFFSET)
#define HIRQ_PMIC_CTYP		(560 - HIRQ_OFFSET)
#define HIRQ_PMIC_VBUSDET	(561 - HIRQ_OFFSET)
#define HIRQ_PMIC_DCDET		(562 - HIRQ_OFFSET)
#define HIRQ_PMIC_BATTDET	(563 - HIRQ_OFFSET)
#define HIRQ_PMIC_USBID_FLT	(564 - HIRQ_OFFSET)
#define HIRQ_PMIC_USBID_GND	(565 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO0P0	(566 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO0P1	(567 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO0P2	(568 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO0P3	(569 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO0P4	(570 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO0P5	(571 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO0P6	(572 - HIRQ_OFFSET)
#define HIRQ_PMIC_BATTIO	(573 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO1P0	(574 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO1P1	(575 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO1P2	(576 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO1P3	(577 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO2P0	(578 - HIRQ_OFFSET)
#define HIRQ_PMIC_GPIO2P1	(579 - HIRQ_OFFSET)
#define HIRQ_PMIC_CRIT_VROCP	(580 - HIRQ_OFFSET)
#define HIRQ_PMIC_CRIT_OSCSTP	(581 - HIRQ_OFFSET)
#define HIRQ_PMIC_ACC_DET1	(582 - HIRQ_OFFSET)
#define HIRQ_PMIC_ACC_DET2	(583 - HIRQ_OFFSET)
#define HIRQ_PMIC_ACC_DET_AUX	(584 - HIRQ_OFFSET)
#define HIRQ_PMIC_VIBR_OVC	(585 - HIRQ_OFFSET)
#define HIRQ_PMIC_LOUDSPK	(586 - HIRQ_OFFSET)
#define HIRQ_CPU_CLK_NOTIFY	(587 - HIRQ_OFFSET)
#define HIRQ_EMPTY	(588 - HIRQ_OFFSET)
#define HIRQ_VM_VERIFY	(589 - HIRQ_OFFSET)
#define HIRQ_VM_MEM_CLEAR	(590 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM0_LOW	(591 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM0_HIGH	(592 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM1_LOW	(593 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM1_HIGH	(594 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM2_LOW	(595 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM2_HIGH	(596 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM3_LOW	(597 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM3_HIGH	(598 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM4_LOW	(599 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM4_HIGH	(600 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM5_LOW	(601 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM5_HIGH	(602 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM6_LOW	(603 - HIRQ_OFFSET)
#define HIRQ_SPCU_THERM6_HIGH	(604 - HIRQ_OFFSET)
#define HIRQ_PMIC_RTC_STATUS	(605 - HIRQ_OFFSET)

#endif /* _HIRQ_IRQ_H */
