Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sha3_256_hw_top glbl -Oenable_linking_all_libraries -prj sha3_256_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s sha3_256_hw -debug all 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_476_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_476_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_urem_64s_9ns_33_68_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_urem_64s_9ns_33_68_seq_1_divseq
INFO: [VRFC 10-311] analyzing module sha3_256_hw_urem_64s_9ns_33_68_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/AESL_axi_slave_control_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sha3_256_hw_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_s_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_s_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute_1_Pipeline_state_permute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute_1_Pipeline_state_permute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sha3_256_hw_pqcrystals_kyber_fip...
Compiling module xil_defaultlib.sha3_256_hw_flow_control_loop_pi...
Compiling module xil_defaultlib.sha3_256_hw_pqcrystals_kyber_fip...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_urem_64s_9ns_33_68_s...
Compiling module xil_defaultlib.sha3_256_hw_urem_64s_9ns_33_68_s...
Compiling module xil_defaultlib.sha3_256_hw_pqcrystals_kyber_fip...
Compiling module xil_defaultlib.sha3_256_hw_control_s_axi
Compiling module xil_defaultlib.sha3_256_hw_control_r_s_axi
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_store(NUM...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_load(NUM_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_burst_con...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_throttle(...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_write(CON...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_read(C_US...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi(CONSERVAT...
Compiling module xil_defaultlib.sha3_256_hw
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=115)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=115)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sha3_256_hw_top
Compiling module work.glbl
Built simulation snapshot sha3_256_hw
