<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>          Lattice Mapping Report File for Design Module 'turriscpld'


<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO -p LCMXO1200C -t FTBGA256 -s 3 -oc Commercial
     CZ_NIC_Router_CPLD_CZ_NIC_Router_CPLD.ngd -o
     CZ_NIC_Router_CPLD_CZ_NIC_Router_CPLD_map.ncd -pr
     CZ_NIC_Router_CPLD_CZ_NIC_Router_CPLD.prf -mp
     CZ_NIC_Router_CPLD_CZ_NIC_Router_CPLD.mrp H:/Home_enc/rykl/devel/Lattice/Pr
     ojects/cpld_20140106_001/CZ_NIC_Router_CPLD.lpf -c 0 -pe
Target Vendor:  LATTICE
Target Device:  LCMXO1200CFTBGA256
Target Performance:   3
Mapper:  mj5g00,  version:  Diamond (64-bit) 2.2.0.101
Mapped on:  01/06/14  10:52:11


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of PFU registers:    297
   Number of SLICEs:           380 out of   600 (63%)
      SLICEs(logic/ROM):       380 out of   400 (95%)
      SLICEs(logic/ROM/RAM):     0 out of   200 (0%)
          As RAM:            0
          As Logic/ROM:      0
   Number of logic LUT4s:     711
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:     23 (46 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:     757
   Number of external PIOs: 153 out of 211 (73%)
   Number of PLLs:  0 out of 1 (0%)
   Number of block RAMs:  0 out of 1 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Number of TSALL: 0 out of 1 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  9
     Net lwe0_n_out: 94 loads, 94 rising, 0 falling (Driver: PIO lwe0_n )
     Net pld_clk_c: 33 loads, 33 rising, 0 falling (Driver: PIO pld_clk )
     Net clkin66_c: 12 loads, 10 rising, 2 falling (Driver: PIO clkin66 )
     Net n1214: 2 loads, 2 rising, 0 falling (Driver: i2091_1_lut_2_lut_3_lut )
     Net n4798: 5 loads, 5 rising, 0 falling (Driver: i9160_2_lut_3_lut )
     Net lgpl2_out: 7 loads, 0 rising, 7 falling (Driver: PIO lgpl2 )
     Net intensity_button_debounce_clock: 5 loads, 5 rising, 0 falling (Driver:
     intensity_button_debounce_clock_1039 )
     Net color_pwm_clock: 4 loads, 4 rising, 0 falling (Driver:
     color_pwm_clock_1031 )
     Net mixed_rgb_intensity_pwm_clock: 4 loads, 4 rising, 0 falling (Driver:
     mixed_rgb_intensity_pwm_clock_1034 )
   Number of Clock Enables:  38
     Net n48_adj_101: 1 loads, 1 LSLICEs

     Net n6050: 2 loads, 2 LSLICEs
     Net n6068: 4 loads, 4 LSLICEs
     Net n10793: 1 loads, 1 LSLICEs
     Net n166: 1 loads, 1 LSLICEs
     Net n6063: 4 loads, 4 LSLICEs
     Net n3129: 2 loads, 2 LSLICEs
     Net n136: 1 loads, 1 LSLICEs
     Net n6064: 4 loads, 4 LSLICEs
     Net n6065: 4 loads, 4 LSLICEs
     Net n6066: 4 loads, 4 LSLICEs
     Net n6067: 4 loads, 4 LSLICEs
     Net n6069: 4 loads, 4 LSLICEs
     Net n6070: 4 loads, 4 LSLICEs
     Net n6071: 4 loads, 4 LSLICEs
     Net n6072: 4 loads, 4 LSLICEs
     Net n6073: 4 loads, 4 LSLICEs
     Net n6074: 4 loads, 4 LSLICEs
     Net n6075: 4 loads, 4 LSLICEs
     Net n6076: 4 loads, 4 LSLICEs
     Net n6077: 4 loads, 4 LSLICEs
     Net n6078: 4 loads, 4 LSLICEs
     Net n6079: 4 loads, 4 LSLICEs
     Net n6080: 4 loads, 4 LSLICEs
     Net n6081: 4 loads, 4 LSLICEs
     Net n6082: 4 loads, 4 LSLICEs
     Net n6083: 4 loads, 4 LSLICEs
     Net n6084: 4 loads, 4 LSLICEs
     Net n12990: 1 loads, 1 LSLICEs
     Net lcs3_n_c: 1 loads, 1 LSLICEs
     Net n4771: 10 loads, 10 LSLICEs
     Net n30_adj_68: 1 loads, 1 LSLICEs
     Net n10855: 1 loads, 1 LSLICEs
     Net n3_adj_110: 1 loads, 1 LSLICEs
     Net n12979: 1 loads, 1 LSLICEs
     Net n12977: 1 loads, 1 LSLICEs
     Net n7_adj_106: 1 loads, 1 LSLICEs
     Net n10792: 1 loads, 1 LSLICEs
   Number of LSRs:  9
     Net n699: 2 loads, 2 LSLICEs
     Net n12348: 1 loads, 1 LSLICEs
     Net n12249: 2 loads, 2 LSLICEs
     Net n3129: 6 loads, 6 LSLICEs
     Net next_state_2: 1 loads, 1 LSLICEs
     Net n6315: 4 loads, 4 LSLICEs
     Net n6314: 2 loads, 2 LSLICEs
     Net n4859: 9 loads, 9 LSLICEs
     Net hrstreq_n_c: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net la31_out: 113 loads
     Net la30_out: 69 loads
     Net la29_out: 68 loads
     Net la28_c: 49 loads
     Net color_pwm_counter_6: 37 loads
     Net color_pwm_counter_7: 37 loads
     Net mixed_rgb_intensity_level_0: 36 loads

     Net data_out_0: 28 loads
     Net color_pwm_counter_3: 25 loads
     Net color_pwm_counter_4: 25 loads




   Number of warnings:  13
   Number of errors:    0




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: H:/Home_enc/rykl/devel/Lattice/Projects/cpld_20140106_001/CZ_NIC_
     Router_CPLD.lpf (22): Error in FREQUENCY PORT "clkin2m" 2.048000 MHz ;
:
     Unable to find clock port "clkin2m" in the design. Disbale this preference.
WARNING - map: Preference parsing results:  1 semantic error detected
WARNING - map: There are errors in the preference file, "H:/Home_enc/rykl/devel/
     Lattice/Projects/cpld_20140106_001/CZ_NIC_Router_CPLD.lpf".
WARNING - map: input pad net 'switch_7' has no legal load
WARNING - map: input pad net 'cpu_temp_alert_n' has no legal load
WARNING - map: input pad net 'cpu_temp_crit_n' has no legal load
WARNING - map: input pad net 'eeprom_spi_so' has no legal load
WARNING - map: input pad net 'ps_1v50_pcie_pgood' has no legal load
WARNING - map: IO buffer missing for top level port switch[8:1](7)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port cpu_temp_alert_n...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port cpu_temp_crit_n...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port eeprom_spi_so...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port ps_1v50_pcie_pgood...logic
     will be discarded.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| data_5              | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fbank_sel_128m      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| data_6              | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| data_7              | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| lwe0_n              | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| tdma_txd0           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| la26                | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

| la31                | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| wd_cfg_0            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pld_tsec3_txd1      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| dma1_ddone_n        | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| wd_cfg_1            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pld_1588_pulse_out1 | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pld_uart1_sout      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| tdm_clk             | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cpu_hrst_n          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| wd_cfg_2            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cpu_srst_n          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| lgpl2               | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| boot_sel            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| gvdd_pwr_on2        | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| data_0              | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| rst_flsh_n          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| data_1              | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fxs_led_1           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fxs_led_2           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fxs_led_3           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cpu_trst_n          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| data_2              | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| data_3              | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| lbctl               | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cfg_drv2_n          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| bps_out             | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| lale2               | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| data_4              | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

| ready_p1            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pld_tsec3_txd0      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pld_1588_clk_out    | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pld_1588_pulse_out2 | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pld_tsec1_tx_er     | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pld_tsec3_txd2      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| tdmd_uart1n         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cfg_strobe2         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cfg_strobe2a        | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| load_default_n      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cfg_strobe4a        | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| la27                | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| la16                | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| la30                | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| la24                | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| la29                | BIDIR     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| la25                | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| la23                | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| rgmii_rstn          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| sgmii_rstn          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cfg_cpu_vdd_0       | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cfg_cpu_vdd_1       | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| gvdd_pwr_on         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pcie_sel            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ctl_vcore_en        | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pcie_rstn           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| bps_fxo_led1        | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fxs_led_0           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

| fbank_sel_256m      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fbank_sel_512m      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xresetn             | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| iic2_ctl_4          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| iic2_ctl_3          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| iic2_ctl_2          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| iic2_ctl_1          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ddr_rst_n           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| geth_sw_rst_n       | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_18           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_17           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_16           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_15           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_14           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_13           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_12           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_11           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_10           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_9            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_8            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_7            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_6            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_5            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_4            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_3            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_2            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_led_1            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_power_led_3      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

| fp_power_led_2      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_power_led_1      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_status_led_3     | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_status_led_2     | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fp_status_led_1     | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| bps_fxo_led2        | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cpu_fan_pwm         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| eeprom_spi_cs_n     | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| eeprom_spi_sck      | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| eeprom_spi_si       | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cpld_i2c1_scl       | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| i2c1_en_cpld        | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| i2c1_en_cpu         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cpld_i2c1_sda       | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| n13001              | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| n13000              | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| wd_in               | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| clkin66             | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cop_srst_n          | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cop_hrst_n          | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cop_trst_n          | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ps_vcore_pg         | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ps_ddr_pg           | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| la28                | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| fbank_select        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| lcs3_n              | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| switch_8            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| switch_6            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

| switch_5            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| switch_4            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| switch_3            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| switch_2            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| switch_1            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| rst_pld_n           | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| clkin2m             | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| hrstreq_n           | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pld_clk             | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pcb_rev_2           | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pcb_rev_1           | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pcb_rev_0           | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pcb_id_2            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pcb_id_1            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| pcb_id_0            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p0_led1000n      | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p0_led100n       | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p0_led10n        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p1_led1000n      | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p1_led100n       | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p1_led10n        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p2_led1000n      | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p2_led100n       | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p2_led10n        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p3_led1000n      | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p3_led100n       | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p3_led10n        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p4_led1000n      | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

| ls_p4_led100n       | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ls_p4_led10n        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| wa_led_1            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| wa_led_2            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cpu_fan_tach        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| front_led_intensity | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal n1064 was merged into signal hrstreq_n_c
Signal n41_adj_88 was merged into signal intensity_button_debounce_clock_gen_0
Signal n26 was merged into signal mixed_rgb_intensity_pwm_clock_gen_0
Signal n1457 was merged into signal lcs3_n_c
Signal n3_adj_62 was merged into signal next_state_2
Signal n1300 was merged into signal lgpl2_out
Signal n2152 was merged into signal color_pwm_clock
Signal n1428 was merged into signal clkin66_c
Signal GND_net undriven or does not drive anything - clipped.
Signal mixed_rgb_intensity_pwm_counter_2232_add_4_6/CO0 undriven or does not
     drive anything - clipped.
Signal mixed_rgb_intensity_pwm_counter_2232_add_4_8/CO1 undriven or does not
     drive anything - clipped.
Signal mixed_rgb_intensity_pwm_counter_2232_add_4_8/CO0 undriven or does not
     drive anything - clipped.
Signal delay_2225_add_4_2/CO0 undriven or does not drive anything - clipped.
Signal delay_2225_add_4_4/CO0 undriven or does not drive anything - clipped.
Signal delay_2225_add_4_6/CO0 undriven or does not drive anything - clipped.
Signal add_140_16/CO0 undriven or does not drive anything - clipped.
Signal add_140_18/CO1 undriven or does not drive anything - clipped.
Signal add_140_18/CO0 undriven or does not drive anything - clipped.
Signal delay_2225_add_4_8/CO0 undriven or does not drive anything - clipped.
Signal add_140_10/CO0 undriven or does not drive anything - clipped.
Signal delay_2225_add_4_10/CO0 undriven or does not drive anything - clipped.
Signal color_pwm_counter_2229_add_4_2/CO0 undriven or does not drive anything -
     clipped.
Signal add_140_2/CO0 undriven or does not drive anything - clipped.
Signal delay_2225_add_4_12/CO1 undriven or does not drive anything - clipped.
Signal delay_2225_add_4_12/CO0 undriven or does not drive anything - clipped.
Signal add_140_4/CO0 undriven or does not drive anything - clipped.
Signal add_140_12/CO0 undriven or does not drive anything - clipped.
Signal add_140_6/CO0 undriven or does not drive anything - clipped.
Signal add_140_14/CO0 undriven or does not drive anything - clipped.
Signal color_pwm_counter_2229_add_4_4/CO0 undriven or does not drive anything -
     clipped.
Signal color_pwm_counter_2229_add_4_6/CO0 undriven or does not drive anything -
     clipped.
Signal color_pwm_counter_2229_add_4_8/CO1 undriven or does not drive anything -
     clipped.
Signal color_pwm_counter_2229_add_4_8/CO0 undriven or does not drive anything -

     clipped.
Signal add_140_8/CO0 undriven or does not drive anything - clipped.
Signal mixed_rgb_intensity_pwm_counter_2232_add_4_2/CO0 undriven or does not
     drive anything - clipped.
Signal mixed_rgb_intensity_pwm_counter_2232_add_4_4/CO0 undriven or does not
     drive anything - clipped.
Block i299_1_lut was optimized away.
Block i7075_1_lut was optimized away.
Block i7046_1_lut was optimized away.
Block i534_1_lut was optimized away.
Block i2463_1_lut was optimized away.
Block i440_1_lut was optimized away.
Block i706_1_lut was optimized away.
Block i540_1_lut was optimized away.
Block i1 was optimized away.



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is
        'tdmd_uart1n_c_c'.

GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.

Components with disabled GSR Property
-------------------------------------

These components have the GSR property set to DISABLED. The components will not
     respond to the reset signal 'tdmd_uart1n_c_c' via the GSR component.

Type and number of components of the type:
   Register = 76

Type and instance name of component:
   Register : reset_300ms_on_968
   Register : sync4_ff2_960
   Register : sync4_ff3_961
   Register : sync4_ff4_962
   Register : reset_6s_on_974
   Register : dlatchrs_1080_i1
   Register : pwr_hrst_n
   Register : regd_i0
   Register : load_default_n_i3
   Register : bps_out_i0
   Register : ctl_vcore_en_i2
   Register : gvdd_pwr_on2_i1
   Register : front_led_intensity_debounced_ff1_997
   Register : front_led_intensity_debounced_ff2_998
   Register : mixed_rgb_intensity_level_wen_ff1_999
   Register : mixed_rgb_intensity_level_wen_ff2_1000
   Register : current_state__i1
   Register : front_led_intensity_ff1_1041
   Register : front_led_intensity_ff2_1042
   Register : front_led_intensity_debounce_ff1_1045
   Register : sync4_ff1_959
   Register : current_state__i3

   Register : current_state__i2
   Register : dlatchrs_1080_i2
   Register : dlatchrs_1080_i3
   Register : regd_i7
   Register : regd_i6
   Register : regd_i5
   Register : regd_i4
   Register : regd_i3
   Register : regd_i2
   Register : regd_i1
   Register : hreset_req_cnt_2226__i0
   Register : mixed_rgb_intensity_level_2228__i0
   Register : delay_2225__i0
   Register : front_led_intensity_debounce_1044
   Register : i453_989
   Register : power_led_and_reset_blink_967
   Register : count_i0_i0
   Register : reset_5s_on_973
   Register : hreset_req_cnt_2226__i1
   Register : reset_4s_on_972
   Register : mixed_rgb_intensity_level_2228__i1
   Register : mixed_rgb_intensity_level_2228__i2
   Register : delay_2225__i1
   Register : delay_2225__i2
   Register : delay_2225__i3
   Register : delay_2225__i4
   Register : delay_2225__i5
   Register : delay_2225__i6
   Register : delay_2225__i7
   Register : delay_2225__i8
   Register : delay_2225__i9
   Register : delay_2225__i10
   Register : delay_2225__i11
   Register : count_i0_i1
   Register : count_i0_i2
   Register : count_i0_i3
   Register : count_i0_i4
   Register : count_i0_i5
   Register : count_i0_i6
   Register : count_i0_i7
   Register : count_i0_i8
   Register : count_i0_i9
   Register : count_i0_i10
   Register : count_i0_i11
   Register : count_i0_i12
   Register : count_i0_i13
   Register : count_i0_i14
   Register : count_i0_i15
   Register : count_i0_i16
   Register : count_i0_i17
   Register : reset_3s_on_971
   Register : reset_2s_on_970
   Register : reset_1s_on_969
   Register : hreset_req_flag_975

Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------


These components have the GSR property set to ENABLED and the local reset is
     synchronous. The components will respond to the synchronous local reset and
     to the unrelated asynchronous reset signal 'tdmd_uart1n_c_c' via the GSR
     component.

Type and number of components of the type:
   Register = 11

Type and instance name of component:
   Register : intensity_button_debounce_clock_gen_2233_2234__i1
   Register : mixed_rgb_intensity_pwm_clock_gen_2230_2231__i1
   Register : mixed_rgb_intensity_pwm_clock_gen_2230_2231__i2
   Register : mixed_rgb_intensity_pwm_clock_gen_2230_2231__i3
   Register : mixed_rgb_intensity_pwm_clock_gen_2230_2231__i4
   Register : intensity_button_debounce_clock_gen_2233_2234__i2
   Register : intensity_button_debounce_clock_gen_2233_2234__i3
   Register : intensity_button_debounce_clock_gen_2233_2234__i4
   Register : intensity_button_debounce_clock_gen_2233_2234__i5
   Register : intensity_button_debounce_clock_gen_2233_2234__i6
   Register : intensity_button_debounce_clock_gen_2233_2234__i7



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 36 MB


































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor
     Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
