<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>RasPi Direct Hardware Access: Register Declarations</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="raspi.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">RasPi Direct Hardware Access
   </div>
   <div id="projectbrief">Integrated peripheral access without operating system drivers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">Register Declarations</div>  </div>
</div><!--header-->
<div class="contents">

<p>The baseline feature of this library: declarations for all documented and various undocumented hardware registers.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structraspi__AUX__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__AUX__regs">raspi_AUX_regs</a></td></tr>
<tr class="memdesc:structraspi__AUX__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxillary peripherals generic configuration.  <a href="group__registers.html#structraspi__AUX__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__AUX__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART1__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART1__regs">raspi_UART1_regs</a></td></tr>
<tr class="memdesc:structraspi__UART1__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxillary mini UART (= UART1).  <a href="group__registers.html#structraspi__UART1__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__UART1__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI1__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI1__regs">raspi_SPI1_regs</a></td></tr>
<tr class="memdesc:structraspi__SPI1__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxillary mini SPI 0 (= SPI1).  <a href="group__registers.html#structraspi__SPI1__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__SPI1__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__BSC0__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__BSC0__regs">raspi_BSC0_regs</a></td></tr>
<tr class="memdesc:structraspi__BSC0__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC0 (I2C0) master.  <a href="group__registers.html#structraspi__BSC0__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__BSC0__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__dma__control__block"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__dma__control__block">raspi_dma_control_block</a></td></tr>
<tr class="memdesc:structraspi__dma__control__block"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA control block.  <a href="group__registers.html#structraspi__dma__control__block">More...</a><br/></td></tr>
<tr class="separator:structraspi__dma__control__block"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__DMA15__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__DMA15__regs">raspi_DMA15_regs</a></td></tr>
<tr class="memdesc:structraspi__DMA15__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 15.  <a href="group__registers.html#structraspi__DMA15__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__DMA15__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__DMA__GLOBAL__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__DMA__GLOBAL__regs">raspi_DMA_GLOBAL_regs</a></td></tr>
<tr class="memdesc:structraspi__DMA__GLOBAL__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA global control.  <a href="group__registers.html#structraspi__DMA__GLOBAL__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__DMA__GLOBAL__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__RNG__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__RNG__regs">raspi_RNG_regs</a></td></tr>
<tr class="memdesc:structraspi__RNG__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware Random Number Generator.  <a href="group__registers.html#structraspi__RNG__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__RNG__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__RNG__regs_8CTRL"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__RNG__regs_8CTRL">raspi_RNG_regs.CTRL</a></td></tr>
<tr class="separator:unionraspi__RNG__regs_8CTRL"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__RNG__regs_8STATUS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__RNG__regs_8STATUS">raspi_RNG_regs.STATUS</a></td></tr>
<tr class="separator:unionraspi__RNG__regs_8STATUS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__RNG__regs_8FF__THRES"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__RNG__regs_8FF__THRES">raspi_RNG_regs.FF_THRES</a></td></tr>
<tr class="separator:unionraspi__RNG__regs_8FF__THRES"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__RNG__regs_8INT__MASK"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__RNG__regs_8INT__MASK">raspi_RNG_regs.INT_MASK</a></td></tr>
<tr class="separator:unionraspi__RNG__regs_8INT__MASK"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__EMMC__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__EMMC__regs">raspi_EMMC_regs</a></td></tr>
<tr class="memdesc:structraspi__EMMC__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Mass Media Controller (MMC/SD/SDIO).  <a href="group__registers.html#structraspi__EMMC__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__EMMC__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__GPIO__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__GPIO__regs">raspi_GPIO_regs</a></td></tr>
<tr class="memdesc:structraspi__GPIO__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">General-Purpose I/O.  <a href="group__registers.html#structraspi__GPIO__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__GPIO__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__GPCLK__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__GPCLK__regs">raspi_GPCLK_regs</a></td></tr>
<tr class="memdesc:structraspi__GPCLK__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose Clock.  <a href="group__registers.html#structraspi__GPCLK__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__GPCLK__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__GPCLK__regs_8CM"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__GPCLK__regs_8CM">raspi_GPCLK_regs.CM</a></td></tr>
<tr class="separator:structraspi__GPCLK__regs_8CM"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__IRQ__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__IRQ__regs">raspi_IRQ_regs</a></td></tr>
<tr class="memdesc:structraspi__IRQ__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Controller.  <a href="group__registers.html#structraspi__IRQ__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__IRQ__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs">raspi_PCM_regs</a></td></tr>
<tr class="memdesc:structraspi__PCM__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCM / I2S Audio.  <a href="group__registers.html#structraspi__PCM__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__PCM__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8CS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8CS">raspi_PCM_regs.CS</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8CS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8MODE"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8MODE">raspi_PCM_regs.MODE</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8MODE"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8RXC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8RXC">raspi_PCM_regs.RXC</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8RXC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8TXC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8TXC">raspi_PCM_regs.TXC</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8TXC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8DREQ"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8DREQ">raspi_PCM_regs.DREQ</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8DREQ"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8INTEN"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8INTEN">raspi_PCM_regs.INTEN</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8INTEN"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8INTSTC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8INTSTC">raspi_PCM_regs.INTSTC</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8INTSTC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8GRAY"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8GRAY">raspi_PCM_regs.GRAY</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8GRAY"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PWM__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PWM__regs">raspi_PWM_regs</a></td></tr>
<tr class="memdesc:structraspi__PWM__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Width Modulator.  <a href="group__registers.html#structraspi__PWM__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__PWM__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs">raspi_SPI0_regs</a></td></tr>
<tr class="memdesc:structraspi__SPI0__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface master (SPI0).  <a href="group__registers.html#structraspi__SPI0__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__SPI0__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__SPI0__regs_8CS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8CS">raspi_SPI0_regs.CS</a></td></tr>
<tr class="separator:unionraspi__SPI0__regs_8CS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__SPI0__regs_8CLK"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8CLK">raspi_SPI0_regs.CLK</a></td></tr>
<tr class="separator:unionraspi__SPI0__regs_8CLK"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__SPI0__regs_8DLEN"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8DLEN">raspi_SPI0_regs.DLEN</a></td></tr>
<tr class="separator:unionraspi__SPI0__regs_8DLEN"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__SPI0__regs_8LTOH"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8LTOH">raspi_SPI0_regs.LTOH</a></td></tr>
<tr class="separator:unionraspi__SPI0__regs_8LTOH"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__SPI0__regs_8DC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8DC">raspi_SPI0_regs.DC</a></td></tr>
<tr class="separator:unionraspi__SPI0__regs_8DC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__BSCSL__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__BSCSL__regs">raspi_BSCSL_regs</a></td></tr>
<tr class="memdesc:structraspi__BSCSL__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC/SPI slave.  <a href="group__registers.html#structraspi__BSCSL__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__BSCSL__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__ST__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__ST__regs">raspi_ST_regs</a></td></tr>
<tr class="memdesc:structraspi__ST__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Timer.  <a href="group__registers.html#structraspi__ST__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__ST__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__ST__regs_8CS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__ST__regs_8CS">raspi_ST_regs.CS</a></td></tr>
<tr class="separator:unionraspi__ST__regs_8CS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs">raspi_UART0_regs</a></td></tr>
<tr class="memdesc:structraspi__UART0__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM UART (UART0).  <a href="group__registers.html#structraspi__UART0__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__UART0__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8DR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8DR">raspi_UART0_regs.DR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8DR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8RSRECR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8RSRECR">raspi_UART0_regs.RSRECR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8RSRECR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8FR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8FR">raspi_UART0_regs.FR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8FR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8IBRD"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8IBRD">raspi_UART0_regs.IBRD</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8IBRD"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8FBRD"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8FBRD">raspi_UART0_regs.FBRD</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8FBRD"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8LCRH"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8LCRH">raspi_UART0_regs.LCRH</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8LCRH"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8CR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8CR">raspi_UART0_regs.CR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8CR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8IFLS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8IFLS">raspi_UART0_regs.IFLS</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8IFLS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8IMSC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8IMSC">raspi_UART0_regs.IMSC</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8IMSC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8RIS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8RIS">raspi_UART0_regs.RIS</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8RIS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8MIS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8MIS">raspi_UART0_regs.MIS</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8MIS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8ICR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ICR">raspi_UART0_regs.ICR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8ICR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8ITCR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITCR">raspi_UART0_regs.ITCR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8ITCR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8ITIP"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITIP">raspi_UART0_regs.ITIP</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8ITIP"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8ITOP"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITOP">raspi_UART0_regs.ITOP</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8ITOP"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8TDR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8TDR">raspi_UART0_regs.TDR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8TDR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__TIMER__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__TIMER__regs">raspi_TIMER_regs</a></td></tr>
<tr class="memdesc:structraspi__TIMER__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Timer.  <a href="group__registers.html#structraspi__TIMER__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__TIMER__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__USB__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__USB__regs">raspi_USB_regs</a></td></tr>
<tr class="memdesc:structraspi__USB__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB controller.  <a href="group__registers.html#structraspi__USB__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__USB__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__MMC__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__MMC__regs">raspi_MMC_regs</a></td></tr>
<tr class="memdesc:structraspi__MMC__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legacy MMC Controller.  <a href="group__registers.html#structraspi__MMC__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__MMC__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__CM__reg"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__CM__reg">raspi_CM_reg</a></td></tr>
<tr class="memdesc:structraspi__CM__reg"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Management.  <a href="group__registers.html#structraspi__CM__reg">More...</a><br/></td></tr>
<tr class="separator:structraspi__CM__reg"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__CM__reg_8CTL"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__CM__reg_8CTL">raspi_CM_reg.CTL</a></td></tr>
<tr class="separator:unionraspi__CM__reg_8CTL"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__CM__reg_8DIV"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__CM__reg_8DIV">raspi_CM_reg.DIV</a></td></tr>
<tr class="separator:unionraspi__CM__reg_8DIV"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PM__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PM__regs">raspi_PM_regs</a></td></tr>
<tr class="memdesc:structraspi__PM__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power/Reset Management.  <a href="group__registers.html#structraspi__PM__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__PM__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PM__regs_8RSTC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PM__regs_8RSTC">raspi_PM_regs.RSTC</a></td></tr>
<tr class="separator:unionraspi__PM__regs_8RSTC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PM__regs_8RSTS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PM__regs_8RSTS">raspi_PM_regs.RSTS</a></td></tr>
<tr class="separator:unionraspi__PM__regs_8RSTS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PM__regs_8WDOG"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PM__regs_8WDOG">raspi_PM_regs.WDOG</a></td></tr>
<tr class="separator:unionraspi__PM__regs_8WDOG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__RNG__regs_1_1raspi__RNG__CTRL__reg_8CTRL_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__CTRL__reg_8CTRL_8B">raspi_RNG_CTRL_reg.CTRL.B</a></td></tr>
<tr class="separator:structraspi__RNG__regs_1_1raspi__RNG__CTRL__reg_8CTRL_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__RNG__regs_1_1raspi__RNG__STATUS__reg_8STATUS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__STATUS__reg_8STATUS_8B">raspi_RNG_STATUS_reg.STATUS.B</a></td></tr>
<tr class="separator:structraspi__RNG__regs_1_1raspi__RNG__STATUS__reg_8STATUS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__RNG__regs_1_1raspi__RNG__FF__THRES__reg_8FF__THRES_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__FF__THRES__reg_8FF__THRES_8B">raspi_RNG_FF_THRES_reg.FF_THRES.B</a></td></tr>
<tr class="separator:structraspi__RNG__regs_1_1raspi__RNG__FF__THRES__reg_8FF__THRES_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__RNG__regs_1_1raspi__RNG__INT__MASK__reg_8INT__MASK_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__INT__MASK__reg_8INT__MASK_8B">raspi_RNG_INT_MASK_reg.INT_MASK.B</a></td></tr>
<tr class="separator:structraspi__RNG__regs_1_1raspi__RNG__INT__MASK__reg_8INT__MASK_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__CS__reg_8CS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__CS__reg_8CS_8B">raspi_PCM_CS_reg.CS.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__CS__reg_8CS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__MODE__reg_8MODE_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__MODE__reg_8MODE_8B">raspi_PCM_MODE_reg.MODE.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__MODE__reg_8MODE_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__RXC__reg_8RXC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__RXC__reg_8RXC_8B">raspi_PCM_RXC_reg.RXC.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__RXC__reg_8RXC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__TXC__reg_8TXC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__TXC__reg_8TXC_8B">raspi_PCM_TXC_reg.TXC.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__TXC__reg_8TXC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__DREQ__reg_8DREQ_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__DREQ__reg_8DREQ_8B">raspi_PCM_DREQ_reg.DREQ.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__DREQ__reg_8DREQ_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__INTEN__reg_8INTEN_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__INTEN__reg_8INTEN_8B">raspi_PCM_INTEN_reg.INTEN.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__INTEN__reg_8INTEN_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__INTSTC__reg_8INTSTC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__INTSTC__reg_8INTSTC_8B">raspi_PCM_INTSTC_reg.INTSTC.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__INTSTC__reg_8INTSTC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__GRAY__reg_8GRAY_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__GRAY__reg_8GRAY_8B">raspi_PCM_GRAY_reg.GRAY.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__GRAY__reg_8GRAY_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs_1_1raspi__SPI0__CS__reg_8CS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__CS__reg_8CS_8B">raspi_SPI0_CS_reg.CS.B</a></td></tr>
<tr class="separator:structraspi__SPI0__regs_1_1raspi__SPI0__CS__reg_8CS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs_1_1raspi__SPI0__CLK__reg_8CLK_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__CLK__reg_8CLK_8B">raspi_SPI0_CLK_reg.CLK.B</a></td></tr>
<tr class="separator:structraspi__SPI0__regs_1_1raspi__SPI0__CLK__reg_8CLK_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs_1_1raspi__SPI0__DLEN__reg_8DLEN_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__DLEN__reg_8DLEN_8B">raspi_SPI0_DLEN_reg.DLEN.B</a></td></tr>
<tr class="separator:structraspi__SPI0__regs_1_1raspi__SPI0__DLEN__reg_8DLEN_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs_1_1raspi__SPI0__LTOH__reg_8LTOH_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__LTOH__reg_8LTOH_8B">raspi_SPI0_LTOH_reg.LTOH.B</a></td></tr>
<tr class="separator:structraspi__SPI0__regs_1_1raspi__SPI0__LTOH__reg_8LTOH_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs_1_1raspi__SPI0__DC__reg_8DC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__DC__reg_8DC_8B">raspi_SPI0_DC_reg.DC.B</a></td></tr>
<tr class="separator:structraspi__SPI0__regs_1_1raspi__SPI0__DC__reg_8DC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__ST__regs_1_1raspi__ST__CS__reg_8CS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__ST__regs_1_1raspi__ST__CS__reg_8CS_8B">raspi_ST_CS_reg.CS.B</a></td></tr>
<tr class="separator:structraspi__ST__regs_1_1raspi__ST__CS__reg_8CS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__DR__reg_8DR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__DR__reg_8DR_8B">raspi_UART0_DR_reg.DR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__DR__reg_8DR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__RSRECR__reg_8RSRECR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__RSRECR__reg_8RSRECR_8B">raspi_UART0_RSRECR_reg.RSRECR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__RSRECR__reg_8RSRECR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__FR__reg_8FR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__FR__reg_8FR_8B">raspi_UART0_FR_reg.FR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__FR__reg_8FR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__IBRD__reg_8IBRD_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IBRD__reg_8IBRD_8B">raspi_UART0_IBRD_reg.IBRD.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__IBRD__reg_8IBRD_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__FBRD__reg_8FBRD_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__FBRD__reg_8FBRD_8B">raspi_UART0_FBRD_reg.FBRD.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__FBRD__reg_8FBRD_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__LCRH__reg_8LCRH_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__LCRH__reg_8LCRH_8B">raspi_UART0_LCRH_reg.LCRH.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__LCRH__reg_8LCRH_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__CR__reg_8CR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__CR__reg_8CR_8B">raspi_UART0_CR_reg.CR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__CR__reg_8CR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__IFLS__reg_8IFLS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IFLS__reg_8IFLS_8B">raspi_UART0_IFLS_reg.IFLS.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__IFLS__reg_8IFLS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__IMSC__reg_8IMSC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IMSC__reg_8IMSC_8B">raspi_UART0_IMSC_reg.IMSC.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__IMSC__reg_8IMSC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__RIS__reg_8RIS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__RIS__reg_8RIS_8B">raspi_UART0_RIS_reg.RIS.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__RIS__reg_8RIS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__MIS__reg_8MIS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__MIS__reg_8MIS_8B">raspi_UART0_MIS_reg.MIS.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__MIS__reg_8MIS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__ICR__reg_8ICR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ICR__reg_8ICR_8B">raspi_UART0_ICR_reg.ICR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__ICR__reg_8ICR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__ITCR__reg_8ITCR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITCR__reg_8ITCR_8B">raspi_UART0_ITCR_reg.ITCR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__ITCR__reg_8ITCR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__ITIP__reg_8ITIP_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITIP__reg_8ITIP_8B">raspi_UART0_ITIP_reg.ITIP.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__ITIP__reg_8ITIP_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__ITOP__reg_8ITOP_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITOP__reg_8ITOP_8B">raspi_UART0_ITOP_reg.ITOP.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__ITOP__reg_8ITOP_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__TDR__reg_8TDR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__TDR__reg_8TDR_8B">raspi_UART0_TDR_reg.TDR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__TDR__reg_8TDR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__CM__reg_1_1raspi__CM__CTL__reg_8CTL_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__CM__reg_1_1raspi__CM__CTL__reg_8CTL_8B">raspi_CM_CTL_reg.CTL.B</a></td></tr>
<tr class="separator:structraspi__CM__reg_1_1raspi__CM__CTL__reg_8CTL_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__CM__reg_1_1raspi__CM__DIV__reg_8DIV_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__CM__reg_1_1raspi__CM__DIV__reg_8DIV_8B">raspi_CM_DIV_reg.DIV.B</a></td></tr>
<tr class="separator:structraspi__CM__reg_1_1raspi__CM__DIV__reg_8DIV_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PM__regs_1_1raspi__PM__RSTC__reg_8RSTC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__RSTC__reg_8RSTC_8B">raspi_PM_RSTC_reg.RSTC.B</a></td></tr>
<tr class="separator:structraspi__PM__regs_1_1raspi__PM__RSTC__reg_8RSTC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PM__regs_1_1raspi__PM__RSTS__reg_8RSTS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__RSTS__reg_8RSTS_8B">raspi_PM_RSTS_reg.RSTS.B</a></td></tr>
<tr class="separator:structraspi__PM__regs_1_1raspi__PM__RSTS__reg_8RSTS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PM__regs_1_1raspi__PM__WDOG__reg_8WDOG_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__WDOG__reg_8WDOG_8B">raspi_PM_WDOG_reg.WDOG.B</a></td></tr>
<tr class="separator:structraspi__PM__regs_1_1raspi__PM__WDOG__reg_8WDOG_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga71cea6e226277c8b4e8b8287a5793602"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71cea6e226277c8b4e8b8287a5793602"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga71cea6e226277c8b4e8b8287a5793602">AUX_OFFSET</a>&#160;&#160;&#160;0x215000</td></tr>
<tr class="memdesc:ga71cea6e226277c8b4e8b8287a5793602"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX register offset. <br/></td></tr>
<tr class="separator:ga71cea6e226277c8b4e8b8287a5793602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ea68d1c81b1b0bd2eaae32f83209ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80ea68d1c81b1b0bd2eaae32f83209ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga80ea68d1c81b1b0bd2eaae32f83209ac">UART1_OFFSET</a>&#160;&#160;&#160;0x215040</td></tr>
<tr class="memdesc:ga80ea68d1c81b1b0bd2eaae32f83209ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 register offset. <br/></td></tr>
<tr class="separator:ga80ea68d1c81b1b0bd2eaae32f83209ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda87a031319ff6b474362ac28ccb8c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabda87a031319ff6b474362ac28ccb8c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gabda87a031319ff6b474362ac28ccb8c1">SPI1_OFFSET</a>&#160;&#160;&#160;0x215080</td></tr>
<tr class="memdesc:gabda87a031319ff6b474362ac28ccb8c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 register offset. <br/></td></tr>
<tr class="separator:gabda87a031319ff6b474362ac28ccb8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599f2b21919af53e6d058d045a7fb801"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga599f2b21919af53e6d058d045a7fb801"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga599f2b21919af53e6d058d045a7fb801">SPI2_OFFSET</a>&#160;&#160;&#160;0x2150c0</td></tr>
<tr class="memdesc:ga599f2b21919af53e6d058d045a7fb801"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 register offset. <br/></td></tr>
<tr class="separator:ga599f2b21919af53e6d058d045a7fb801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac758c65129b52979dad63767c6478b15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac758c65129b52979dad63767c6478b15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gac758c65129b52979dad63767c6478b15">BSC0_OFFSET</a>&#160;&#160;&#160;0x205000</td></tr>
<tr class="memdesc:gac758c65129b52979dad63767c6478b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC0 register offset. <br/></td></tr>
<tr class="separator:gac758c65129b52979dad63767c6478b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8a7e5b3d523109a26c7fc6221b5094"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace8a7e5b3d523109a26c7fc6221b5094"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gace8a7e5b3d523109a26c7fc6221b5094">BSC1_OFFSET</a>&#160;&#160;&#160;0x804000</td></tr>
<tr class="memdesc:gace8a7e5b3d523109a26c7fc6221b5094"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC1 register offset. <br/></td></tr>
<tr class="separator:gace8a7e5b3d523109a26c7fc6221b5094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba4674fd7da0dbd7c420d6ac8f05098"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ba4674fd7da0dbd7c420d6ac8f05098"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga9ba4674fd7da0dbd7c420d6ac8f05098">BSC2_OFFSET</a>&#160;&#160;&#160;0x805000</td></tr>
<tr class="memdesc:ga9ba4674fd7da0dbd7c420d6ac8f05098"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC2 register offset. <br/></td></tr>
<tr class="separator:ga9ba4674fd7da0dbd7c420d6ac8f05098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b08d5ddb03cb2c0c8fc3b9dbee9180"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10b08d5ddb03cb2c0c8fc3b9dbee9180"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga10b08d5ddb03cb2c0c8fc3b9dbee9180">DMA15_OFFSET</a>&#160;&#160;&#160;0xe05000</td></tr>
<tr class="memdesc:ga10b08d5ddb03cb2c0c8fc3b9dbee9180"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA 15 register offset. <br/></td></tr>
<tr class="separator:ga10b08d5ddb03cb2c0c8fc3b9dbee9180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790a4f2c1402edc665e3ddb7040bc6f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga790a4f2c1402edc665e3ddb7040bc6f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga790a4f2c1402edc665e3ddb7040bc6f2">DMA_OFFSET</a>&#160;&#160;&#160;0x007000</td></tr>
<tr class="memdesc:ga790a4f2c1402edc665e3ddb7040bc6f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA 0-14 register offset. <br/></td></tr>
<tr class="separator:ga790a4f2c1402edc665e3ddb7040bc6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368d6aa0fa199a2afb440df8e97ec53b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga368d6aa0fa199a2afb440df8e97ec53b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga368d6aa0fa199a2afb440df8e97ec53b">DMA_GLOBAL_OFFSET</a>&#160;&#160;&#160;0x007fe0</td></tr>
<tr class="memdesc:ga368d6aa0fa199a2afb440df8e97ec53b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA_GLOBAL register offset. <br/></td></tr>
<tr class="separator:ga368d6aa0fa199a2afb440df8e97ec53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc0e3a6ef84d1ab6187318521f3ab41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafc0e3a6ef84d1ab6187318521f3ab41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gaafc0e3a6ef84d1ab6187318521f3ab41">RNG_OFFSET</a>&#160;&#160;&#160;0x104000</td></tr>
<tr class="memdesc:gaafc0e3a6ef84d1ab6187318521f3ab41"><td class="mdescLeft">&#160;</td><td class="mdescRight">RNG register offset. <br/></td></tr>
<tr class="separator:gaafc0e3a6ef84d1ab6187318521f3ab41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d78263d5767f4d939e617d98d175470"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d78263d5767f4d939e617d98d175470"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga5d78263d5767f4d939e617d98d175470">EMMC_OFFSET</a>&#160;&#160;&#160;0x300000</td></tr>
<tr class="memdesc:ga5d78263d5767f4d939e617d98d175470"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMMC register offset. <br/></td></tr>
<tr class="separator:ga5d78263d5767f4d939e617d98d175470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3196329f7a722d065bfc558c8ba760a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3196329f7a722d065bfc558c8ba760a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a>&#160;&#160;&#160;0x200000</td></tr>
<tr class="memdesc:ga3196329f7a722d065bfc558c8ba760a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO register offset. <br/></td></tr>
<tr class="separator:ga3196329f7a722d065bfc558c8ba760a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c418d52f2313b21dd0118d384fa9c0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c418d52f2313b21dd0118d384fa9c0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga4c418d52f2313b21dd0118d384fa9c0e">GPCLK_OFFSET</a>&#160;&#160;&#160;0x101070</td></tr>
<tr class="memdesc:ga4c418d52f2313b21dd0118d384fa9c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPCLK register offset. <br/></td></tr>
<tr class="separator:ga4c418d52f2313b21dd0118d384fa9c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1c531e7643480a66bbf255cdad3b02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e1c531e7643480a66bbf255cdad3b02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga8e1c531e7643480a66bbf255cdad3b02">IRQ_OFFSET</a>&#160;&#160;&#160;0x00b200</td></tr>
<tr class="memdesc:ga8e1c531e7643480a66bbf255cdad3b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ register offset. <br/></td></tr>
<tr class="separator:ga8e1c531e7643480a66bbf255cdad3b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5964329e8d27d689e7ffbcda808c29f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5964329e8d27d689e7ffbcda808c29f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gaf5964329e8d27d689e7ffbcda808c29f">PCM_OFFSET</a>&#160;&#160;&#160;0x203000</td></tr>
<tr class="memdesc:gaf5964329e8d27d689e7ffbcda808c29f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCM register offset. <br/></td></tr>
<tr class="separator:gaf5964329e8d27d689e7ffbcda808c29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027ba4b2e6940f0758a75c4980608002"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga027ba4b2e6940f0758a75c4980608002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga027ba4b2e6940f0758a75c4980608002">PWM_OFFSET</a>&#160;&#160;&#160;0x20c000</td></tr>
<tr class="memdesc:ga027ba4b2e6940f0758a75c4980608002"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM register offset. <br/></td></tr>
<tr class="separator:ga027ba4b2e6940f0758a75c4980608002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84b5e26da2355aec15cd5614b2e872e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa84b5e26da2355aec15cd5614b2e872e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gaa84b5e26da2355aec15cd5614b2e872e">SPI0_OFFSET</a>&#160;&#160;&#160;0x204000</td></tr>
<tr class="memdesc:gaa84b5e26da2355aec15cd5614b2e872e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 register offset. <br/></td></tr>
<tr class="separator:gaa84b5e26da2355aec15cd5614b2e872e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b92e4e62503f8c27f24f6da323d6ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6b92e4e62503f8c27f24f6da323d6ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gae6b92e4e62503f8c27f24f6da323d6ed">BSCSL_OFFSET</a>&#160;&#160;&#160;0x214000</td></tr>
<tr class="memdesc:gae6b92e4e62503f8c27f24f6da323d6ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSCSL register offset. <br/></td></tr>
<tr class="separator:gae6b92e4e62503f8c27f24f6da323d6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabaf4de43d5cc36e9625d6e80687bc26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabaf4de43d5cc36e9625d6e80687bc26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gaabaf4de43d5cc36e9625d6e80687bc26">ST_OFFSET</a>&#160;&#160;&#160;0x003000</td></tr>
<tr class="memdesc:gaabaf4de43d5cc36e9625d6e80687bc26"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST register offset. <br/></td></tr>
<tr class="separator:gaabaf4de43d5cc36e9625d6e80687bc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57600a0dba0297dd4d0935940edd121d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57600a0dba0297dd4d0935940edd121d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga57600a0dba0297dd4d0935940edd121d">UART0_OFFSET</a>&#160;&#160;&#160;0x201000</td></tr>
<tr class="memdesc:ga57600a0dba0297dd4d0935940edd121d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 register offset. <br/></td></tr>
<tr class="separator:ga57600a0dba0297dd4d0935940edd121d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ff717723cc5260b8a6988cb127a4da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25ff717723cc5260b8a6988cb127a4da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga25ff717723cc5260b8a6988cb127a4da">TIMER_OFFSET</a>&#160;&#160;&#160;0x00b400</td></tr>
<tr class="memdesc:ga25ff717723cc5260b8a6988cb127a4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIMER register offset. <br/></td></tr>
<tr class="separator:ga25ff717723cc5260b8a6988cb127a4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad542a71e275650a2b237548c3552f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ad542a71e275650a2b237548c3552f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga5ad542a71e275650a2b237548c3552f4">USB_OFFSET</a>&#160;&#160;&#160;0x980000</td></tr>
<tr class="memdesc:ga5ad542a71e275650a2b237548c3552f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB register offset. <br/></td></tr>
<tr class="separator:ga5ad542a71e275650a2b237548c3552f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012889ccf9ff992e1f52e1f7dcb75bc1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga012889ccf9ff992e1f52e1f7dcb75bc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga012889ccf9ff992e1f52e1f7dcb75bc1">MMC_OFFSET</a>&#160;&#160;&#160;0x202000</td></tr>
<tr class="memdesc:ga012889ccf9ff992e1f52e1f7dcb75bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMC register offset. <br/></td></tr>
<tr class="separator:ga012889ccf9ff992e1f52e1f7dcb75bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bfec2b0dcedc1005d80c9100c91f269"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bfec2b0dcedc1005d80c9100c91f269"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga4bfec2b0dcedc1005d80c9100c91f269">CM_PASSWD</a>&#160;&#160;&#160;(0x5a)</td></tr>
<tr class="memdesc:ga4bfec2b0dcedc1005d80c9100c91f269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Password for the PASSWD field of various Clock Manager registers. <br/></td></tr>
<tr class="separator:ga4bfec2b0dcedc1005d80c9100c91f269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57996825754c54bf0ca66476e52e3e8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57996825754c54bf0ca66476e52e3e8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga57996825754c54bf0ca66476e52e3e8c">CM_OFFSET</a>&#160;&#160;&#160;0x101000</td></tr>
<tr class="memdesc:ga57996825754c54bf0ca66476e52e3e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM register offset. <br/></td></tr>
<tr class="separator:ga57996825754c54bf0ca66476e52e3e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1572f2da2378ecacd1527c48ea8739ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1572f2da2378ecacd1527c48ea8739ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga1572f2da2378ecacd1527c48ea8739ed">PM_PASSWD</a>&#160;&#160;&#160;(0x5a)</td></tr>
<tr class="memdesc:ga1572f2da2378ecacd1527c48ea8739ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Password for the PASSWD field of various Power Management registers. <br/></td></tr>
<tr class="separator:ga1572f2da2378ecacd1527c48ea8739ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16b4bfd4505c936b96bdf087fef0c22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae16b4bfd4505c936b96bdf087fef0c22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gae16b4bfd4505c936b96bdf087fef0c22">PM_OFFSET</a>&#160;&#160;&#160;0x100000</td></tr>
<tr class="memdesc:gae16b4bfd4505c936b96bdf087fef0c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM register offset. <br/></td></tr>
<tr class="separator:gae16b4bfd4505c936b96bdf087fef0c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga67abbf95802540fe8d77bd8699b31b49"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__registers.html#structraspi__SPI1__regs">raspi_SPI1_regs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga67abbf95802540fe8d77bd8699b31b49">raspi_SPI2_regs</a></td></tr>
<tr class="memdesc:ga67abbf95802540fe8d77bd8699b31b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxillary mini SPI1 (= SPI2).  <a href="#ga67abbf95802540fe8d77bd8699b31b49">More...</a><br/></td></tr>
<tr class="separator:ga67abbf95802540fe8d77bd8699b31b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae550916ced8d7e688ed13849ca6bfd6b"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__registers.html#structraspi__BSC0__regs">raspi_BSC0_regs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gae550916ced8d7e688ed13849ca6bfd6b">raspi_BSC1_regs</a></td></tr>
<tr class="memdesc:gae550916ced8d7e688ed13849ca6bfd6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC1 (I2C1) master.  <a href="#gae550916ced8d7e688ed13849ca6bfd6b">More...</a><br/></td></tr>
<tr class="separator:gae550916ced8d7e688ed13849ca6bfd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3e72389bea336081672b8fcef080b1"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__registers.html#structraspi__BSC0__regs">raspi_BSC0_regs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gaaf3e72389bea336081672b8fcef080b1">raspi_BSC2_regs</a></td></tr>
<tr class="memdesc:gaaf3e72389bea336081672b8fcef080b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC2 (I2C2) master.  <a href="#gaaf3e72389bea336081672b8fcef080b1">More...</a><br/></td></tr>
<tr class="separator:gaaf3e72389bea336081672b8fcef080b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee7dfba5f0866f6f40b60bb03bf8aa0"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__registers.html#structraspi__DMA15__regs">raspi_DMA15_regs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gacee7dfba5f0866f6f40b60bb03bf8aa0">raspi_DMA_regs</a> [15]</td></tr>
<tr class="memdesc:gacee7dfba5f0866f6f40b60bb03bf8aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channels 0-14.  <a href="#gacee7dfba5f0866f6f40b60bb03bf8aa0">More...</a><br/></td></tr>
<tr class="separator:gacee7dfba5f0866f6f40b60bb03bf8aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5023358894280e6da588ee91ecdb3307"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5023358894280e6da588ee91ecdb3307"></a>
typedef <a class="el" href="group__registers.html#structraspi__CM__reg">raspi_CM_reg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga5023358894280e6da588ee91ecdb3307">raspi_CM_regs</a> [57]</td></tr>
<tr class="memdesc:ga5023358894280e6da588ee91ecdb3307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Manager register array. <br/></td></tr>
<tr class="separator:ga5023358894280e6da588ee91ecdb3307"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga02b1942ae91356eaf85abf17d4205286"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga02b1942ae91356eaf85abf17d4205286">raspi_CM_CTL_SRC_t</a> { <br/>
&#160;&#160;<b>CM_GND</b> = 0, 
<b>CM_OSC</b> = 1, 
<b>CM_PLLA</b> = 4, 
<b>CM_PLLC</b> = 5, 
<br/>
&#160;&#160;<b>CM_PLLD</b> = 6, 
<b>CM_HDMI</b> = 7
<br/>
 }</td></tr>
<tr class="memdesc:ga02b1942ae91356eaf85abf17d4205286"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock manager sources. <br/></td></tr>
<tr class="separator:ga02b1942ae91356eaf85abf17d4205286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066392c2051934ad3b0dd3d7b983a45a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga066392c2051934ad3b0dd3d7b983a45a">raspi_CM_reg_t</a> { <br/>
&#160;&#160;<b>CM_VPU</b> = 1, 
<b>CM_H264</b> = 5, 
<b>CM_UNK_0x30</b> = 6, 
<b>CM_V3D</b> = 7, 
<br/>
&#160;&#160;<b>CM_CAM0_LP</b> = 8, 
<b>CM_DSI_ESC</b> = 11, 
<b>CM_DPI</b> = 13, 
<b>CM_GP0</b> = 14, 
<br/>
&#160;&#160;<b>CM_GP1</b> = 15, 
<b>CM_GP2</b> = 16, 
<b>CM_HSM</b> = 17, 
<b>CM_ISP</b> = 18, 
<br/>
&#160;&#160;<b>CM_PCM</b> = 19, 
<b>CM_PWM</b> = 20, 
<b>CM_SLIM</b> = 21, 
<b>CM_SMI</b> = 22, 
<br/>
&#160;&#160;<b>CM_EMMC</b> = 24, 
<b>CM_TSENS</b> = 28, 
<b>CM_TIME</b> = 29, 
<b>CM_UART</b> = 30, 
<br/>
&#160;&#160;<b>CM_VEC</b> = 31, 
<b>CM_UNK_0x190</b> = 50, 
<b>CM_ARM</b> = 54, 
<b>CM_UNK_0x1C0</b> = 56
<br/>
 }</td></tr>
<tr class="memdesc:ga066392c2051934ad3b0dd3d7b983a45a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Known clock manager entries. <br/></td></tr>
<tr class="separator:ga066392c2051934ad3b0dd3d7b983a45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2bf2f829ea7d9fb189754797f2b4d6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga1e2bf2f829ea7d9fb189754797f2b4d6">raspi_PM_RSTC_WRCFG_t</a> { <b>PM_CLR</b> = 0, 
<b>PM_SET</b> = 1, 
<b>PM_FULL_RESET</b> = 2
 }</td></tr>
<tr class="memdesc:ga1e2bf2f829ea7d9fb189754797f2b4d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Possible values for <a class="el" href="group__registers.html#structraspi__PM__regs">`HW.PM.RSTC.B.WRCFG`</a>. <br/></td></tr>
<tr class="separator:ga1e2bf2f829ea7d9fb189754797f2b4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The baseline feature of this library: declarations for all documented and various undocumented hardware registers. </p>
<p>The entries in <a class="el" href="hw_8h.html#ad29615dec7637c14c5b2a1f235887ae1">HW</a> are named like the structs listed below, with the <code>raspi_</code> prefix and <code>_regs</code> suffix removed. <a class="el" href="group__registers.html#gacee7dfba5f0866f6f40b60bb03bf8aa0">raspi_DMA_regs</a> is special, as it is an array. Similarly, the clock manager registers <a class="el" href="group__registers.html#ga5023358894280e6da588ee91ecdb3307">raspi_CM_regs</a> is an array indexed by constants of enum <a class="el" href="group__registers.html#ga066392c2051934ad3b0dd3d7b983a45a">raspi_CM_reg_t</a>.</p>
<p>Declared in <code><a class="el" href="hw_8h.html" title="Declarations for all publicly known (as of 08/2013) Raspberry Pi hardware registers.">raspi/hw.h</a></code>. </p>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structraspi__AUX__regs" id="structraspi__AUX__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_AUX_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Auxillary peripherals generic configuration. </p>
<p>Register names have AUX_ prefix stripped.</p>
<p>No external signals. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a227879c4c93ffde09fef7e60a1ea371f"></a>uint32_t</td>
<td class="fieldname">
IRQ</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a50dce2ef733410d14d12f80bd27e52fa"></a>uint32_t</td>
<td class="fieldname">
ENABLES</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART1__regs" id="structraspi__UART1__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART1_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Auxillary mini UART (= UART1). </p>
<p>Register names have <code>AUX_MU_</code> prefix and <code>_REG</code> suffix stripped.</p>
<p>Effectively unusable due to overlap with UART0, which has no usable alternate mapping.</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1 </th><th>Mapping 2 </th><th>Mapping 3</th></tr>
<tr>
<td>TxD </td><td>GPIO14 Alt5 (P1-08) </td><td>GPIO32 Alt5 (nc) </td><td>GPIO40 Alt5 (R21) </td></tr>
<tr>
<td>RxD </td><td>GPIO15 Alt5 (P1-10) </td><td>GPIO33 Alt5 (nc) </td><td>GPIO41 Alt5 (nc) </td></tr>
<tr>
<td>CTS </td><td>GPIO16 Alt5 (D5) </td><td>GPIO30 Alt5 (P5-5) </td><td>GPIO43 Alt5 (nc) </td></tr>
<tr>
<td>RTS </td><td>GPIO17 Alt5 (P1-11) </td><td>GPIO31 Alt5 (P5-6) </td><td>GPIO42 Alt5 (nc) </td></tr>
</table>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a447d605f43e79edab7ee8f32a40786e1"></a>uint32_t</td>
<td class="fieldname">
IO</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4a4c41f7f5e5f558e0f3ad1828cde93b"></a>uint32_t</td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adb62c40f72a7442d3d04dd374556eeba"></a>uint32_t</td>
<td class="fieldname">
IIR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a48c6883e130a912577811987a620dfa2"></a>uint32_t</td>
<td class="fieldname">
LCR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6d6b2155d3d66e2b669995060a596a55"></a>uint32_t</td>
<td class="fieldname">
MCR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af15a65c45c714c372336509940550d3c"></a>uint32_t</td>
<td class="fieldname">
LSR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a69ef8988cd71a869671ccf3dc8784de5"></a>uint32_t</td>
<td class="fieldname">
MSR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="accad66cfca82d96d0cdd5bd9e75a0a0c"></a>uint32_t</td>
<td class="fieldname">
SCRATCH</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a280c7f5e6a727513fe13f08a0cd7f56e"></a>uint32_t</td>
<td class="fieldname">
CNTL</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af34852b27c672a044c4da407f135ef47"></a>uint32_t</td>
<td class="fieldname">
STAT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a73e2e73058e45cb7c1656165c7f0f317"></a>uint32_t</td>
<td class="fieldname">
BAUD</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__SPI1__regs" id="structraspi__SPI1__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_SPI1_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Auxillary mini SPI 0 (= SPI1). </p>
<p>Register names have <code>AUX_SPI0_</code> prefix and <code>_REG</code> suffix stripped.</p>
<p>Unusable due to missing connections.</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1</th></tr>
<tr>
<td>SCLK </td><td>GPIO21 Alt4 (S5-11) </td></tr>
<tr>
<td>MOSI </td><td>GPIO20 Alt4 (nc) </td></tr>
<tr>
<td>MISO </td><td>GPIO19 Alt4 (nc) </td></tr>
<tr>
<td>CE0_N </td><td>GPIO18 Alt4 (P1-12) </td></tr>
<tr>
<td>CE1_N </td><td>GPIO17 Alt4 (P1-11) </td></tr>
<tr>
<td>CE2_N </td><td>GPIO16 Alt4 (D5) </td></tr>
</table>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae899049fd4a93264a8abfc235cf4eddc"></a>uint32_t</td>
<td class="fieldname">
CNTL0</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a236d4db9c2c060a28a55a65b4f5aed94"></a>uint32_t</td>
<td class="fieldname">
CNTL1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a97e3b365074d1a99b31faff249b230d5"></a>uint32_t</td>
<td class="fieldname">
STAT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aabfc6dd12d8f0a886520207d1bcfb6bc"></a>uint32_t</td>
<td class="fieldname">
maybe_PEEK</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7afc4514df2c089133b1244c0c985f17"></a>uint32_t</td>
<td class="fieldname">
IO</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac6524bb193ef9e27bff642b97ad7df4e"></a>uint32_t</td>
<td class="fieldname">
PEEK</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af9d0f701c6b077e92aaaaaf98f62c240"></a>uint32_t</td>
<td class="fieldname">
reserved_0x18[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad74f33ac75d5e821b2b52e23dd4b8def"></a>uint32_t</td>
<td class="fieldname">
maybe_IO[4]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="addf91130f2711933ad2aa7e0b5d63816"></a>uint32_t</td>
<td class="fieldname">
maybe_TXHOLD[4]</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__BSC0__regs" id="structraspi__BSC0__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_BSC0_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>BSC0 (I2C0) master. </p>
<p>Standard mapping: S5-13/S5-14.</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1 </th><th>Mapping 2 </th><th>Mapping 3</th></tr>
<tr>
<td>SDA </td><td>GPIO0 Alt0 (S5-14) </td><td>GPIO28 Alt0 (P5-3) </td><td>GPIO44 Alt1 (nc) </td></tr>
<tr>
<td>SCL </td><td>GPIO1 Alt0 (S5-13) </td><td>GPIO29 Alt0 (P5-4) </td><td>GPIO45 Alt1 (R27) </td></tr>
</table>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aed827d26eee9fde54d5a3b5fa56200cf"></a>uint32_t</td>
<td class="fieldname">
C</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa9c27481a8fb957ab68d6f606c81fd21"></a>uint32_t</td>
<td class="fieldname">
S</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4b5af6974ef5623ceabbe287b007adb2"></a>uint32_t</td>
<td class="fieldname">
DLEN</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac33f60978ba1cbc608bb10f5be93194c"></a>uint32_t</td>
<td class="fieldname">
A</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac6ac2b07550c2829578243de93d77774"></a>uint32_t</td>
<td class="fieldname">
FIFO</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9fc074faf56a0aa9a090a334a2d2e5c3"></a>uint32_t</td>
<td class="fieldname">
DIV</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a72b96cf62a6b6eff5b00278a5461f12a"></a>uint32_t</td>
<td class="fieldname">
DEL</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a62ddb435bdee2df591bbce39026a1220"></a>uint32_t</td>
<td class="fieldname">
CLKT</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__dma__control__block" id="structraspi__dma__control__block"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_dma_control_block</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DMA control block. </p>
<p>This data structure is expected at the address written to CONBLK_AD / NEXTCONBK. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aefcc5675b01110968c614c4e736ef03f"></a>uint32_t</td>
<td class="fieldname">
TI</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8b2fe5b36fb405913b6250d98fb870d1"></a>uint32_t</td>
<td class="fieldname">
SOURCE_AD</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3b5c9779d5b1354b4b5ab1c8d5197f41"></a>uint32_t</td>
<td class="fieldname">
DEST_AD</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae291f29168b85e59023b0e9ed574dd01"></a>uint32_t</td>
<td class="fieldname">
TXFR_LEN</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae99a7c9ea8d26fae3c1d923ce3b37479"></a>uint32_t</td>
<td class="fieldname">
STRIDE</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a20d1274cea3a16f1bc5e75dd303605c1"></a>uint32_t</td>
<td class="fieldname">
NEXTCONBK</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2719e4eec18591ab901b21f77ae29d75"></a>uint32_t</td>
<td class="fieldname">
DEBUG</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5cfddc6e90f5c382c6a86c24a5be24af"></a>uint32_t</td>
<td class="fieldname">
reserved_0x1c</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__DMA15__regs" id="structraspi__DMA15__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_DMA15_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DMA channel 15. </p>
<p>No external signals. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afbe2f3197f2b70ca8549769feeb7c9c8"></a>uint32_t</td>
<td class="fieldname">
CS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a236cb5e50f458d62c27ad16d879209be"></a>uint32_t</td>
<td class="fieldname">
CONBLK_AD</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac0cfdd497e86a507e5e92ce13274eb7a"></a><a class="el" href="group__registers.html#structraspi__dma__control__block">raspi_dma_control_block</a></td>
<td class="fieldname">
CB</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab32e3950e0572646293d71313715dba5"></a>uint32_t</td>
<td class="fieldname">
reserved_0x28[54]</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__DMA__GLOBAL__regs" id="structraspi__DMA__GLOBAL__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_DMA_GLOBAL_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DMA global control. </p>
<p>No external signals. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a225f6380e462dd77596aab91a6084116"></a>uint32_t</td>
<td class="fieldname">
INT_STATUS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4fccf3f2792f0bd9a7e1f1cf60802b5b"></a>uint32_t</td>
<td class="fieldname">
reserved_0x04[3]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a13ff90d93a875839405eae08ae395875"></a>uint32_t</td>
<td class="fieldname">
ENABLE</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__RNG__regs" id="structraspi__RNG__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_RNG_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Hardware Random Number Generator. </p>
<p>No external signals. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac4d0413ac35375806aa6c7a8daa5022e"></a>union <a class="el" href="group__registers.html#unionraspi__RNG__regs_8CTRL">raspi_RNG_regs</a></td>
<td class="fieldname">
CTRL</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa1726cb43b6a8162729144e045762b5d"></a>union <a class="el" href="group__registers.html#unionraspi__RNG__regs_8STATUS">raspi_RNG_regs</a></td>
<td class="fieldname">
STATUS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1e9ef8ba4accae3158d58b56acf4bc08"></a>uint32_t</td>
<td class="fieldname">
DATA</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aef852b0f741fa351aa863df0734250dc"></a>union <a class="el" href="group__registers.html#unionraspi__RNG__regs_8FF__THRES">raspi_RNG_regs</a></td>
<td class="fieldname">
FF_THRES</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a85b36c770cd5ecf67e75e0d55039d8e1"></a>union <a class="el" href="group__registers.html#unionraspi__RNG__regs_8INT__MASK">raspi_RNG_regs</a></td>
<td class="fieldname">
INT_MASK</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__RNG__regs_8CTRL" id="unionraspi__RNG__regs_8CTRL"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_RNG_regs.CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__CTRL__reg_8CTRL_8B">CTRL</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__RNG__regs_8STATUS" id="unionraspi__RNG__regs_8STATUS"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_RNG_regs.STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__STATUS__reg_8STATUS_8B">STATUS</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__RNG__regs_8FF__THRES" id="unionraspi__RNG__regs_8FF__THRES"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_RNG_regs.FF_THRES</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__FF__THRES__reg_8FF__THRES_8B">FF_THRES</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__RNG__regs_8INT__MASK" id="unionraspi__RNG__regs_8INT__MASK"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_RNG_regs.INT_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__INT__MASK__reg_8INT__MASK_8B">INT_MASK</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__EMMC__regs" id="structraspi__EMMC__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_EMMC_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>External Mass Media Controller (MMC/SD/SDIO). </p>
<p>Standard mapping: SD-Card connector.</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1 </th><th>Mapping 2</th></tr>
<tr>
<td>CARD_DET </td><td>GPIO46 Alt0? (SD) </td><td>none </td></tr>
<tr>
<td>CLK </td><td>GPIO47 Alt0? (SD) </td><td>GPIO22 Alt3? (P1-15) </td></tr>
<tr>
<td>CMD </td><td>GPIO48 Alt0? (SD) </td><td>GPIO23 Alt3? (P1-16) </td></tr>
<tr>
<td>DATA0 </td><td>GPIO49 Alt0? (SD) </td><td>GPIO24 Alt3? (P1-18) </td></tr>
<tr>
<td>DATA1 </td><td>GPIO50 Alt0? (SD) </td><td>GPIO25 Alt3? (P1-22) </td></tr>
<tr>
<td>DATA2 </td><td>GPIO51 Alt0? (SD) </td><td>GPIO26 Alt3? (nc) </td></tr>
<tr>
<td>DATA3 </td><td>GPIO52 Alt0? (SD) </td><td>GPIO27 Alt3? (P1-13) </td></tr>
</table>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a28c55b0a303e9faab8d125e9afc7c96e"></a>uint32_t</td>
<td class="fieldname">
ARG2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa3cdce18ba7a5981b84e6f6de0a9c892"></a>uint32_t</td>
<td class="fieldname">
BLKSIZECNT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9359e72dd4dac5d953807bdfaf082b1a"></a>uint32_t</td>
<td class="fieldname">
ARG1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab18c0142519830496329274e50bab75f"></a>uint32_t</td>
<td class="fieldname">
CMDTM</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a35868f30e4959b14c8ac5dcc56f4b74e"></a>uint32_t</td>
<td class="fieldname">
RESP[4]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a64ef647b22939296c567f589b879636f"></a>uint32_t</td>
<td class="fieldname">
DATA</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8cc47e56c7c3b3d2217024ad50482243"></a>uint32_t</td>
<td class="fieldname">
STATUS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1f34d2616fa42744f7b946d3f1b5cfaf"></a>uint32_t</td>
<td class="fieldname">
CONTROL0</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4e937bf1f04ffd5bd0315ae3fb87e647"></a>uint32_t</td>
<td class="fieldname">
CONTROL1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae164f00c1857912b942f029c4862e671"></a>uint32_t</td>
<td class="fieldname">
INTERRUPT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9cb5a0ae6a2160e2907227722eddfa51"></a>uint32_t</td>
<td class="fieldname">
IRPT_MASK</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa811d1d2e86e727ed8a64cd42e5c41a5"></a>uint32_t</td>
<td class="fieldname">
IRPT_EN</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5dffa90bd2ead37e9d0bb8ea98b98f1a"></a>uint32_t</td>
<td class="fieldname">
CONTROL2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8403a79fb9acfb5e7cd6bae8a0216b2d"></a>uint32_t</td>
<td class="fieldname">
reserved_0x40[4]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aefb00eeb33cf7dd2d53659a03b2c66b3"></a>uint32_t</td>
<td class="fieldname">
FORCE_IRPT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8d5a753da7fc3fc69082f42475404153"></a>uint32_t</td>
<td class="fieldname">
reserved_0x54[7]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a58ed86aee67abfdb99fe658080584cf7"></a>uint32_t</td>
<td class="fieldname">
BOOT_TIMEOUT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abc83e9fadb5ed5b973e272cf9f5f15da"></a>uint32_t</td>
<td class="fieldname">
DBG_SEL</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a99c733733ef0e74b985d232fbe6527cc"></a>uint32_t</td>
<td class="fieldname">
reserved_0x78[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab20267a9a45898375e5c476ff9b18983"></a>uint32_t</td>
<td class="fieldname">
EXRDFIFO_CFG</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad6117ef8e6b9df44ebca5e76e24b6753"></a>uint32_t</td>
<td class="fieldname">
EXRDFIFO_EN</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4fdd3e203ce3d2e73235947f3b2c7d84"></a>uint32_t</td>
<td class="fieldname">
TUNE_STEP</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abec26dc1961ae396de5a9bccf090eca3"></a>uint32_t</td>
<td class="fieldname">
TUNE_STEP_STD</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a821a24834cdaeda52d133c73149b7f03"></a>uint32_t</td>
<td class="fieldname">
TUNE_STEP_DDR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac6750a7e99eddd23752a4f6cb88412e5"></a>uint32_t</td>
<td class="fieldname">
reserved_0x94[19]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6a77bb5dccf63827f0f3b605e6f9dfbb"></a>uint32_t</td>
<td class="fieldname">
SPI_INT_SPT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c74a7605916ccb5576bd28f3928c890"></a>uint32_t</td>
<td class="fieldname">
reserved_0xf4[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afb09a53261b51e90c17fce4f7ac6cb2f"></a>uint32_t</td>
<td class="fieldname">
SLOTISR_VER</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__GPIO__regs" id="structraspi__GPIO__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_GPIO_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>General-Purpose I/O. </p>
<p>P1 pin mapping (main GPIO connector): </p>
<pre class="fragment">3.3V | GPIO2 | GPIO3 | GPIO4      | GND    | GPIO17 | GPIO27 | GPIO22 | 3.3V   | GPIO10 | GPIO9  | GPIO11 | GND
     | SDA1  | SCL1  | GPCLK0/TDI |        |        | TMS    | TRST   |        | MOSI   | MISO   | SCK    |
-------------------------------------------------------------------------------------------------------------------
5V   | 5V    | GND   | GPIO14     | GPIO15 | GPIO18 | GND    | GPIO23 | GPIO24 | GND    | GPIO25 | GPIO8  | GPIO7
     |       |       | TxD        | RxD    | PWM0   |        | RTCK   | TDO    | TCK    |        | CE0_N  | CE1_N
</pre><p>P5 pin mapping (PCM): </p>
<pre class="fragment">5V   | GPIO28 | GPIO30 | GND
     | CLK    | DIN    |
--------------------------------
3.3V | GPIO29 | GPIO31 | GND
     | FS     | DOUT   |
</pre><p>S5 pin mapping (CSI):</p>
<table class="doxtable">
<tr>
<th>GPIO </th><th>Pin </th><th>Default Function</th></tr>
<tr>
<td>GPIO21 </td><td>S5-11 </td><td>GPIO </td></tr>
<tr>
<td>GPIO5 </td><td>S5-12 </td><td>GPCLK1 </td></tr>
<tr>
<td>GPIO1 </td><td>S5-13 </td><td>SCL0 </td></tr>
<tr>
<td>GPIO0 </td><td>S5-14 </td><td>SDA0 </td></tr>
</table>
<p>S6 pin mapping (3.5mm audio):</p>
<table class="doxtable">
<tr>
<th>GPIO </th><th>Pin </th><th>Default Function</th></tr>
<tr>
<td>GPIO40 </td><td>right channel via RC filter </td><td>PWM0 </td></tr>
<tr>
<td>GPIO45 </td><td>left channel via RC filter </td><td>PWM1 </td></tr>
</table>
<p>S8 pin mapping (SD):</p>
<table class="doxtable">
<tr>
<th>GPIO </th><th>Pin </th><th>Connection</th></tr>
<tr>
<td>GPIO47 </td><td>Card Detect </td><td>direct </td></tr>
<tr>
<td>GPIO48 </td><td>Clock </td><td>via 33R </td></tr>
<tr>
<td>GPIO49 </td><td>Command </td><td>via 33R </td></tr>
<tr>
<td>GPIO50 </td><td>Data 0 </td><td>via 33R </td></tr>
<tr>
<td>GPIO51 </td><td>Data 1 </td><td>via 33R </td></tr>
<tr>
<td>GPIO52 </td><td>Data 2 </td><td>via 33R </td></tr>
<tr>
<td>GPIO53 </td><td>Data 3 </td><td>via 33R </td></tr>
</table>
<p>Other GPIOs:</p>
<table class="doxtable">
<tr>
<th>GPIO </th><th>Pin</th></tr>
<tr>
<td>GPIO6 </td><td>IC3-12 </td></tr>
<tr>
<td>GPIO16 </td><td>D5 </td></tr>
<tr>
<td>GPIO46 </td><td>IC1-6 </td></tr>
</table>
<p>Not connected: 12, 13, 19, 20, 26, 32, 33, 34, 35, 36, 37, 38, 39, 41, 42, 43, 44 </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7d2033a60988618068b23526007419ac"></a>uint32_t</td>
<td class="fieldname">
FSEL[6]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3df8e943134b462c3420d80a65f5be3a"></a>uint32_t</td>
<td class="fieldname">
reserved_0x18</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9208ae09cdd96ce78bb9593db91694c3"></a>uint32_t</td>
<td class="fieldname">
SET[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0eb2645b68988b07af08b1f929f1ba50"></a>uint32_t</td>
<td class="fieldname">
reserved_0x24</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a695d68d9b332a42bf7a3433b6a57842f"></a>uint32_t</td>
<td class="fieldname">
CLR[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acff28d2c05ec72e7ccd889c66bce6f11"></a>uint32_t</td>
<td class="fieldname">
reserved_0x30</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac63f1128ebc2acc0b58b62bb31ce97b1"></a>uint32_t</td>
<td class="fieldname">
LEV[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a29fe4bb193bf4ad36e7021327e5ac5e8"></a>uint32_t</td>
<td class="fieldname">
reserved_0x3c</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af26c28f90288ddccd0d4e3342f2e205f"></a>uint32_t</td>
<td class="fieldname">
EDS[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9bd8aa50d6d8486f667cd0a090dbd8b4"></a>uint32_t</td>
<td class="fieldname">
reserved_0x48</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a44331c534e9a0d2b83d585acf14a77f8"></a>uint32_t</td>
<td class="fieldname">
REN[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a358226bdbe3da4fa4202d8c1ee6f8d02"></a>uint32_t</td>
<td class="fieldname">
reserved_0x54</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad57919a5d0e838d1a5503abc17431c00"></a>uint32_t</td>
<td class="fieldname">
FEN[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa3d28de6bc48d01f5e4c9756ae55fc00"></a>uint32_t</td>
<td class="fieldname">
reserved_0x60</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad94f868753941a695bffaadae98ceace"></a>uint32_t</td>
<td class="fieldname">
HEN[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac549b97c42f6bc54410226d51906352e"></a>uint32_t</td>
<td class="fieldname">
reserved_0x6c</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3bf08433d74c311fe80f36049569339a"></a>uint32_t</td>
<td class="fieldname">
LEN[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab01845c6e1a517576054de859ea8d241"></a>uint32_t</td>
<td class="fieldname">
reserved_0x78</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa65fb90f89bd5fb6805e32f7cf858efa"></a>uint32_t</td>
<td class="fieldname">
AREN[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0f4a2d1824c27191d5f5708fe0ec013e"></a>uint32_t</td>
<td class="fieldname">
reserved_0x84</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0245d19d335de90df381afd8db73c271"></a>uint32_t</td>
<td class="fieldname">
AFEN[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac786d71b9a0ae724e779391a02bac1a4"></a>uint32_t</td>
<td class="fieldname">
reserved_0x90</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a725dccf29bfd56893bdfab9ad2ad960b"></a>uint32_t</td>
<td class="fieldname">
PUD</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a78a85b0c488252fa91abb1d82f7807c1"></a>uint32_t</td>
<td class="fieldname">
PUDCLK[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2b2d4e3e663678c39e54962957b1ed46"></a>uint32_t</td>
<td class="fieldname">
reserved_0xa0[4]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adc5b3f3610c34507592e47ac414439f8"></a>uint32_t</td>
<td class="fieldname">
Test</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__GPCLK__regs" id="structraspi__GPCLK__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_GPCLK_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>General Purpose Clock. </p>
<p>Standard mapping: GPCLK0 = P1-7, GPCLK1 = S5-12, GPCLK2 = unusable</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1 </th><th>Mapping 2 </th><th>Mapping 3 </th><th>Mapping 4</th></tr>
<tr>
<td>GPCLK0 </td><td>GPIO4 Alt0 (P1-7) </td><td>GPIO20 Alt5 (nc) </td><td>GPIO32 Alt0 (nc) </td><td>GPIO34 Alt0 (nc) </td></tr>
<tr>
<td>GPCLK1 </td><td>GPIO5 Alt0 (S5-12) </td><td>GPIO21 Alt5 (nc) </td><td>GPIO42 Alt0 (nc) </td><td>GPIO44 Alt0 (nc) </td></tr>
</table>
<p>GPCLK2 | GPIO6 Alt0 (IC3-12) | GPIO43 Alt0 (nc) | |</p>
<p>Note that there is no GPCLK entry in <a class="el" href="hw_8h.html#ad29615dec7637c14c5b2a1f235887ae1">HW</a>. Use <code>HW.CM[GP0]</code> (or <code>[GP1]</code>/<code>[GP2]</code>) instead. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a45597e9529a65695f6b38d7314389ee8"></a>struct <a class="el" href="group__registers.html#structraspi__GPCLK__regs_8CM">raspi_GPCLK_regs</a></td>
<td class="fieldname">
CM[3]</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__GPCLK__regs_8CM" id="structraspi__GPCLK__regs_8CM"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_GPCLK_regs.CM</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a63b84dbef42c9e1718977f5156ddcaaf"></a>uint32_t</td>
<td class="fieldname">
CTL</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a29bbf66f7f8529ec47e394fb5a36c646"></a>uint32_t</td>
<td class="fieldname">
DIV</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__IRQ__regs" id="structraspi__IRQ__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_IRQ_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Interrupt Controller. </p>
<p>No external signals. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a913a3481ba321486296657bfed275c39"></a>uint32_t</td>
<td class="fieldname">
pending_basic</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8ec09d96b32369194bf4b7920b41db1e"></a>uint32_t</td>
<td class="fieldname">
pending[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa7dd41bcd916cdc3f285cac4b7c205fb"></a>uint32_t</td>
<td class="fieldname">
FIQ</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a59f480f066771c220a8010e505dc7c6a"></a>uint32_t</td>
<td class="fieldname">
enable[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0a6742162277b6c29d49be022a49d694"></a>uint32_t</td>
<td class="fieldname">
enable_basic</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1cf7ddfeaf93692e4fb4ffcaf3f81727"></a>uint32_t</td>
<td class="fieldname">
disable[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a03a082d31c9d03c3fa5cf1e340d4b2f7"></a>uint32_t</td>
<td class="fieldname">
disable_basic</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PCM__regs" id="structraspi__PCM__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PCM_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PCM / I2S Audio. </p>
<p>Standard mapping: P5</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1 </th><th>Mapping 2</th></tr>
<tr>
<td>CLK </td><td>GPIO18 Alt0 (P1-12) </td><td>GPIO28 Alt2 (P5-3) </td></tr>
<tr>
<td>FS </td><td>GPIO19 Alt0 (nc) </td><td>GPIO29 Alt2 (P5-4) </td></tr>
<tr>
<td>DIN </td><td>GPIO20 Alt0 (nc) </td><td>GPIO30 Alt2 (P5-5) </td></tr>
<tr>
<td>DOUT </td><td>GPIO21 Alt0 (S5-11) </td><td>GPIO31 Alt2 (P5-6) </td></tr>
</table>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae2a39776d4d89503e5d856388e57f1aa"></a>union <a class="el" href="group__registers.html#unionraspi__PCM__regs_8CS">raspi_PCM_regs</a></td>
<td class="fieldname">
CS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a809bb89883162c8a0bf578b7fda200ee"></a>uint32_t</td>
<td class="fieldname">
FIFO</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3b6f78d47c0ddb0fce39cbc33d7e5d65"></a>union <a class="el" href="group__registers.html#unionraspi__PCM__regs_8MODE">raspi_PCM_regs</a></td>
<td class="fieldname">
MODE</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f47cb6c1a58750007d9642b95b9d087"></a>union <a class="el" href="group__registers.html#unionraspi__PCM__regs_8RXC">raspi_PCM_regs</a></td>
<td class="fieldname">
RXC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac83c9f6b4eee80f6e90e17be91c97181"></a>union <a class="el" href="group__registers.html#unionraspi__PCM__regs_8TXC">raspi_PCM_regs</a></td>
<td class="fieldname">
TXC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a51d7484def4250e0db6fece756425721"></a>union <a class="el" href="group__registers.html#unionraspi__PCM__regs_8DREQ">raspi_PCM_regs</a></td>
<td class="fieldname">
DREQ</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab6d80a752a376818814e37c4057b97ad"></a>union <a class="el" href="group__registers.html#unionraspi__PCM__regs_8INTEN">raspi_PCM_regs</a></td>
<td class="fieldname">
INTEN</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aef5d95b73259c8f12d21b8dcbc421192"></a>union <a class="el" href="group__registers.html#unionraspi__PCM__regs_8INTSTC">raspi_PCM_regs</a></td>
<td class="fieldname">
INTSTC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af8ee8a2279a15de3ad46c458b22f08a8"></a>union <a class="el" href="group__registers.html#unionraspi__PCM__regs_8GRAY">raspi_PCM_regs</a></td>
<td class="fieldname">
GRAY</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PCM__regs_8CS" id="unionraspi__PCM__regs_8CS"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PCM_regs.CS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__CS__reg_8CS_8B">CS</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PCM__regs_8MODE" id="unionraspi__PCM__regs_8MODE"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PCM_regs.MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__MODE__reg_8MODE_8B">MODE</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PCM__regs_8RXC" id="unionraspi__PCM__regs_8RXC"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PCM_regs.RXC</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__RXC__reg_8RXC_8B">RXC</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PCM__regs_8TXC" id="unionraspi__PCM__regs_8TXC"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PCM_regs.TXC</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__TXC__reg_8TXC_8B">TXC</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PCM__regs_8DREQ" id="unionraspi__PCM__regs_8DREQ"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PCM_regs.DREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__DREQ__reg_8DREQ_8B">DREQ</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PCM__regs_8INTEN" id="unionraspi__PCM__regs_8INTEN"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PCM_regs.INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__INTEN__reg_8INTEN_8B">INTEN</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PCM__regs_8INTSTC" id="unionraspi__PCM__regs_8INTSTC"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PCM_regs.INTSTC</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__INTSTC__reg_8INTSTC_8B">INTSTC</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PCM__regs_8GRAY" id="unionraspi__PCM__regs_8GRAY"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PCM_regs.GRAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__GRAY__reg_8GRAY_8B">GRAY</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PWM__regs" id="structraspi__PWM__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PWM_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Pulse Width Modulator. </p>
<p>Standard mapping: S6 via RC-filter.</p>
<p>Signal | Mapping 1 | Mapping 2 | Mapping 3 | Mapping 4 -----&mdash;|---------------&mdash;|------------------&mdash;|-----------------&mdash;|-----------------&mdash; PWM0 | GPIO12 Alt0 (nc) | GPIO18 Alt5 (P1-12) | GPIO40 Alt0 (S6-R) | PWM1 | GPIO13 Alt0 (nc) | GPIO19 Alt5 (nc) | GPIO41 Alt0 (nc) | GPIO45 Alt0 (S6-L) </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5effe0ed974816f8eac85f618b8e049d"></a>uint32_t</td>
<td class="fieldname">
CTL</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0141df2cb4b5735e18720ce4dde326e4"></a>uint32_t</td>
<td class="fieldname">
STA</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0d5211dcbaa5b652eac8348471663b24"></a>uint32_t</td>
<td class="fieldname">
DMAC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1c30b13c52f612854bbc173d61d8920e"></a>uint32_t</td>
<td class="fieldname">
RNG1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4e125d0e58d3f89d5cf5e7f714e34d23"></a>uint32_t</td>
<td class="fieldname">
DAT1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a29dc5437c336f2c0475b35b14969f044"></a>uint32_t</td>
<td class="fieldname">
FIF1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab9159153b6d2bdc5063ee07d194534b0"></a>uint32_t</td>
<td class="fieldname">
RNG2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a70b48834e337a613e5dc5bcbbfa3009d"></a>uint32_t</td>
<td class="fieldname">
DAT2</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__SPI0__regs" id="structraspi__SPI0__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_SPI0_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Serial Peripheral Interface master (SPI0). </p>
<p>Standard mapping: P1.</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1 </th><th>Mapping 2</th></tr>
<tr>
<td>SCLK </td><td>GPIO11 Alt0 (P1-23) </td><td>GPIO39 Alt0 (nc) </td></tr>
<tr>
<td>MOSI </td><td>GPIO10 Alt0 (P1-19) </td><td>GPIO38 Alt0 (nc) </td></tr>
<tr>
<td>MISO </td><td>GPIO9 Alt0 (P1-21) </td><td>GPIO37 Alt0 (nc) </td></tr>
<tr>
<td>CE0_N </td><td>GPIO8 Alt0 (P1-24) </td><td>GPIO36 Alt0 (nc) </td></tr>
<tr>
<td>CE1_N </td><td>GPIO7 Alt0 (P1-26) </td><td>GPIO35 Alt0 (nc) </td></tr>
</table>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af4a291a070440f7bc57ff8768dff5148"></a>union <a class="el" href="group__registers.html#unionraspi__SPI0__regs_8CS">raspi_SPI0_regs</a></td>
<td class="fieldname">
CS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af97c33e54ce70d237bc8349365a94bb8"></a>uint32_t</td>
<td class="fieldname">
FIFO</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="accef65d60fc22c0994a08b635305c373"></a>union <a class="el" href="group__registers.html#unionraspi__SPI0__regs_8CLK">raspi_SPI0_regs</a></td>
<td class="fieldname">
CLK</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab8b54332a9021bc94d9628bfa3c79ea3"></a>union <a class="el" href="group__registers.html#unionraspi__SPI0__regs_8DLEN">raspi_SPI0_regs</a></td>
<td class="fieldname">
DLEN</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7c2533679dd5bfcfcb0ad39f2efcc76c"></a>union <a class="el" href="group__registers.html#unionraspi__SPI0__regs_8LTOH">raspi_SPI0_regs</a></td>
<td class="fieldname">
LTOH</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa5b37ded56048792b9d2e7cf1a984e49"></a>union <a class="el" href="group__registers.html#unionraspi__SPI0__regs_8DC">raspi_SPI0_regs</a></td>
<td class="fieldname">
DC</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__SPI0__regs_8CS" id="unionraspi__SPI0__regs_8CS"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_SPI0_regs.CS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__CS__reg_8CS_8B">CS</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__SPI0__regs_8CLK" id="unionraspi__SPI0__regs_8CLK"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_SPI0_regs.CLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__CLK__reg_8CLK_8B">CLK</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__SPI0__regs_8DLEN" id="unionraspi__SPI0__regs_8DLEN"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_SPI0_regs.DLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__DLEN__reg_8DLEN_8B">DLEN</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__SPI0__regs_8LTOH" id="unionraspi__SPI0__regs_8LTOH"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_SPI0_regs.LTOH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__LTOH__reg_8LTOH_8B">LTOH</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__SPI0__regs_8DC" id="unionraspi__SPI0__regs_8DC"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_SPI0_regs.DC</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__DC__reg_8DC_8B">DC</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__BSCSL__regs" id="structraspi__BSCSL__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_BSCSL_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>BSC/SPI slave. </p>
<p>Unusable due to missing connections.</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1</th></tr>
<tr>
<td>SCLK/SCL </td><td>GPIO19 Alt3 (nc) </td></tr>
<tr>
<td>MOSI/SDA </td><td>GPIO18 Alt3 (P1-12) </td></tr>
<tr>
<td>MISO </td><td>GPIO20 Alt3 (nc) </td></tr>
<tr>
<td>CE_N </td><td>GPIO21 Alt3 (S5-11) </td></tr>
</table>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1f3c035f03f22da701701005b4825a3f"></a>uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a84799b3aaa90b1a3689e4c90092f1e04"></a>uint32_t</td>
<td class="fieldname">
RSR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3ef167369c5e918766f559adc800800d"></a>uint32_t</td>
<td class="fieldname">
SLV</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a45d298d6eafb5345ad7e878864b37cf0"></a>uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a849507d239b10ace73c16a4eb518c3b7"></a>uint32_t</td>
<td class="fieldname">
FR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa95c337392b75030443f88c69605ccaf"></a>uint32_t</td>
<td class="fieldname">
IFLS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3f689d26aba829383180025afeb1847d"></a>uint32_t</td>
<td class="fieldname">
IMSC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad55d4e9aa5cb693b58524a0633c7f177"></a>uint32_t</td>
<td class="fieldname">
RIS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af290229a5386ef58852a66c05417bdfd"></a>uint32_t</td>
<td class="fieldname">
MIS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae23f97b8746037de02aa8b57a5f84184"></a>uint32_t</td>
<td class="fieldname">
ICR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adba3aa45e450026d2c9b71c0a8030fc3"></a>uint32_t</td>
<td class="fieldname">
DMACR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aad21682eabe73f758b0416cddafad44b"></a>uint32_t</td>
<td class="fieldname">
TDR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae1589b7e33a51ea7bf512908adaf482c"></a>uint32_t</td>
<td class="fieldname">
GPUSTAT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4a7c2f5859914eb7ada03eb1ef29f071"></a>uint32_t</td>
<td class="fieldname">
HCTRL</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abd8afbe7742784907917a2767e7983f6"></a>uint32_t</td>
<td class="fieldname">
DEBUG1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6d16637802db4564af8f162b6c38ca87"></a>uint32_t</td>
<td class="fieldname">
DEBUG2</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__ST__regs" id="structraspi__ST__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_ST_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>System Timer. </p>
<p>No external signals. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a41f55f516a9e1969a140c815b2bbf6e3"></a>union <a class="el" href="group__registers.html#unionraspi__ST__regs_8CS">raspi_ST_regs</a></td>
<td class="fieldname">
CS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afe048cd5adf0a1808697d20a28359107"></a>uint32_t</td>
<td class="fieldname">
CLO</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8e88a6053c180698ea48450a3883fc2a"></a>uint32_t</td>
<td class="fieldname">
CHI</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4f39ffe12ceb9688aef918670a7f6e30"></a>uint32_t</td>
<td class="fieldname">
C[4]</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__ST__regs_8CS" id="unionraspi__ST__regs_8CS"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_ST_regs.CS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__ST__regs_1_1raspi__ST__CS__reg_8CS_8B">CS</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs" id="structraspi__UART0__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ARM UART (UART0). </p>
<p>Standard mapping: P1, no handshake.</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1 </th><th>Mapping 2 </th><th>Mapping 3</th></tr>
<tr>
<td>TxD </td><td>GPIO14 Alt0 (P1-08) </td><td>GPIO32 Alt3 (nc) </td><td>GPIO36 Alt2 (nc) </td></tr>
<tr>
<td>RxD </td><td>GPIO15 Alt0 (P1-10) </td><td>GPIO33 Alt3 (nc) </td><td>GPIO37 Alt2 (nc) </td></tr>
<tr>
<td>CTS </td><td>GPIO16 Alt3 (D5) </td><td>GPIO30 Alt3 (P5-5) </td><td>GPIO39 Alt2 (nc) </td></tr>
<tr>
<td>RTS </td><td>GPIO17 Alt3 (P1-11) </td><td>GPIO31 Alt3 (P5-6) </td><td>GPIO38 Alt2 (nc) </td></tr>
</table>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac7b5a3500ebfca3f84022397c10caff0"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8DR">raspi_UART0_regs</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abdb459ae63ce8c144c36f0fe037b5add"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8RSRECR">raspi_UART0_regs</a></td>
<td class="fieldname">
RSRECR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaf6f3232af4261a4edd604c8312964f5"></a>uint32_t</td>
<td class="fieldname">
reserved_0x08[4]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a33816793f28fde4a3351cacc71e881d7"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8FR">raspi_UART0_regs</a></td>
<td class="fieldname">
FR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abdeac9745ace64f0d44d9b8531b32429"></a>uint32_t</td>
<td class="fieldname">
reserved_0x1c</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aca058880b39761e100bf59f91ddbdbdc"></a>uint32_t</td>
<td class="fieldname">
ILPR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a98a2da92170995ec56d8c65105e01366"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8IBRD">raspi_UART0_regs</a></td>
<td class="fieldname">
IBRD</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6dfb620dbcb48002c82b67782033d099"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8FBRD">raspi_UART0_regs</a></td>
<td class="fieldname">
FBRD</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adc81d470f1bda3fb09c51fd5d28b5478"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8LCRH">raspi_UART0_regs</a></td>
<td class="fieldname">
LCRH</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a17ecc056f2146fa04c8b6d554066acaf"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8CR">raspi_UART0_regs</a></td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8eb4685a87328a0e1652b7001c176bde"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8IFLS">raspi_UART0_regs</a></td>
<td class="fieldname">
IFLS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9aaa128d77d2a0876fc4cb0156543130"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8IMSC">raspi_UART0_regs</a></td>
<td class="fieldname">
IMSC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acf489bc42750ebbbd0b27ebdbf1b1b7f"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8RIS">raspi_UART0_regs</a></td>
<td class="fieldname">
RIS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae6726f5ee14a57c3be5663ffccfcbcb5"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8MIS">raspi_UART0_regs</a></td>
<td class="fieldname">
MIS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a54141ea6ba6dd9fa528ab6b1950cc565"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8ICR">raspi_UART0_regs</a></td>
<td class="fieldname">
ICR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4a7b4c9f49a09ec1079a8f3e349a7a8c"></a>uint32_t</td>
<td class="fieldname">
DMACR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a65387ddaa7e21eff80eda607e1177802"></a>uint32_t</td>
<td class="fieldname">
reserved_0x4c[14]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a435fef78177e6a5387a95a337044712a"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITCR">raspi_UART0_regs</a></td>
<td class="fieldname">
ITCR</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac2c2693fdf5cfe61e17192598047bd5d"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITIP">raspi_UART0_regs</a></td>
<td class="fieldname">
ITIP</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2ac2336fc1bbd0d771fa187a23f53b92"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITOP">raspi_UART0_regs</a></td>
<td class="fieldname">
ITOP</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02017866857066b46279db193915f30c"></a>union <a class="el" href="group__registers.html#unionraspi__UART0__regs_8TDR">raspi_UART0_regs</a></td>
<td class="fieldname">
TDR</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8DR" id="unionraspi__UART0__regs_8DR"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__DR__reg_8DR_8B">DR</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8RSRECR" id="unionraspi__UART0__regs_8RSRECR"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.RSRECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__RSRECR__reg_8RSRECR_8B">RSRECR</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8FR" id="unionraspi__UART0__regs_8FR"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.FR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__FR__reg_8FR_8B">FR</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8IBRD" id="unionraspi__UART0__regs_8IBRD"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.IBRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IBRD__reg_8IBRD_8B">IBRD</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8FBRD" id="unionraspi__UART0__regs_8FBRD"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.FBRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__FBRD__reg_8FBRD_8B">FBRD</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8LCRH" id="unionraspi__UART0__regs_8LCRH"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.LCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__LCRH__reg_8LCRH_8B">LCRH</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8CR" id="unionraspi__UART0__regs_8CR"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__CR__reg_8CR_8B">CR</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8IFLS" id="unionraspi__UART0__regs_8IFLS"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.IFLS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IFLS__reg_8IFLS_8B">IFLS</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8IMSC" id="unionraspi__UART0__regs_8IMSC"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.IMSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IMSC__reg_8IMSC_8B">IMSC</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8RIS" id="unionraspi__UART0__regs_8RIS"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.RIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__RIS__reg_8RIS_8B">RIS</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8MIS" id="unionraspi__UART0__regs_8MIS"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.MIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__MIS__reg_8MIS_8B">MIS</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8ICR" id="unionraspi__UART0__regs_8ICR"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ICR__reg_8ICR_8B">ICR</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8ITCR" id="unionraspi__UART0__regs_8ITCR"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.ITCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITCR__reg_8ITCR_8B">ITCR</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8ITIP" id="unionraspi__UART0__regs_8ITIP"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.ITIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITIP__reg_8ITIP_8B">ITIP</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8ITOP" id="unionraspi__UART0__regs_8ITOP"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.ITOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITOP__reg_8ITOP_8B">ITOP</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__UART0__regs_8TDR" id="unionraspi__UART0__regs_8TDR"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_UART0_regs.TDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__TDR__reg_8TDR_8B">TDR</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__TIMER__regs" id="structraspi__TIMER__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_TIMER_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ARM Timer. </p>
<p>No external signals. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4067eb81dedbe4ce21f21e8375692ce8"></a>uint32_t</td>
<td class="fieldname">
Load</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7ddb3f9715d1bc896bef841acc0913c6"></a>uint32_t</td>
<td class="fieldname">
Value</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1fa42bc818e8ac7d5b8f5ba68ab0f329"></a>uint32_t</td>
<td class="fieldname">
Control</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8b0e95b059f965fe60274e62b37c66f6"></a>uint32_t</td>
<td class="fieldname">
IRQClearAck</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a093b708af0ac5cb66896393734df4426"></a>uint32_t</td>
<td class="fieldname">
RawIRQ</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5fef6238c0322ddff080fae6fc466d78"></a>uint32_t</td>
<td class="fieldname">
MaskedIRQ</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a81b355ef31b16a0e8f8d88732ff91e48"></a>uint32_t</td>
<td class="fieldname">
Reload</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5c9fd8220e64851c649540a1e5c29636"></a>uint32_t</td>
<td class="fieldname">
Predivider</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4a5b4ec9023dac076bee6ec97f2f9fc0"></a>uint32_t</td>
<td class="fieldname">
Freerunning</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__USB__regs" id="structraspi__USB__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_USB_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USB controller. </p>
<p>Uses dedicated pins connected to USB/LAN chip. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a16577b2a1a831d2d54cf6a06d54288e6"></a>uint32_t</td>
<td class="fieldname">
unknown[32]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a248122bec5586c6c977c261cc019ee1d"></a>uint32_t</td>
<td class="fieldname">
MDIO_CNTL</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a805a83e9a4d79c79d361a6e1eb045c17"></a>uint32_t</td>
<td class="fieldname">
MDIO_GEN</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac998eeb39718db255874d96f9c4d0a2d"></a>uint32_t</td>
<td class="fieldname">
VBUS_DRV</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__MMC__regs" id="structraspi__MMC__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_MMC_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Legacy MMC Controller. </p>
<p>Supposedly connected to the same pins as the EMMC. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a665ef8ab8cb7caa0aa68e0138e57af76"></a>uint32_t</td>
<td class="fieldname">
Command</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a65d014f900a775b04f7d548cee717d9e"></a>uint32_t</td>
<td class="fieldname">
Argument</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a78df0e2953bcaa6638350622d6e34302"></a>uint32_t</td>
<td class="fieldname">
Timeout</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0d40f4a5c7a2c00877035e7962860348"></a>uint32_t</td>
<td class="fieldname">
ClkDiv</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0f3742eb5ef1eebdad0ba68bd02e9745"></a>uint32_t</td>
<td class="fieldname">
Response[4]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adc3672ca6257be33c3592715f010cc29"></a>uint32_t</td>
<td class="fieldname">
Status</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8d1ba490f2c38846335f3c5b108286af"></a>uint32_t</td>
<td class="fieldname">
Unknown_0x24[3]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aed3f6c374047251a13fbc49f7093950a"></a>uint32_t</td>
<td class="fieldname">
VDD</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaafbcb3a6531ab0784cfb66597d3a146"></a>uint32_t</td>
<td class="fieldname">
EDM</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad5bc931cd24616dde2798e158093a048"></a>uint32_t</td>
<td class="fieldname">
HostConfig</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0fd1e07d31cd5bcbba89010e0c6bc6fc"></a>uint32_t</td>
<td class="fieldname">
HBCT</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af646f4c7afaa1f7cc19e4af0b26a3df1"></a>uint32_t</td>
<td class="fieldname">
Data</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1b89ad4049ee90390ecead2d00e76a67"></a>uint32_t</td>
<td class="fieldname">
Unknown_0x44[3]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af20a543b0d2fa676d69ad043700f9413"></a>uint32_t</td>
<td class="fieldname">
HBLC</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__CM__reg" id="structraspi__CM__reg"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_CM_reg</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Clock Management. </p>
<p>No external connections. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a18615598bd649678268e50444dcfb0da"></a>union <a class="el" href="group__registers.html#unionraspi__CM__reg_8CTL">raspi_CM_reg</a></td>
<td class="fieldname">
CTL</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4d63c68895c40d0174e5c24788351f95"></a>union <a class="el" href="group__registers.html#unionraspi__CM__reg_8DIV">raspi_CM_reg</a></td>
<td class="fieldname">
DIV</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__CM__reg_8CTL" id="unionraspi__CM__reg_8CTL"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_CM_reg.CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__CM__reg_1_1raspi__CM__CTL__reg_8CTL_8B">CTL</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__CM__reg_8DIV" id="unionraspi__CM__reg_8DIV"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_CM_reg.DIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__CM__reg_1_1raspi__CM__DIV__reg_8DIV_8B">DIV</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PM__regs" id="structraspi__PM__regs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PM_regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Power/Reset Management. </p>
<p>No external connections. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abece69b5ff4271aade3d797fc70fc1a7"></a>uint32_t</td>
<td class="fieldname">
unknown_0x00[0x1c]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a29d7657f134571594dd9a5624d250d0b"></a>union <a class="el" href="group__registers.html#unionraspi__PM__regs_8RSTC">raspi_PM_regs</a></td>
<td class="fieldname">
RSTC</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6ab0daee44f84db3886de08454710fb3"></a>union <a class="el" href="group__registers.html#unionraspi__PM__regs_8RSTS">raspi_PM_regs</a></td>
<td class="fieldname">
RSTS</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afd1c3fd8506a454437cae868dc2e01fb"></a>union <a class="el" href="group__registers.html#unionraspi__PM__regs_8WDOG">raspi_PM_regs</a></td>
<td class="fieldname">
WDOG</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PM__regs_8RSTC" id="unionraspi__PM__regs_8RSTC"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PM_regs.RSTC</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__RSTC__reg_8RSTC_8B">RSTC</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PM__regs_8RSTS" id="unionraspi__PM__regs_8RSTS"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PM_regs.RSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__RSTS__reg_8RSTS_8B">RSTS</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="unionraspi__PM__regs_8WDOG" id="unionraspi__PM__regs_8WDOG"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union raspi_PM_regs.WDOG</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c614360da93c0a041b22e537de151eb"></a>uint32_t</td>
<td class="fieldname">
U</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d5ed678fe57bcca610140957afab571"></a><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__WDOG__reg_8WDOG_8B">WDOG</a></td>
<td class="fieldname">
B</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__RNG__regs_1_1raspi__RNG__CTRL__reg_8CTRL_8B" id="structraspi__RNG__regs_1_1raspi__RNG__CTRL__reg_8CTRL_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_RNG_regs::raspi_RNG_CTRL_reg.CTRL.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a235f289bd67a3e058af8be3f7f3adbbc"></a>uint32_t</td>
<td class="fieldname">
RBGEN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e6928e6e98590c7bae3cd9f9e07687d"></a>uint32_t</td>
<td class="fieldname">
RBG2X:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:30</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__RNG__regs_1_1raspi__RNG__STATUS__reg_8STATUS_8B" id="structraspi__RNG__regs_1_1raspi__RNG__STATUS__reg_8STATUS_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_RNG_regs::raspi_RNG_STATUS_reg.STATUS.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae7af354f1e3dd81f50191283b3d359c6"></a>uint32_t</td>
<td class="fieldname">
WARM_CNT:20</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adc62baefdb2838f1e2a64f8115940ce4"></a>uint32_t</td>
<td class="fieldname">
VAL:8</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__RNG__regs_1_1raspi__RNG__FF__THRES__reg_8FF__THRES_8B" id="structraspi__RNG__regs_1_1raspi__RNG__FF__THRES__reg_8FF__THRES_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_RNG_regs::raspi_RNG_FF_THRES_reg.FF_THRES.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6a9a12e10115941392c7de3a24d5378e"></a>uint32_t</td>
<td class="fieldname">
FF_THRESH:8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:24</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__RNG__regs_1_1raspi__RNG__INT__MASK__reg_8INT__MASK_8B" id="structraspi__RNG__regs_1_1raspi__RNG__INT__MASK__reg_8INT__MASK_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_RNG_regs::raspi_RNG_INT_MASK_reg.INT_MASK.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a201447d6932c30df13264e544a78e1e2"></a>uint32_t</td>
<td class="fieldname">
INT_OFF:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:31</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PCM__regs_1_1raspi__PCM__CS__reg_8CS_8B" id="structraspi__PCM__regs_1_1raspi__PCM__CS__reg_8CS_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PCM_regs::raspi_PCM_CS_reg.CS.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaa85f1840e282d8a8304dbc2c0d7c9b2"></a>uint32_t</td>
<td class="fieldname">
EN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a362d57f71338458ba060f61a8bc8a13a"></a>uint32_t</td>
<td class="fieldname">
RXON:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a245add1dd6d2458c92cace5e29e7e378"></a>uint32_t</td>
<td class="fieldname">
TXON:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a576b854bc283073db75c9d90a1ff2ac4"></a>uint32_t</td>
<td class="fieldname">
TXCLR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a52f8bf59a8ab57d986119573c24672d8"></a>uint32_t</td>
<td class="fieldname">
RXCLR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a459a2dd92be460be848665a707f076e6"></a>uint32_t</td>
<td class="fieldname">
TXTHR:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a34ed7aa3f90314b5fc8b2c03bb43a6ba"></a>uint32_t</td>
<td class="fieldname">
RXTHR:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7ed98d6e3984afc556a2fada0762b33e"></a>uint32_t</td>
<td class="fieldname">
DMAEN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdbeb9ba44e29d0618adcdbc80c9015"></a>uint32_t</td>
<td class="fieldname">
reserved0:3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0c00cd1498f91de318d7a574fcb43640"></a>uint32_t</td>
<td class="fieldname">
TXSYNC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af45b73aad80628eea72ba3350f7d89ab"></a>uint32_t</td>
<td class="fieldname">
RXSYNC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a806959ee13b62c9a357b5b8e7152577a"></a>uint32_t</td>
<td class="fieldname">
TXERR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a09c12894f465b28957fc0d85f978df22"></a>uint32_t</td>
<td class="fieldname">
RXERR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5a6fe711a4fee6a390b0c91d692c7d8b"></a>uint32_t</td>
<td class="fieldname">
TXW:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a81cd06db297b9cfab3499953ef7da185"></a>uint32_t</td>
<td class="fieldname">
RXR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a039f69bf4c6e4a6b96df27b2e2a6cb3d"></a>uint32_t</td>
<td class="fieldname">
TXD:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa153e2c27571301346a402b22e6f3bd1"></a>uint32_t</td>
<td class="fieldname">
RXD:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8ba9eff6d8c2c5ebe5665e8702315ae5"></a>uint32_t</td>
<td class="fieldname">
TXE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2457c7024298fd6e41ebab2829a5f922"></a>uint32_t</td>
<td class="fieldname">
RXF:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3911048069f4c634bca5b6ea02169104"></a>uint32_t</td>
<td class="fieldname">
RXSEX:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a274ccef15a21e829d03293a6fd1974f3"></a>uint32_t</td>
<td class="fieldname">
SYNC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac9f63279f63f1c07dc993447671b688d"></a>uint32_t</td>
<td class="fieldname">
STBY:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02e5f0e2d4c465ad65440f54aea77390"></a>uint32_t</td>
<td class="fieldname">
reserved1:6</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PCM__regs_1_1raspi__PCM__MODE__reg_8MODE_8B" id="structraspi__PCM__regs_1_1raspi__PCM__MODE__reg_8MODE_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PCM_regs::raspi_PCM_MODE_reg.MODE.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9bede6b4321c5962ebfbf5086a5eaf7b"></a>uint32_t</td>
<td class="fieldname">
FSLEN:10</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e2a06b8f9a9583cc4fe942fc99c99cf"></a>uint32_t</td>
<td class="fieldname">
FLEN:10</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a261cc2c12883af9dfb7f63a21d52adba"></a>uint32_t</td>
<td class="fieldname">
FSI:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7a5912423e6c9aea0b4ddddc7ca8d850"></a>uint32_t</td>
<td class="fieldname">
FSM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a69a781721b1966575aaae03195054c41"></a>uint32_t</td>
<td class="fieldname">
CLKI:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4ebb37e259d742552bc918eb0b050c5e"></a>uint32_t</td>
<td class="fieldname">
CLKM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6a6a85bb36e56d5a48455db24f6bad2d"></a>uint32_t</td>
<td class="fieldname">
FTXP:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3c29651a08396407da972e97910f3389"></a>uint32_t</td>
<td class="fieldname">
FRXP:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a541cf5b05c84734f390c5162012762ae"></a>uint32_t</td>
<td class="fieldname">
PDME:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9b3830ea8c685fa15f83cd16eba7ef5e"></a>uint32_t</td>
<td class="fieldname">
PDMN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a88a7dd431c6614161e6779320623374a"></a>uint32_t</td>
<td class="fieldname">
CLK_DIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:3</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PCM__regs_1_1raspi__PCM__RXC__reg_8RXC_8B" id="structraspi__PCM__regs_1_1raspi__PCM__RXC__reg_8RXC_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PCM_regs::raspi_PCM_RXC_reg.RXC.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8b6874a882f212486dae034a70c39ad3"></a>uint32_t</td>
<td class="fieldname">
CH2WID:4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6fc3c4dfdf4095cb1f6a0e4074826375"></a>uint32_t</td>
<td class="fieldname">
CH2POS:10</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a943b6e7fb33da559463ab703049b9fa6"></a>uint32_t</td>
<td class="fieldname">
CH2EN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a747f718f9dd8dbd0708adb4e70df4753"></a>uint32_t</td>
<td class="fieldname">
CH2WEX:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae5160567071d32e249e715c1e6dd8a81"></a>uint32_t</td>
<td class="fieldname">
CH1WID:4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab3cf967438d36ef58be6477893a7c5e1"></a>uint32_t</td>
<td class="fieldname">
CH1POS:10</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa429b86cb72007fd5fa97b579890d34b"></a>uint32_t</td>
<td class="fieldname">
CH1EN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a27cf2ab7ab63d95e3e659e56d5431583"></a>uint32_t</td>
<td class="fieldname">
CH1WEX:1</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PCM__regs_1_1raspi__PCM__TXC__reg_8TXC_8B" id="structraspi__PCM__regs_1_1raspi__PCM__TXC__reg_8TXC_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PCM_regs::raspi_PCM_TXC_reg.TXC.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8b6874a882f212486dae034a70c39ad3"></a>uint32_t</td>
<td class="fieldname">
CH2WID:4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6fc3c4dfdf4095cb1f6a0e4074826375"></a>uint32_t</td>
<td class="fieldname">
CH2POS:10</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a943b6e7fb33da559463ab703049b9fa6"></a>uint32_t</td>
<td class="fieldname">
CH2EN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a747f718f9dd8dbd0708adb4e70df4753"></a>uint32_t</td>
<td class="fieldname">
CH2WEX:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae5160567071d32e249e715c1e6dd8a81"></a>uint32_t</td>
<td class="fieldname">
CH1WID:4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab3cf967438d36ef58be6477893a7c5e1"></a>uint32_t</td>
<td class="fieldname">
CH1POS:10</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa429b86cb72007fd5fa97b579890d34b"></a>uint32_t</td>
<td class="fieldname">
CH1EN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a27cf2ab7ab63d95e3e659e56d5431583"></a>uint32_t</td>
<td class="fieldname">
CH1WEX:1</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PCM__regs_1_1raspi__PCM__DREQ__reg_8DREQ_8B" id="structraspi__PCM__regs_1_1raspi__PCM__DREQ__reg_8DREQ_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PCM_regs::raspi_PCM_DREQ_reg.DREQ.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af9c24782c24c237d16e79f18e2fa9046"></a>uint32_t</td>
<td class="fieldname">
RX:7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdbeb9ba44e29d0618adcdbc80c9015"></a>uint32_t</td>
<td class="fieldname">
reserved0:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a869036c9d97cf6593c6f1c2ccfd99a49"></a>uint32_t</td>
<td class="fieldname">
TX:7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02e5f0e2d4c465ad65440f54aea77390"></a>uint32_t</td>
<td class="fieldname">
reserved1:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaded919661b7aac00e47b2b1429728ef"></a>uint32_t</td>
<td class="fieldname">
RX_PANIC:7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adee1e5203945c2132525ef0d725c02d2"></a>uint32_t</td>
<td class="fieldname">
reserved2:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7523b80b163effedef925e0873922cc7"></a>uint32_t</td>
<td class="fieldname">
TX_PANIC:7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a719e2f658f67de6b1db741ba7630ff5f"></a>uint32_t</td>
<td class="fieldname">
reserved3:1</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PCM__regs_1_1raspi__PCM__INTEN__reg_8INTEN_8B" id="structraspi__PCM__regs_1_1raspi__PCM__INTEN__reg_8INTEN_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PCM_regs::raspi_PCM_INTEN_reg.INTEN.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5a6fe711a4fee6a390b0c91d692c7d8b"></a>uint32_t</td>
<td class="fieldname">
TXW:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a81cd06db297b9cfab3499953ef7da185"></a>uint32_t</td>
<td class="fieldname">
RXR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a806959ee13b62c9a357b5b8e7152577a"></a>uint32_t</td>
<td class="fieldname">
TXERR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a09c12894f465b28957fc0d85f978df22"></a>uint32_t</td>
<td class="fieldname">
RXERR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:28</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PCM__regs_1_1raspi__PCM__INTSTC__reg_8INTSTC_8B" id="structraspi__PCM__regs_1_1raspi__PCM__INTSTC__reg_8INTSTC_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PCM_regs::raspi_PCM_INTSTC_reg.INTSTC.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5a6fe711a4fee6a390b0c91d692c7d8b"></a>uint32_t</td>
<td class="fieldname">
TXW:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a81cd06db297b9cfab3499953ef7da185"></a>uint32_t</td>
<td class="fieldname">
RXR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a806959ee13b62c9a357b5b8e7152577a"></a>uint32_t</td>
<td class="fieldname">
TXERR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a09c12894f465b28957fc0d85f978df22"></a>uint32_t</td>
<td class="fieldname">
RXERR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:28</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PCM__regs_1_1raspi__PCM__GRAY__reg_8GRAY_8B" id="structraspi__PCM__regs_1_1raspi__PCM__GRAY__reg_8GRAY_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PCM_regs::raspi_PCM_GRAY_reg.GRAY.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaa85f1840e282d8a8304dbc2c0d7c9b2"></a>uint32_t</td>
<td class="fieldname">
EN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad22bcc369c956e87d0d2f12c364f204a"></a>uint32_t</td>
<td class="fieldname">
CLR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a26eed7f078fc015c5252f817059a6f9f"></a>uint32_t</td>
<td class="fieldname">
FLUSH:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdbeb9ba44e29d0618adcdbc80c9015"></a>uint32_t</td>
<td class="fieldname">
reserved0:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9f0a55c4ffadbae490d1d2b50e9b854f"></a>uint32_t</td>
<td class="fieldname">
RXLEVEL:6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aff474fcc8b5d42a6eeb8477e6c682370"></a>uint32_t</td>
<td class="fieldname">
FLUSHED:6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3e781ac8a922239ad9fb32d0be983ba6"></a>uint32_t</td>
<td class="fieldname">
RXFIFOLEVEL:6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02e5f0e2d4c465ad65440f54aea77390"></a>uint32_t</td>
<td class="fieldname">
reserved1:10</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__SPI0__regs_1_1raspi__SPI0__CS__reg_8CS_8B" id="structraspi__SPI0__regs_1_1raspi__SPI0__CS__reg_8CS_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_SPI0_regs::raspi_SPI0_CS_reg.CS.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8d7e99c73cd5a10adaaf4c9f9a520368"></a>uint32_t</td>
<td class="fieldname">
CS:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a19bb9e402f73729e04e716ecc2a2ad49"></a>uint32_t</td>
<td class="fieldname">
CPHA:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac37b2b840f91ff3bccdb5e0d16d84e61"></a>uint32_t</td>
<td class="fieldname">
CPOL:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a813461e0c58e7ad59a2fd83ca2237fec"></a>uint32_t</td>
<td class="fieldname">
CLEAR:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af11c5c106a61a50cb7ed67cbe66bcc7f"></a>uint32_t</td>
<td class="fieldname">
CSPOL:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a890a10788493e3d572586e991cd43543"></a>uint32_t</td>
<td class="fieldname">
TA:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7ed98d6e3984afc556a2fada0762b33e"></a>uint32_t</td>
<td class="fieldname">
DMAEN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a34bf47a7685d6f8c6f1943e2f33d558d"></a>uint32_t</td>
<td class="fieldname">
INTD:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a77760af01b35e8ef9e667145edb2fb13"></a>uint32_t</td>
<td class="fieldname">
INTR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5303c6e49028afa03db04abbdbfe435d"></a>uint32_t</td>
<td class="fieldname">
ADCS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a752e4d6a7e4e334e4771d6255b069462"></a>uint32_t</td>
<td class="fieldname">
REN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6dd2477cccabf8da7a1e050374b1be17"></a>uint32_t</td>
<td class="fieldname">
LEN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac2aee6bbab8a296e0a84290cc95ed17a"></a>uint32_t</td>
<td class="fieldname">
LMONO:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a83c6aa3a6879d0c223f1d89a5a476a2f"></a>uint32_t</td>
<td class="fieldname">
TE_EN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2ba22e58ca17bb728d522bba36cf8350"></a>uint32_t</td>
<td class="fieldname">
DONE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa153e2c27571301346a402b22e6f3bd1"></a>uint32_t</td>
<td class="fieldname">
RXD:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a039f69bf4c6e4a6b96df27b2e2a6cb3d"></a>uint32_t</td>
<td class="fieldname">
TXD:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a81cd06db297b9cfab3499953ef7da185"></a>uint32_t</td>
<td class="fieldname">
RXR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2457c7024298fd6e41ebab2829a5f922"></a>uint32_t</td>
<td class="fieldname">
RXF:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a17afa8758efb9a1a3c3ca148083cdd9d"></a>uint32_t</td>
<td class="fieldname">
CSPOL0:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac52e1a2c5f34b5c15ade069ce6ca4010"></a>uint32_t</td>
<td class="fieldname">
CSPOL1:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6d4989a83431122c6950b4fdc9ba6984"></a>uint32_t</td>
<td class="fieldname">
CSPOL2:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac0019a1df94f6a8127fc844567cb5cfb"></a>uint32_t</td>
<td class="fieldname">
DMA_LEN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad6b717c58f35b7ff0d4b62be3e1882cf"></a>uint32_t</td>
<td class="fieldname">
LEN_LONG:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:6</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__SPI0__regs_1_1raspi__SPI0__CLK__reg_8CLK_8B" id="structraspi__SPI0__regs_1_1raspi__SPI0__CLK__reg_8CLK_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_SPI0_regs::raspi_SPI0_CLK_reg.CLK.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2a9cc061728f694bb9a0a5a96208fbbf"></a>uint32_t</td>
<td class="fieldname">
CDIV:16</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:16</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__SPI0__regs_1_1raspi__SPI0__DLEN__reg_8DLEN_8B" id="structraspi__SPI0__regs_1_1raspi__SPI0__DLEN__reg_8DLEN_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_SPI0_regs::raspi_SPI0_DLEN_reg.DLEN.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6dd2477cccabf8da7a1e050374b1be17"></a>uint32_t</td>
<td class="fieldname">
LEN:16</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:16</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__SPI0__regs_1_1raspi__SPI0__LTOH__reg_8LTOH_8B" id="structraspi__SPI0__regs_1_1raspi__SPI0__LTOH__reg_8LTOH_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_SPI0_regs::raspi_SPI0_LTOH_reg.LTOH.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a19d97f78110d5bfc328c29d98c9d2a34"></a>uint32_t</td>
<td class="fieldname">
TOH:16</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:16</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__SPI0__regs_1_1raspi__SPI0__DC__reg_8DC_8B" id="structraspi__SPI0__regs_1_1raspi__SPI0__DC__reg_8DC_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_SPI0_regs::raspi_SPI0_DC_reg.DC.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a27d1d4ddbc770e11ef6e508eb3e9ac02"></a>uint32_t</td>
<td class="fieldname">
TDREQ:8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7e9105b27c51f1e8baf49472dadf9578"></a>uint32_t</td>
<td class="fieldname">
TPANIC:8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeca18c81da579423b6dbadd7f631151e"></a>uint32_t</td>
<td class="fieldname">
RDREQ:8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af2997c21401c27c09e1e8c654a98ccf9"></a>uint32_t</td>
<td class="fieldname">
RDPANIC:8</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__ST__regs_1_1raspi__ST__CS__reg_8CS_8B" id="structraspi__ST__regs_1_1raspi__ST__CS__reg_8CS_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_ST_regs::raspi_ST_CS_reg.CS.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8421ecd46f542e66c6233e12a8bb4278"></a>uint32_t</td>
<td class="fieldname">
M0:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af31e1eef20f64733a18c538073e78396"></a>uint32_t</td>
<td class="fieldname">
M1:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d8322530b67e2366e5b1ba67081ded9"></a>uint32_t</td>
<td class="fieldname">
M2:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af1c6eb6f4e48eb34ab40b2987d4976a8"></a>uint32_t</td>
<td class="fieldname">
M3:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:28</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__DR__reg_8DR_8B" id="structraspi__UART0__regs_1_1raspi__UART0__DR__reg_8DR_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_DR_reg.DR.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae44f9e348e41cb272efa87387728571b"></a>uint32_t</td>
<td class="fieldname">
DATA:8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6515f66056b8cbcaa61ca9e02efb3698"></a>uint32_t</td>
<td class="fieldname">
FE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3acf83834396fa1c878707132ead62b8"></a>uint32_t</td>
<td class="fieldname">
PE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad3dcf429c679f9af82eb9a3b31c4df44"></a>uint32_t</td>
<td class="fieldname">
BE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a00e099a387e46b6681e536b05f110339"></a>uint32_t</td>
<td class="fieldname">
OE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:20</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__RSRECR__reg_8RSRECR_8B" id="structraspi__UART0__regs_1_1raspi__UART0__RSRECR__reg_8RSRECR_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_RSRECR_reg.RSRECR.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6515f66056b8cbcaa61ca9e02efb3698"></a>uint32_t</td>
<td class="fieldname">
FE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3acf83834396fa1c878707132ead62b8"></a>uint32_t</td>
<td class="fieldname">
PE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad3dcf429c679f9af82eb9a3b31c4df44"></a>uint32_t</td>
<td class="fieldname">
BE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a00e099a387e46b6681e536b05f110339"></a>uint32_t</td>
<td class="fieldname">
OE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:28</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__FR__reg_8FR_8B" id="structraspi__UART0__regs_1_1raspi__UART0__FR__reg_8FR_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_FR_reg.FR.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae16433ffd3adc248f0ce2608a95c3c76"></a>uint32_t</td>
<td class="fieldname">
CTS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2f83cd74c1361769a936e39b22fdc603"></a>uint32_t</td>
<td class="fieldname">
DSR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac088ca02fc79a9512429ce5b84f66db9"></a>uint32_t</td>
<td class="fieldname">
DCD:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a802706a9238e2928077f97736854bad4"></a>uint32_t</td>
<td class="fieldname">
BUSY:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aac4de5eafb10e7eb0506d62a2064ce47"></a>uint32_t</td>
<td class="fieldname">
RXFE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1f24a94074a08f13dacad8795c9e5d85"></a>uint32_t</td>
<td class="fieldname">
TXFF:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a913e0ee5394ba9b0e89fd75d5bccb3d2"></a>uint32_t</td>
<td class="fieldname">
RXFF:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad68b0cacb5d109c23b819ed15a564f08"></a>uint32_t</td>
<td class="fieldname">
TXFE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2cffb802c2aa988d1e7f2c2c78284d62"></a>uint32_t</td>
<td class="fieldname">
RI:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:23</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__IBRD__reg_8IBRD_8B" id="structraspi__UART0__regs_1_1raspi__UART0__IBRD__reg_8IBRD_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_IBRD_reg.IBRD.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aff799d49c521f4bf7dd83fb6fa27ca0f"></a>uint32_t</td>
<td class="fieldname">
IBRD:16</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:16</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__FBRD__reg_8FBRD_8B" id="structraspi__UART0__regs_1_1raspi__UART0__FBRD__reg_8FBRD_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_FBRD_reg.FBRD.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4a3940a482cbe843ce0b6fefb938bf62"></a>uint32_t</td>
<td class="fieldname">
FBRD:6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:26</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__LCRH__reg_8LCRH_8B" id="structraspi__UART0__regs_1_1raspi__UART0__LCRH__reg_8LCRH_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_LCRH_reg.LCRH.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aec179e4b5a81ff1c9bf2978aec1513d5"></a>uint32_t</td>
<td class="fieldname">
BRK:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad3fa1aa45b9fe56e1fc1b558d8ed6678"></a>uint32_t</td>
<td class="fieldname">
PEN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac2c027d8c62500300145c3043546d4c6"></a>uint32_t</td>
<td class="fieldname">
EPS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab40d41eb843ca362bc7acbd80916d34c"></a>uint32_t</td>
<td class="fieldname">
STP2:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a066667c5a12e9991c2f2732f5ffc5990"></a>uint32_t</td>
<td class="fieldname">
FEN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0b2414481c4b8a0da0d3417f1fc62c6c"></a>uint32_t</td>
<td class="fieldname">
WLEN:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5835b8173f77ebe3e52b51c65a68c96b"></a>uint32_t</td>
<td class="fieldname">
SPS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:24</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__CR__reg_8CR_8B" id="structraspi__UART0__regs_1_1raspi__UART0__CR__reg_8CR_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_CR_reg.CR.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af216ec4a2c0b4914e3fe5bfbaef4d1cf"></a>uint32_t</td>
<td class="fieldname">
UARTEN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af53e0e2175c31027946fa6c4eaa0ddb9"></a>uint32_t</td>
<td class="fieldname">
SIREN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad7ee743c88b1f0ec707c90f020d163ef"></a>uint32_t</td>
<td class="fieldname">
SIRLP:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdbeb9ba44e29d0618adcdbc80c9015"></a>uint32_t</td>
<td class="fieldname">
reserved0:4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0c065a034baa328b18a8ec8a0e37e231"></a>uint32_t</td>
<td class="fieldname">
LBE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8ba9eff6d8c2c5ebe5665e8702315ae5"></a>uint32_t</td>
<td class="fieldname">
TXE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a830fd45de8a3e850b226566a84950d0d"></a>uint32_t</td>
<td class="fieldname">
RXE:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a13acbaa4be353a9e5cdfd95e7c8fee7c"></a>uint32_t</td>
<td class="fieldname">
DTR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a243653d8062248c551885f2a80f2f571"></a>uint32_t</td>
<td class="fieldname">
RTS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaef6d159db0f3abd16d71bbcfca52f62"></a>uint32_t</td>
<td class="fieldname">
OUT1:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a55a450a82433b918f14060339de5138d"></a>uint32_t</td>
<td class="fieldname">
OUT2:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7db1347bebd6bca376c9de7482ff9360"></a>uint32_t</td>
<td class="fieldname">
RTSEN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a544a738ed89cccc8546fee5b4fa778cb"></a>uint32_t</td>
<td class="fieldname">
CTSEN:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02e5f0e2d4c465ad65440f54aea77390"></a>uint32_t</td>
<td class="fieldname">
reserved1:16</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__IFLS__reg_8IFLS_8B" id="structraspi__UART0__regs_1_1raspi__UART0__IFLS__reg_8IFLS_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_IFLS_reg.IFLS.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af1542ecc1f83541fbf1de12dfcf9415c"></a>uint32_t</td>
<td class="fieldname">
TXIFLSEL:3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac8d9dca73ef0f800c21178b0807afe4b"></a>uint32_t</td>
<td class="fieldname">
RXIFLSEL:3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aff2e489b90a6b3d6b76f30f1d4b06884"></a>uint32_t</td>
<td class="fieldname">
TXIFPSEL:3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a661a2e23ff9904548e8e4dfb676a188e"></a>uint32_t</td>
<td class="fieldname">
RXIFPSEL:3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:20</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__IMSC__reg_8IMSC_8B" id="structraspi__UART0__regs_1_1raspi__UART0__IMSC__reg_8IMSC_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_IMSC_reg.IMSC.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae3d3089b76926f207fe44e812296ed09"></a>uint32_t</td>
<td class="fieldname">
RIMM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afb6339448b7e22a02e908393f7308b84"></a>uint32_t</td>
<td class="fieldname">
CTSMIM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a77adda771e04458097bfd8a51cd2480d"></a>uint32_t</td>
<td class="fieldname">
DCDMIM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f1d4f7bec6257277a89b447ba495d0f"></a>uint32_t</td>
<td class="fieldname">
DSRMIM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa4b51efa159916de7ff0a9e854cf5550"></a>uint32_t</td>
<td class="fieldname">
RXIM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a108d8b7dccb0f707eb7eb619bb83eec9"></a>uint32_t</td>
<td class="fieldname">
TXIM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad733c0a1d24394538dc41b2c47ec31ef"></a>uint32_t</td>
<td class="fieldname">
RTIM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac4e54802e34571ada18ac486eb0bb523"></a>uint32_t</td>
<td class="fieldname">
FEIM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4bfc3c8240adbce0544445521a8bce7a"></a>uint32_t</td>
<td class="fieldname">
PEIM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a11ebe35d1943335ae8352873438d285f"></a>uint32_t</td>
<td class="fieldname">
BEIM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac71bb72934ff49fb630978b395ee7d8d"></a>uint32_t</td>
<td class="fieldname">
OEIM:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:21</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__RIS__reg_8RIS_8B" id="structraspi__UART0__regs_1_1raspi__UART0__RIS__reg_8RIS_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_RIS_reg.RIS.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af84ec9388c397c7aae0b8eb3aed7cc45"></a>uint32_t</td>
<td class="fieldname">
RIRMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aee837b0901ee4963daa14932596212b8"></a>uint32_t</td>
<td class="fieldname">
CTSRMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4cc21c39aeb08616dff3561becc0040d"></a>uint32_t</td>
<td class="fieldname">
DCDRMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a57d9e3b07e6c893d5a02a96b6614bbff"></a>uint32_t</td>
<td class="fieldname">
DSRRMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae24a81c140b2cbdb169ac7b9676bc5b5"></a>uint32_t</td>
<td class="fieldname">
RXRIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8b892f62f406a92aee8b502c81ffd8a4"></a>uint32_t</td>
<td class="fieldname">
TXRIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acf461097d795278094da1a5c710e877b"></a>uint32_t</td>
<td class="fieldname">
RTRIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac5e3a22106ac407add4a47c3512ea35d"></a>uint32_t</td>
<td class="fieldname">
FERIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af5f8a956daf59fdedebb72ecfcd351dd"></a>uint32_t</td>
<td class="fieldname">
PERIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aee2452f18eda5da37700a675e34f1ad7"></a>uint32_t</td>
<td class="fieldname">
BERIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a823d2f2ce0ef9c7bd377cd752c8a0c1d"></a>uint32_t</td>
<td class="fieldname">
OERIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:21</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__MIS__reg_8MIS_8B" id="structraspi__UART0__regs_1_1raspi__UART0__MIS__reg_8MIS_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_MIS_reg.MIS.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5da7113e5b1abbf282f03b43613c5686"></a>uint32_t</td>
<td class="fieldname">
RIMMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a87ce75aa299eb11e0f86daf15772d8df"></a>uint32_t</td>
<td class="fieldname">
CTSMMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a40ba7e61426f70e844dc9d23099eb556"></a>uint32_t</td>
<td class="fieldname">
DCDMMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac01d35a2ceae63d095444e4bc7c079ac"></a>uint32_t</td>
<td class="fieldname">
DSRMMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5e6c935126bcfc5d86d7f8aa0990aa06"></a>uint32_t</td>
<td class="fieldname">
RXMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a28c7ff223e4b3821081d8b2e61fb9250"></a>uint32_t</td>
<td class="fieldname">
TXMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a516200de4f0e16c18104a5d3937c8781"></a>uint32_t</td>
<td class="fieldname">
RTMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a12da55d41be85aa5d6e9f7cb0b241ff0"></a>uint32_t</td>
<td class="fieldname">
FEMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae9bc85e90c44fc483c42a586a37eb1c3"></a>uint32_t</td>
<td class="fieldname">
PEMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9380415bc72ec9c80bc7c48ce8405352"></a>uint32_t</td>
<td class="fieldname">
BEMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aca6d716128250c26adb6687786046054"></a>uint32_t</td>
<td class="fieldname">
OEMIS:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:21</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__ICR__reg_8ICR_8B" id="structraspi__UART0__regs_1_1raspi__UART0__ICR__reg_8ICR_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_ICR_reg.ICR.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af0c16b80c7a1dba10853c953318252ff"></a>uint32_t</td>
<td class="fieldname">
RIMIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a04a79e12a55bb533efb4e6fe3c13743d"></a>uint32_t</td>
<td class="fieldname">
CTSMIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0b1e25da85d97505b76ca5f4968b94cd"></a>uint32_t</td>
<td class="fieldname">
DCDMIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1863ab0e4f80764f32e5c072567e47e4"></a>uint32_t</td>
<td class="fieldname">
DSRMIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa15c73ef934eba76be67cd0116579883"></a>uint32_t</td>
<td class="fieldname">
RXIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6033810dec8602ea527b9c8b5019d5f1"></a>uint32_t</td>
<td class="fieldname">
TXIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa4cc183ac5d6bbe6c9981a4459519394"></a>uint32_t</td>
<td class="fieldname">
RTIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a48aa79bf77c8aa038f2558867d5c4d0a"></a>uint32_t</td>
<td class="fieldname">
FEIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa8f34c1f606048792d23289de3aa5ac5"></a>uint32_t</td>
<td class="fieldname">
PEIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a74d607cdd54473f775d4df237ccb6d96"></a>uint32_t</td>
<td class="fieldname">
BEIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3c94ddfa70e62c3b4e964e6ff5119ad0"></a>uint32_t</td>
<td class="fieldname">
OEIC:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:21</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__ITCR__reg_8ITCR_8B" id="structraspi__UART0__regs_1_1raspi__UART0__ITCR__reg_8ITCR_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_ITCR_reg.ITCR.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1acfa395791d41cc2b72405392d2e542"></a>uint32_t</td>
<td class="fieldname">
ITCR0:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e4f1e364f59cafd39bac0bcadf58aaa"></a>uint32_t</td>
<td class="fieldname">
ITCR1:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:30</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__ITIP__reg_8ITIP_8B" id="structraspi__UART0__regs_1_1raspi__UART0__ITIP__reg_8ITIP_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_ITIP_reg.ITIP.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a917c703f3d3f656bc80a0b77d6e7438c"></a>uint32_t</td>
<td class="fieldname">
ITIP0:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdbeb9ba44e29d0618adcdbc80c9015"></a>uint32_t</td>
<td class="fieldname">
reserved0:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3bfc1a02ad7d2fa5d346bd2aa2423dee"></a>uint32_t</td>
<td class="fieldname">
ITIP3:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02e5f0e2d4c465ad65440f54aea77390"></a>uint32_t</td>
<td class="fieldname">
reserved1:28</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__ITOP__reg_8ITOP_8B" id="structraspi__UART0__regs_1_1raspi__UART0__ITOP__reg_8ITOP_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_ITOP_reg.ITOP.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="affba74b579f4d186177c3a5b13831d65"></a>uint32_t</td>
<td class="fieldname">
ITOP0:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdbeb9ba44e29d0618adcdbc80c9015"></a>uint32_t</td>
<td class="fieldname">
reserved0:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a99b160be8448d415f8952c9f8f169ff9"></a>uint32_t</td>
<td class="fieldname">
ITOP3:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02e5f0e2d4c465ad65440f54aea77390"></a>uint32_t</td>
<td class="fieldname">
reserved1:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa0cc665a356df96aca60fb05a36296ae"></a>uint32_t</td>
<td class="fieldname">
ITOP6:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a54cb153df7b66cfb6ca377acd2ef742c"></a>uint32_t</td>
<td class="fieldname">
ITOP7:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afd4443b631457644d6ebf3246770c834"></a>uint32_t</td>
<td class="fieldname">
ITOP8:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a93078391c43d19b42e056ad7d02c9bf2"></a>uint32_t</td>
<td class="fieldname">
ITOP9:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a674d2d48a41abc6a4a00ad4eb2028346"></a>uint32_t</td>
<td class="fieldname">
ITOP10:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a59229838609700875a95d68e11e62200"></a>uint32_t</td>
<td class="fieldname">
ITOP11:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adee1e5203945c2132525ef0d725c02d2"></a>uint32_t</td>
<td class="fieldname">
reserved2:20</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__UART0__regs_1_1raspi__UART0__TDR__reg_8TDR_8B" id="structraspi__UART0__regs_1_1raspi__UART0__TDR__reg_8TDR_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_UART0_regs::raspi_UART0_TDR_reg.TDR.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0b611e17e99c1a5b44e28d012b72ddeb"></a>uint32_t</td>
<td class="fieldname">
TDR10_0:11</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdbeb9ba44e29d0618adcdbc80c9015"></a>uint32_t</td>
<td class="fieldname">
reserved0:21</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__CM__reg_1_1raspi__CM__CTL__reg_8CTL_8B" id="structraspi__CM__reg_1_1raspi__CM__CTL__reg_8CTL_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_CM_reg::raspi_CM_CTL_reg.CTL.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a038bf1c4988273b7592db3c9df766327"></a>uint32_t</td>
<td class="fieldname">
SRC:4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afd9c175d9a59376250fb8048090ca92c"></a>uint32_t</td>
<td class="fieldname">
ENAB:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3986dd0914958ae2115e0ae7f10beef3"></a>uint32_t</td>
<td class="fieldname">
KILL:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdbeb9ba44e29d0618adcdbc80c9015"></a>uint32_t</td>
<td class="fieldname">
reserved0:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a802706a9238e2928077f97736854bad4"></a>uint32_t</td>
<td class="fieldname">
BUSY:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac49dea25c71cd4eb6e7930cc908b347d"></a>uint32_t</td>
<td class="fieldname">
FLIP:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6c01ce97b5633af213ca05c453b97ba8"></a>uint32_t</td>
<td class="fieldname">
MASH:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02e5f0e2d4c465ad65440f54aea77390"></a>uint32_t</td>
<td class="fieldname">
reserved1:13</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af8467b120f4ed91f94074a286113f10a"></a>uint32_t</td>
<td class="fieldname">
PASSWD:8</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__CM__reg_1_1raspi__CM__DIV__reg_8DIV_8B" id="structraspi__CM__reg_1_1raspi__CM__DIV__reg_8DIV_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_CM_reg::raspi_CM_DIV_reg.DIV.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8d924270701ec2b0ecde6715d271291f"></a>uint32_t</td>
<td class="fieldname">
DIVF:12</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad6e0206491ca2c479680b6a7b98162bc"></a>uint32_t</td>
<td class="fieldname">
DIVI:12</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af8467b120f4ed91f94074a286113f10a"></a>uint32_t</td>
<td class="fieldname">
PASSWD:8</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PM__regs_1_1raspi__PM__RSTC__reg_8RSTC_8B" id="structraspi__PM__regs_1_1raspi__PM__RSTC__reg_8RSTC_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PM_regs::raspi_PM_RSTC_reg.RSTC.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdbeb9ba44e29d0618adcdbc80c9015"></a>uint32_t</td>
<td class="fieldname">
reserved0:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4698031722c56ea497d4d73e98697190"></a>uint32_t</td>
<td class="fieldname">
RESET1:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02e5f0e2d4c465ad65440f54aea77390"></a>uint32_t</td>
<td class="fieldname">
reserved1:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeb080b31d1a8855b825e8da6568ae710"></a>uint32_t</td>
<td class="fieldname">
WRCFG:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adee1e5203945c2132525ef0d725c02d2"></a>uint32_t</td>
<td class="fieldname">
reserved2:2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afbb03951013fd5fa912d4a6ba4988fa3"></a>uint32_t</td>
<td class="fieldname">
RESET2:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a719e2f658f67de6b1db741ba7630ff5f"></a>uint32_t</td>
<td class="fieldname">
reserved3:15</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af8467b120f4ed91f94074a286113f10a"></a>uint32_t</td>
<td class="fieldname">
PASSWD:8</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PM__regs_1_1raspi__PM__RSTS__reg_8RSTS_8B" id="structraspi__PM__regs_1_1raspi__PM__RSTS__reg_8RSTS_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PM_regs::raspi_PM_RSTS_reg.RSTS.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af6aba2dc8d4502f992daa3cd92ee2488"></a>uint32_t</td>
<td class="fieldname">
HADDRQ:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abfcb6122e49cd999bff6e5b8a939b72e"></a>uint32_t</td>
<td class="fieldname">
HADDRF:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0e151e8042c92a3281ccd17980e1ebde"></a>uint32_t</td>
<td class="fieldname">
HADDRH:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1bdbeb9ba44e29d0618adcdbc80c9015"></a>uint32_t</td>
<td class="fieldname">
reserved0:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6a48d6bbd5b6e79f78f411416ae42309"></a>uint32_t</td>
<td class="fieldname">
HADWRQ:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab146439e49144b241211e98c01ea6df7"></a>uint32_t</td>
<td class="fieldname">
HADWRF:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aad06798d42bb165998db9be7db07b63e"></a>uint32_t</td>
<td class="fieldname">
HADWRH:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02e5f0e2d4c465ad65440f54aea77390"></a>uint32_t</td>
<td class="fieldname">
reserved1:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aec0e5abcaa3cd9a9f8532d86114361be"></a>uint32_t</td>
<td class="fieldname">
HADDSRQ:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a30ea35639d6c35e72eb0f71a36298f83"></a>uint32_t</td>
<td class="fieldname">
HADDSRF:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7139c1213dfe9a2f9ebfa3b1f95fb2cf"></a>uint32_t</td>
<td class="fieldname">
HADDSRH:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adee1e5203945c2132525ef0d725c02d2"></a>uint32_t</td>
<td class="fieldname">
reserved2:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae0b06e223670733aa7f458820cc8446d"></a>uint32_t</td>
<td class="fieldname">
HADPOR:1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a719e2f658f67de6b1db741ba7630ff5f"></a>uint32_t</td>
<td class="fieldname">
reserved3:19</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structraspi__PM__regs_1_1raspi__PM__WDOG__reg_8WDOG_8B" id="structraspi__PM__regs_1_1raspi__PM__WDOG__reg_8WDOG_8B"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_PM_regs::raspi_PM_WDOG_reg.WDOG.B</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aff8c6641f9703058283f9955683cadd1"></a>uint32_t</td>
<td class="fieldname">
TIME_SET:20</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f005c3fa691e77c52d3297cc2699072"></a>uint32_t</td>
<td class="fieldname">
reserved:4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af8467b120f4ed91f94074a286113f10a"></a>uint32_t</td>
<td class="fieldname">
PASSWD:8</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga67abbf95802540fe8d77bd8699b31b49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__registers.html#structraspi__SPI1__regs">raspi_SPI1_regs</a> <a class="el" href="group__registers.html#ga67abbf95802540fe8d77bd8699b31b49">raspi_SPI2_regs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auxillary mini SPI1 (= SPI2). </p>
<p>Register names have <code>AUX_SPI1_</code> prefix and <code>_REG</code> suffix stripped.</p>
<p>Unusable due to missing connections.</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1</th></tr>
<tr>
<td>SCLK </td><td>GPIO42 Alt4 (nc) </td></tr>
<tr>
<td>MOSI </td><td>GPIO41 Alt4 (nc) </td></tr>
<tr>
<td>MISO </td><td>GPIO40 Alt4 (R21) </td></tr>
<tr>
<td>CE0_N </td><td>GPIO43 Alt4 (nc) </td></tr>
<tr>
<td>CE1_N </td><td>GPIO44 Alt4 (nc) </td></tr>
<tr>
<td>CE2_N </td><td>GPIO45 Alt4 (R27) </td></tr>
</table>

</div>
</div>
<a class="anchor" id="gae550916ced8d7e688ed13849ca6bfd6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__registers.html#structraspi__BSC0__regs">raspi_BSC0_regs</a> <a class="el" href="group__registers.html#gae550916ced8d7e688ed13849ca6bfd6b">raspi_BSC1_regs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BSC1 (I2C1) master. </p>
<p>Standard mapping: P1-03/P1-05.</p>
<table class="doxtable">
<tr>
<th>Signal </th><th>Mapping 1 </th><th>Mapping 2</th></tr>
<tr>
<td>SDA </td><td>GPIO2 Alt0 (P1-03) </td><td>GPIO44 Alt2 (nc) </td></tr>
<tr>
<td>SCL </td><td>GPIO3 Alt0 (P1-05) </td><td>GPIO45 Alt2 (R27) </td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaaf3e72389bea336081672b8fcef080b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__registers.html#structraspi__BSC0__regs">raspi_BSC0_regs</a> <a class="el" href="group__registers.html#gaaf3e72389bea336081672b8fcef080b1">raspi_BSC2_regs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BSC2 (I2C2) master. </p>
<p>Unusable due to being part of the HDMI interface. </p>

</div>
</div>
<a class="anchor" id="gacee7dfba5f0866f6f40b60bb03bf8aa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__registers.html#structraspi__DMA15__regs">raspi_DMA15_regs</a> raspi_DMA_regs[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channels 0-14. </p>
<p>No external signals. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jan 17 2014 13:19:42 for RasPi Direct Hardware Access by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
