// Seed: 1913158457
module module_0 (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[1'd0] = 1;
  always disable id_4;
  always @(id_1);
endmodule
module module_1 #(
    parameter id_6 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output tri0 id_10;
  output wire id_9;
  inout wire id_8;
  output tri0 id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 'b0 : 1] id_12;
  assign id_9 = id_6;
  logic id_13;
  logic id_14;
  assign id_7 = id_13;
  assign id_7 = 1;
  wire id_15 = id_6;
  localparam id_16 = 1;
  wire id_17;
  wire id_18;
  assign id_17 = id_6;
  logic id_19 = id_16;
  assign id_10 = 1;
  logic id_20;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_13
  );
  always @(negedge -1 or posedge id_15);
  assign id_13[-1] = 1;
  wire [1 'b0 |  id_6  < "" : -1] id_21;
endmodule
