INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/HoldGenerate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HoldGenerate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/HoldGenerate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HoldGenerate_tb
