{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425775543831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425775543832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 07 20:45:43 2015 " "Processing started: Sat Mar 07 20:45:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425775543832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425775543832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TB_mp -c TB_mp " "Command: quartus_map --read_settings_files=on --write_settings_files=off TB_mp -c TB_mp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425775543832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1425775544107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "MainMemory.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/MainMemory.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544598 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "MainMemory.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/MainMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behv " "Found design unit 1: alu-behv" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544601 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bigmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bigmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigmux-behv " "Found design unit 1: bigmux-behv" {  } { { "bigmux.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/bigmux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544603 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigmux " "Found entity 1: bigmux" {  } { { "bigmux.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/bigmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Found design unit 1: controller-fsm" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544606 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_unit-struct " "Found design unit 1: ctrl_unit-struct" {  } { { "ctrl_unit.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/ctrl_unit.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544609 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/ctrl_unit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/datapath.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544612 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/datapath.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behv " "Found design unit 1: IR-behv" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544614 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behv " "Found design unit 1: memory-behv" {  } { { "memory.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544616 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/memory.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessor-structure " "Found design unit 1: microprocessor-structure" {  } { { "microprocessor.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/microprocessor.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544619 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/microprocessor.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obuf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obuf-behv " "Found design unit 1: obuf-behv" {  } { { "obuf.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/obuf.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544621 ""} { "Info" "ISGN_ENTITY_NAME" "1 obuf " "Found entity 1: obuf" {  } { { "obuf.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/obuf.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behv " "Found design unit 1: PC-behv" {  } { { "PC.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/PC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544624 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/PC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behv " "Found design unit 1: reg_file-behv" {  } { { "reg_file.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/reg_file.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544626 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/reg_file.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smallmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smallmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smallmux-behv " "Found design unit 1: smallmux-behv" {  } { { "smallmux.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/smallmux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544628 ""} { "Info" "ISGN_ENTITY_NAME" "1 smallmux " "Found entity 1: smallmux" {  } { { "smallmux.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/smallmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_MP-behv " "Found design unit 1: TB_MP-behv" {  } { { "TB_mp.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/TB_mp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544631 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_MP " "Found entity 1: TB_MP" {  } { { "TB_mp.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/TB_mp.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mp_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP_lib " "Found design unit 1: MP_lib" {  } { { "MP_lib.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/MP_lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544633 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MP_lib-body " "Found design unit 2: MP_lib-body" {  } { { "MP_lib.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/MP_lib.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775544633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775544633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425775544893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:Unit0 " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:Unit0\"" {  } { { "microprocessor.vhd" "Unit0" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/microprocessor.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller ctrl_unit:Unit0\|controller:U0 " "Elaborating entity \"controller\" for hierarchy \"ctrl_unit:Unit0\|controller:U0\"" {  } { { "ctrl_unit.vhd" "U0" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/ctrl_unit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC ctrl_unit:Unit0\|PC:U1 " "Elaborating entity \"PC\" for hierarchy \"ctrl_unit:Unit0\|PC:U1\"" {  } { { "ctrl_unit.vhd" "U1" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/ctrl_unit.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR ctrl_unit:Unit0\|IR:U2 " "Elaborating entity \"IR\" for hierarchy \"ctrl_unit:Unit0\|IR:U2\"" {  } { { "ctrl_unit.vhd" "U2" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/ctrl_unit.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544930 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRout IR.vhd(25) " "VHDL Process Statement warning at IR.vhd(25): inferring latch(es) for signal or variable \"IRout\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dir_addr IR.vhd(25) " "VHDL Process Statement warning at IR.vhd(25): inferring latch(es) for signal or variable \"dir_addr\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[0\] IR.vhd(25) " "Inferred latch for \"dir_addr\[0\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[1\] IR.vhd(25) " "Inferred latch for \"dir_addr\[1\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[2\] IR.vhd(25) " "Inferred latch for \"dir_addr\[2\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[3\] IR.vhd(25) " "Inferred latch for \"dir_addr\[3\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[4\] IR.vhd(25) " "Inferred latch for \"dir_addr\[4\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[5\] IR.vhd(25) " "Inferred latch for \"dir_addr\[5\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[6\] IR.vhd(25) " "Inferred latch for \"dir_addr\[6\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[7\] IR.vhd(25) " "Inferred latch for \"dir_addr\[7\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[8\] IR.vhd(25) " "Inferred latch for \"dir_addr\[8\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[9\] IR.vhd(25) " "Inferred latch for \"dir_addr\[9\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[10\] IR.vhd(25) " "Inferred latch for \"dir_addr\[10\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[11\] IR.vhd(25) " "Inferred latch for \"dir_addr\[11\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544931 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[12\] IR.vhd(25) " "Inferred latch for \"dir_addr\[12\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[13\] IR.vhd(25) " "Inferred latch for \"dir_addr\[13\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[14\] IR.vhd(25) " "Inferred latch for \"dir_addr\[14\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[15\] IR.vhd(25) " "Inferred latch for \"dir_addr\[15\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[0\] IR.vhd(25) " "Inferred latch for \"IRout\[0\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[1\] IR.vhd(25) " "Inferred latch for \"IRout\[1\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[2\] IR.vhd(25) " "Inferred latch for \"IRout\[2\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[3\] IR.vhd(25) " "Inferred latch for \"IRout\[3\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[4\] IR.vhd(25) " "Inferred latch for \"IRout\[4\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[5\] IR.vhd(25) " "Inferred latch for \"IRout\[5\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[6\] IR.vhd(25) " "Inferred latch for \"IRout\[6\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[7\] IR.vhd(25) " "Inferred latch for \"IRout\[7\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[8\] IR.vhd(25) " "Inferred latch for \"IRout\[8\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[9\] IR.vhd(25) " "Inferred latch for \"IRout\[9\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[10\] IR.vhd(25) " "Inferred latch for \"IRout\[10\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[11\] IR.vhd(25) " "Inferred latch for \"IRout\[11\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[12\] IR.vhd(25) " "Inferred latch for \"IRout\[12\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544932 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[13\] IR.vhd(25) " "Inferred latch for \"IRout\[13\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544933 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[14\] IR.vhd(25) " "Inferred latch for \"IRout\[14\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544933 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[15\] IR.vhd(25) " "Inferred latch for \"IRout\[15\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544933 "|microprocessor|ctrl_unit:Unit0|IR:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigmux ctrl_unit:Unit0\|bigmux:U3 " "Elaborating entity \"bigmux\" for hierarchy \"ctrl_unit:Unit0\|bigmux:U3\"" {  } { { "ctrl_unit.vhd" "U3" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/ctrl_unit.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Unit1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:Unit1\"" {  } { { "microprocessor.vhd" "Unit1" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/microprocessor.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallmux datapath:Unit1\|smallmux:U1 " "Elaborating entity \"smallmux\" for hierarchy \"datapath:Unit1\|smallmux:U1\"" {  } { { "datapath.vhd" "U1" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/datapath.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:Unit1\|reg_file:U2 " "Elaborating entity \"reg_file\" for hierarchy \"datapath:Unit1\|reg_file:U2\"" {  } { { "datapath.vhd" "U2" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/datapath.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544941 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_rf reg_file.vhd(43) " "VHDL Process Statement warning at reg_file.vhd(43): signal \"tmp_rf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/reg_file.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425775544944 "|microprocessor|datapath:Unit1|reg_file:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:Unit1\|alu:U3 " "Elaborating entity \"alu\" for hierarchy \"datapath:Unit1\|alu:U3\"" {  } { { "datapath.vhd" "U3" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/datapath.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544945 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_result alu.vhd(42) " "VHDL Process Statement warning at alu.vhd(42): signal \"mult_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425775544946 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_tmp alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable \"alu_tmp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1425775544946 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mult_result alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable \"mult_result\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1425775544946 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[0\] alu.vhd(33) " "Inferred latch for \"mult_result\[0\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544946 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[1\] alu.vhd(33) " "Inferred latch for \"mult_result\[1\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[2\] alu.vhd(33) " "Inferred latch for \"mult_result\[2\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[3\] alu.vhd(33) " "Inferred latch for \"mult_result\[3\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[4\] alu.vhd(33) " "Inferred latch for \"mult_result\[4\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[5\] alu.vhd(33) " "Inferred latch for \"mult_result\[5\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[6\] alu.vhd(33) " "Inferred latch for \"mult_result\[6\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[7\] alu.vhd(33) " "Inferred latch for \"mult_result\[7\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[8\] alu.vhd(33) " "Inferred latch for \"mult_result\[8\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[9\] alu.vhd(33) " "Inferred latch for \"mult_result\[9\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[10\] alu.vhd(33) " "Inferred latch for \"mult_result\[10\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[11\] alu.vhd(33) " "Inferred latch for \"mult_result\[11\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[12\] alu.vhd(33) " "Inferred latch for \"mult_result\[12\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[13\] alu.vhd(33) " "Inferred latch for \"mult_result\[13\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[14\] alu.vhd(33) " "Inferred latch for \"mult_result\[14\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_result\[15\] alu.vhd(33) " "Inferred latch for \"mult_result\[15\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[0\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[0\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[1\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[1\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544947 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[2\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[2\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[3\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[3\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[4\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[4\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[5\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[5\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[6\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[6\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[7\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[7\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[8\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[8\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[9\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[9\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[10\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[10\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[11\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[11\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[12\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[12\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[13\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[13\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[14\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[14\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_tmp\[15\] alu.vhd(33) " "Inferred latch for \"alu_tmp\[15\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425775544948 "|microprocessor|datapath:Unit1|alu:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obuf datapath:Unit1\|obuf:U4 " "Elaborating entity \"obuf\" for hierarchy \"datapath:Unit1\|obuf:U4\"" {  } { { "datapath.vhd" "U4" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/datapath.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MainMemory:Unit2 " "Elaborating entity \"MainMemory\" for hierarchy \"MainMemory:Unit2\"" {  } { { "microprocessor.vhd" "Unit2" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/microprocessor.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MainMemory:Unit2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MainMemory:Unit2\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "altsyncram_component" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/MainMemory.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775544985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainMemory:Unit2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MainMemory:Unit2\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/MainMemory.vhd" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainMemory:Unit2\|altsyncram:altsyncram_component " "Instantiated megafunction \"MainMemory:Unit2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file m9k_mem.hex " "Parameter \"init_file\" = \"m9k_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545003 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/MainMemory.vhd" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425775545003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fos3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fos3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fos3 " "Found entity 1: altsyncram_fos3" {  } { { "db/altsyncram_fos3.tdf" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/db/altsyncram_fos3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775545070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775545070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fos3 MainMemory:Unit2\|altsyncram:altsyncram_component\|altsyncram_fos3:auto_generated " "Elaborating entity \"altsyncram_fos3\" for hierarchy \"MainMemory:Unit2\|altsyncram:altsyncram_component\|altsyncram_fos3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775545071 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:Unit1\|alu:U3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:Unit1\|alu:U3\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425775546033 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1425775546033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:Unit1\|alu:U3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:Unit1\|alu:U3\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425775546068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:Unit1\|alu:U3\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:Unit1\|alu:U3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546069 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425775546069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425775546129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425775546129 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|IRout\[0\] ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[0\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|dir_addr\[8\] ctrl_unit:Unit0\|IR:U2\|IRout\[8\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[8\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[8\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|IRout\[1\] ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[1\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|dir_addr\[9\] ctrl_unit:Unit0\|IR:U2\|IRout\[9\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[9\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[9\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|IRout\[2\] ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[2\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|dir_addr\[10\] ctrl_unit:Unit0\|IR:U2\|IRout\[10\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[10\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[10\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|IRout\[3\] ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[3\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|dir_addr\[11\] ctrl_unit:Unit0\|IR:U2\|IRout\[11\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[11\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[11\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|IRout\[4\] ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[4\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|IRout\[5\] ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[5\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|IRout\[6\] ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[6\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctrl_unit:Unit0\|IR:U2\|IRout\[7\] ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\] " "Duplicate LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|IRout\[7\]\" merged with LATCH primitive \"ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425775546532 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1425775546532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[0\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546534 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[1\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546534 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[2\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546534 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[3\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546534 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[4\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546534 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[5\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546535 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[6\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546535 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[7\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546535 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[8\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546535 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[9\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546535 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[10\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546535 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[11\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546535 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[12\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546536 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[13\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546536 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[14\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546536 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Unit1\|alu:U3\|alu_tmp\[15\] " "Latch datapath:Unit1\|alu:U3\|alu_tmp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425775546536 ""}  } { { "alu.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/alu.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425775546536 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 81 -1 0 } } { "controller.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/controller.vhd" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1425775546540 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1425775546540 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D_immd_bus\[12\] GND " "Pin \"D_immd_bus\[12\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/microprocessor.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425775546718 "|microprocessor|D_immd_bus[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_immd_bus\[13\] GND " "Pin \"D_immd_bus\[13\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/microprocessor.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425775546718 "|microprocessor|D_immd_bus[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_immd_bus\[14\] GND " "Pin \"D_immd_bus\[14\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/microprocessor.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425775546718 "|microprocessor|D_immd_bus[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_immd_bus\[15\] GND " "Pin \"D_immd_bus\[15\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/Users/user/Downloads/ECE3242_SetCaching/Microprocessor_EnhancedSystem/microprocessor.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425775546718 "|microprocessor|D_immd_bus[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1425775546718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425775547204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425775547204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1370 " "Implemented 1370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425775547336 ""} { "Info" "ICUT_CUT_TM_OPINS" "400 " "Implemented 400 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425775547336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "950 " "Implemented 950 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425775547336 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1425775547336 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1425775547336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425775547336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425775547361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 07 20:45:47 2015 " "Processing ended: Sat Mar 07 20:45:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425775547361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425775547361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425775547361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425775547361 ""}
