#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jul  2 16:33:29 2024
# Process ID: 15475
# Current directory: /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/lenet5_lenet5_0_synth_1
# Command line: vivado -log lenet5_lenet5_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lenet5_lenet5_0.tcl
# Log file: /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/lenet5_lenet5_0_synth_1/lenet5_lenet5_0.vds
# Journal file: /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/lenet5_lenet5_0_synth_1/vivado.jou
# Running On: train18, OS: Linux, CPU Frequency: 3199.902 MHz, CPU Physical cores: 4, Host memory: 16610 MB
#-----------------------------------------------------------
source lenet5_lenet5_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.449 ; gain = 5.992 ; free physical = 2052 ; free virtual = 14327
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/iplib/bfm_axi_if.z7'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top lenet5_lenet5_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2722.598 ; gain = 0.000 ; free physical = 1670 ; free virtual = 9394
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_lenet5_0/synth/lenet5_lenet5_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'lenet5' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5.v:12]
INFO: [Synth 8-6157] synthesizing module 'lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W' (1#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W' (2#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W' (3#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_p2_out_data_RAM_AUTO_1R1W' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_p2_out_data_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_p2_out_data_RAM_AUTO_1R1W' (4#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_p2_out_data_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_f1_out_data_RAM_AUTO_1R1W' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_f1_out_data_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_f1_out_data_RAM_AUTO_1R1W' (5#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_f1_out_data_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_f2_out_data_RAM_AUTO_1R1W' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_f2_out_data_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_f2_out_data_RAM_AUTO_1R1W' (6#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_f2_out_data_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Convolution2d_float_s' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R' (7#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:106]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:107]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:108]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:109]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:110]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:111]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:112]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:113]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:114]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:115]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:116]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:117]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:118]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R' (8#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_flow_control_loop_pipe_sequential_init' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_flow_control_loop_pipe_sequential_init' (9#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' (10#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (11#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Convolution2d_float_s' (12#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Pooling2dMax_float_1_0_1036831949u_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Pooling2dMax_float_1_0_1036831949u_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_3ns_10ns_5ns_12_4_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_3ns_10ns_5ns_12_4_1_DSP48_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_3ns_10ns_5ns_12_4_1_DSP48_0' (13#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_3ns_10ns_5ns_12_4_1' (14#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Pooling2dMax_float_1_0_1036831949u_1' (15#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Pooling2dMax_float_1_0_1036831949u_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Convolution2d_float_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R' (16#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3' (17#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.v:6]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.v:64]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.v:65]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.v:66]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.v:67]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.v:68]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.v:69]
INFO: [Synth 8-3876] $readmem data file './lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.v:70]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb' (18#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fadd_32ns_32ns_32_5_full_dsp_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/ip/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (19#1) [/tools/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip' (38#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/ip/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fadd_32ns_32ns_32_5_full_dsp_1' (39#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fmul_32ns_32ns_32_4_max_dsp_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/ip/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip' (47#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/ip/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fmul_32ns_32ns_32_4_max_dsp_1' (48#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_3ns_8ns_4ns_10_4_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_3ns_8ns_4ns_10_4_1_DSP48_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_3ns_8ns_4ns_10_4_1_DSP48_1' (49#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_3ns_8ns_4ns_10_4_1' (50#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_3ns_5ns_12ns_12_4_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_3ns_5ns_12ns_12_4_1_DSP48_2' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_3ns_5ns_12ns_12_4_1_DSP48_2' (51#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_3ns_5ns_12ns_12_4_1' (52#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6' (53#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mul_4ns_8ns_11_1_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mul_4ns_8ns_11_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mul_4ns_8ns_11_1_1' (54#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mul_4ns_8ns_11_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Convolution2d_float_1' (55#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Convolution2d_float_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_Pooling2dMax_float_1_0_1036831949u_s' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Pooling2dMax_float_1_0_1036831949u_s.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_5ns_7ns_4ns_11_4_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_5ns_7ns_4ns_11_4_1_DSP48_3' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_5ns_7ns_4ns_11_4_1_DSP48_3' (56#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_5ns_7ns_4ns_11_4_1' (57#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_Pooling2dMax_float_1_0_1036831949u_s' (58#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_Pooling2dMax_float_1_0_1036831949u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R' (59#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R' (60#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_7ns_9ns_9ns_16_4_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_7ns_9ns_9ns_16_4_1_DSP48_4' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_7ns_9ns_9ns_16_4_1_DSP48_4' (61#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_7ns_9ns_9ns_16_4_1' (62#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2' (63#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R' (64#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R' (65#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26' (66#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R' (67#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R.dat' is read successfully [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R' (68#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_4ns_7ns_7ns_10_4_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_5' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_5' (69#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_4ns_7ns_7ns_10_4_1' (70#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27' (71#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenet5_control_s_axi' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_control_s_axi.v:207]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_control_s_axi.v:259]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_control_s_axi' (72#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_write' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_fifo' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_fifo' (73#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_reg_slice' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_reg_slice' (74#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_fifo__parameterized0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_fifo__parameterized0' (74#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_buffer' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_buffer' (75#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_fifo__parameterized1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_fifo__parameterized1' (75#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_fifo__parameterized2' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_fifo__parameterized2' (75#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_write' (76#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_read' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_buffer__parameterized0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_buffer__parameterized0' (76#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_reg_slice__parameterized0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_reg_slice__parameterized0' (76#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_read' (77#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'lenet5_data_m_axi_throttle' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi_throttle' (78#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_data_m_axi' (79#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_data_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/ip/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (83#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/ip/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1' (84#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenet5' (85#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5.v:12]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_0' (86#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_lenet5_0/synth/lenet5_lenet5_0.v:59]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module lenet5_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2758.449 ; gain = 35.852 ; free physical = 1497 ; free virtual = 9867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 2767.352 ; gain = 44.754 ; free physical = 1407 ; free virtual = 9777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 2767.352 ; gain = 44.754 ; free physical = 1407 ; free virtual = 9777
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 2767.352 ; gain = 0.000 ; free physical = 1344 ; free virtual = 9715
INFO: [Netlist 29-17] Analyzing 1640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_lenet5_0/constraints/lenet5_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_lenet5_0/constraints/lenet5_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/lenet5_lenet5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/lenet5_lenet5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2938.086 ; gain = 0.000 ; free physical = 1534 ; free virtual = 9972
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FDE => FDRE: 39 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2962.898 ; gain = 24.812 ; free physical = 1651 ; free virtual = 10089
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 2962.902 ; gain = 240.305 ; free physical = 1810 ; free virtual = 10242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 2962.902 ; gain = 240.305 ; free physical = 1810 ; free virtual = 10242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/lenet5_lenet5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 2962.902 ; gain = 240.305 ; free physical = 1810 ; free virtual = 10242
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'lenet5_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'lenet5_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lenet5_data_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lenet5_data_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'lenet5_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'lenet5_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lenet5_data_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lenet5_data_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:45 . Memory (MB): peak = 2962.902 ; gain = 240.305 ; free physical = 3638 ; free virtual = 12355
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'lenet5_fadd_32ns_32ns_32_5_full_dsp_1:/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'lenet5_fadd_32ns_32ns_32_5_full_dsp_1:/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'lenet5_fadd_32ns_32ns_32_5_full_dsp_1:/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fadd_32ns_32ns_32_5_full_dsp_1:/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet5_fadd_32ns_32ns_32_5_full_dsp_1:/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fadd_32ns_32ns_32_5_full_dsp_1:/lenet5_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet5_fmul_32ns_32ns_32_4_max_dsp_1:/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fmul_32ns_32ns_32_4_max_dsp_1:/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet5_fmul_32ns_32ns_32_4_max_dsp_1:/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fmul_32ns_32ns_32_4_max_dsp_1:/lenet5_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1:/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1:/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1:/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1:/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1:/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1:/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1:/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fcmp_32ns_32ns_1_2_no_dsp_1:/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_5ns_12ns_12_4_1_U83/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_5ns_12ns_12_4_1_U83/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_5ns_12ns_12_4_1_U83/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_5ns_12ns_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_8ns_4ns_10_4_1_U82/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_8ns_4ns_10_4_1_U82/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_8ns_4ns_10_4_1_U82/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_8ns_4ns_10_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_10ns_5ns_12_4_1_U49/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_10ns_5ns_12_4_1_U49/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_10ns_5ns_12_4_1_U49/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_3ns_10ns_5ns_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_7ns_4ns_11_4_1_U104/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_7ns_4ns_11_4_1_U104/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_7ns_4ns_11_4_1_U104/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_5ns_7ns_4ns_11_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_9ns_9ns_16_4_1_U111/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_9ns_9ns_16_4_1_U111/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7ns_9ns_9ns_16_4_1_U111/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_7ns_9ns_9ns_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_7ns_7ns_10_4_1_U126/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_7ns_7ns_10_4_1_U126/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_7ns_7ns_10_4_1_U126/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_5_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ipshared/0c9d/hdl/verilog/lenet5_mac_muladd_4ns_7ns_7ns_10_4_1.v:30]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__11.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module lenet5_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module lenet5_control_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:04:06 . Memory (MB): peak = 2993.098 ; gain = 270.500 ; free physical = 4069 ; free virtual = 12536
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 401, Available = 280. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:55 ; elapsed = 00:05:56 . Memory (MB): peak = 3243.012 ; gain = 520.414 ; free physical = 3801 ; free virtual = 12342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:12 ; elapsed = 00:07:13 . Memory (MB): peak = 3458.086 ; gain = 735.488 ; free physical = 3759 ; free virtual = 12302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q9_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q9_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q9_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q9_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q9_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q9_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q9_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q9_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q5_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q5_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q5_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q5_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q5_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q5_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q5_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q5_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q12_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q12_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q12_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q12_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q10_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/conv2_weight_U/q10_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/c1_out_data_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/c1_out_data_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/c1_out_data_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/c1_out_data_U/ram0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/c1_out_data_U/ram0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/c1_out_data_U/ram0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/c1_out_data_U/ram0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/c1_out_data_U/ram0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:04 ; elapsed = 00:08:08 . Memory (MB): peak = 3523.988 ; gain = 801.391 ; free physical = 3613 ; free virtual = 12197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:19 ; elapsed = 00:08:24 . Memory (MB): peak = 3523.992 ; gain = 801.395 ; free physical = 3309 ; free virtual = 11901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:19 ; elapsed = 00:08:24 . Memory (MB): peak = 3523.992 ; gain = 801.395 ; free physical = 3308 ; free virtual = 11900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:29 ; elapsed = 00:08:34 . Memory (MB): peak = 3523.992 ; gain = 801.395 ; free physical = 3265 ; free virtual = 11862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:31 ; elapsed = 00:08:36 . Memory (MB): peak = 3523.992 ; gain = 801.395 ; free physical = 3289 ; free virtual = 11886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:33 ; elapsed = 00:08:38 . Memory (MB): peak = 3523.992 ; gain = 801.395 ; free physical = 3274 ; free virtual = 11871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:33 ; elapsed = 00:08:39 . Memory (MB): peak = 3523.992 ; gain = 801.395 ; free physical = 3260 ; free virtual = 11857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   259|
|2     |DSP48E1   |    72|
|11    |LUT1      |   128|
|12    |LUT2      |  1020|
|13    |LUT3      |  2853|
|14    |LUT4      |  3656|
|15    |LUT5      |  3656|
|16    |LUT6      | 15273|
|17    |MUXCY     |  1149|
|18    |MUXF7     |  3392|
|19    |MUXF8     |   983|
|20    |RAM128X1D |   672|
|21    |RAM128X1S |    32|
|22    |RAM16X1D  |    64|
|23    |RAM16X1S  |   160|
|24    |RAM256X1S |    32|
|25    |RAM32X1S  |    32|
|26    |RAM64M    |  2849|
|27    |RAM64X1D  |    32|
|28    |RAM64X1S  |    64|
|29    |RAMB18E1  |     3|
|31    |RAMB36E1  |   121|
|117   |SRL16E    |   633|
|118   |SRLC32E   |  1028|
|119   |XORCY     |   325|
|120   |FDE       |    39|
|121   |FDRE      | 17081|
|122   |FDSE      |    53|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:34 ; elapsed = 00:08:39 . Memory (MB): peak = 3523.992 ; gain = 801.395 ; free physical = 3260 ; free virtual = 11857
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:18 ; elapsed = 00:08:19 . Memory (MB): peak = 3523.992 ; gain = 605.844 ; free physical = 3325 ; free virtual = 11922
Synthesis Optimization Complete : Time (s): cpu = 00:07:34 ; elapsed = 00:08:39 . Memory (MB): peak = 3523.996 ; gain = 801.395 ; free physical = 3325 ; free virtual = 11922
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3523.996 ; gain = 0.000 ; free physical = 7353 ; free virtual = 16031
INFO: [Netlist 29-17] Analyzing 10280 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3523.996 ; gain = 0.000 ; free physical = 7228 ; free virtual = 15992
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4290 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 314 instances
  FDE => FDRE: 39 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 672 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 32 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM16X1S => RAM32X1S (RAMS32): 160 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2849 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 64 instances

Synth Design complete, checksum: e9f93eff
INFO: [Common 17-83] Releasing license: Synthesis
274 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:06 ; elapsed = 00:09:38 . Memory (MB): peak = 3523.996 ; gain = 801.547 ; free physical = 7671 ; free virtual = 16435
INFO: [Common 17-1381] The checkpoint '/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/lenet5_lenet5_0_synth_1/lenet5_lenet5_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3556.012 ; gain = 32.016 ; free physical = 7646 ; free virtual = 16442
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3556.012 ; gain = 0.000 ; free physical = 7586 ; free virtual = 16445
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP lenet5_lenet5_0, cache-ID = aa5413e5b346edfd
INFO: [Coretcl 2-1174] Renamed 1474 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/lenet5_lenet5_0_synth_1/lenet5_lenet5_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3556.012 ; gain = 0.000 ; free physical = 7572 ; free virtual = 16443
INFO: [runtcl-4] Executing : report_utilization -file lenet5_lenet5_0_utilization_synth.rpt -pb lenet5_lenet5_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3556.012 ; gain = 0.000 ; free physical = 7484 ; free virtual = 16432
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 16:44:26 2024...
