C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis   -part A3PN250  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\synlog\report\top_level_fpga_mapper.xml  -top_level_module  work.top_level  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.edn   -freq 100.000   C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\synwork\top_level_prem.srd  -sap  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.sap  -otap  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.tap  -omap  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.sap  -ologparam  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\syntmp\top_level.plg  -osyn  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srm  -prjdir  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\  -prjname  top_level_syn  -log  C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\synlog\top_level_fpga_mapper.srr 
relcom:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3PN250 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\top_level_fpga_mapper.xml -top_level_module work.top_level -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\top_level.edn -freq 100.000 ..\synwork\top_level_prem.srd -sap ..\top_level.sap -otap ..\top_level.tap -omap ..\top_level.map -devicelib ..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\top_level.sap -ologparam top_level.plg -osyn ..\top_level.srm -prjdir ..\ -prjname top_level_syn -log ..\synlog\top_level_fpga_mapper.srr
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1656435222|size:2320|exec:0|csum:
file:..\top_level.edn|io:o|time:1656435225|size:177184|exec:0|csum:
file:..\synwork\top_level_prem.srd|io:i|time:1656435223|size:18560|exec:0|csum:1C82C63112C064A798D766D5FF4917E5
file:..\top_level.sap|io:o|time:1656435223|size:1018|exec:0|csum:
file:..\top_level.tap|io:o|time:0|size:0|exec:0|csum:
file:..\top_level.map|io:o|time:1656435225|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1509041888|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\top_level.sap|io:o|time:1656435223|size:1018|exec:0|csum:
file:top_level.plg|io:o|time:1656435225|size:494|exec:0|csum:
file:..\top_level.srm|io:o|time:1656435225|size:70779|exec:0|csum:
file:..\synlog\top_level_fpga_mapper.srr|io:o|time:1656435225|size:35605|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509388272|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509389686|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
