{"top":"global.camera_pipeline",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U7":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U9.out","add_all__U10.in0"],
          ["mul_d2__U7.out","add_all__U10.in1"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["const_term_U8.out","add_all__U11.in1"],
          ["self.out","add_all__U11.out"],
          ["mul_d0__U3.out","add_all__U9.in0"],
          ["mul_d1__U5.out","add_all__U9.in1"],
          ["mul_d0__U3.in0","coeff_0_U2.out"],
          ["mul_d1__U5.in0","coeff_1_U4.out"],
          ["mul_d2__U7.in0","coeff_2_U6.out"],
          ["self.d.0","mul_d0__U3.in1"],
          ["self.d.1","mul_d1__U5.in1"],
          ["self.d.2","mul_d2__U7.in1"]
        ]
      },
      "aff__U101":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U109":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0196"]}
          },
          "mul_d0__U103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U103.out","add_all__U109.in0"],
          ["mul_d1__U105.out","add_all__U109.in1"],
          ["add_all__U110.in0","add_all__U109.out"],
          ["mul_d2__U107.out","add_all__U110.in1"],
          ["add_all__U111.in0","add_all__U110.out"],
          ["const_term_U108.out","add_all__U111.in1"],
          ["self.out","add_all__U111.out"],
          ["mul_d0__U103.in0","coeff_0_U102.out"],
          ["mul_d1__U105.in0","coeff_1_U104.out"],
          ["mul_d2__U107.in0","coeff_2_U106.out"],
          ["self.d.0","mul_d0__U103.in1"],
          ["self.d.1","mul_d1__U105.in1"],
          ["self.d.2","mul_d2__U107.in1"]
        ]
      },
      "aff__U126":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h019a"]}
          },
          "mul_d0__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U128.out","add_all__U134.in0"],
          ["mul_d1__U130.out","add_all__U134.in1"],
          ["add_all__U135.in0","add_all__U134.out"],
          ["mul_d2__U132.out","add_all__U135.in1"],
          ["add_all__U136.in0","add_all__U135.out"],
          ["const_term_U133.out","add_all__U136.in1"],
          ["self.out","add_all__U136.out"],
          ["mul_d0__U128.in0","coeff_0_U127.out"],
          ["mul_d1__U130.in0","coeff_1_U129.out"],
          ["mul_d2__U132.in0","coeff_2_U131.out"],
          ["self.d.0","mul_d0__U128.in1"],
          ["self.d.1","mul_d1__U130.in1"],
          ["self.d.2","mul_d2__U132.in1"]
        ]
      },
      "aff__U151":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h019e"]}
          },
          "mul_d0__U153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U153.out","add_all__U159.in0"],
          ["mul_d1__U155.out","add_all__U159.in1"],
          ["add_all__U160.in0","add_all__U159.out"],
          ["mul_d2__U157.out","add_all__U160.in1"],
          ["add_all__U161.in0","add_all__U160.out"],
          ["const_term_U158.out","add_all__U161.in1"],
          ["self.out","add_all__U161.out"],
          ["mul_d0__U153.in0","coeff_0_U152.out"],
          ["mul_d1__U155.in0","coeff_1_U154.out"],
          ["mul_d2__U157.in0","coeff_2_U156.out"],
          ["self.d.0","mul_d0__U153.in1"],
          ["self.d.1","mul_d1__U155.in1"],
          ["self.d.2","mul_d2__U157.in1"]
        ]
      },
      "aff__U176":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01a2"]}
          },
          "mul_d0__U178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U178.out","add_all__U184.in0"],
          ["mul_d1__U180.out","add_all__U184.in1"],
          ["add_all__U185.in0","add_all__U184.out"],
          ["mul_d2__U182.out","add_all__U185.in1"],
          ["add_all__U186.in0","add_all__U185.out"],
          ["const_term_U183.out","add_all__U186.in1"],
          ["self.out","add_all__U186.out"],
          ["mul_d0__U178.in0","coeff_0_U177.out"],
          ["mul_d1__U180.in0","coeff_1_U179.out"],
          ["mul_d2__U182.in0","coeff_2_U181.out"],
          ["self.d.0","mul_d0__U178.in1"],
          ["self.d.1","mul_d1__U180.in1"],
          ["self.d.2","mul_d2__U182.in1"]
        ]
      },
      "aff__U201":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01a6"]}
          },
          "mul_d0__U203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U203.out","add_all__U209.in0"],
          ["mul_d1__U205.out","add_all__U209.in1"],
          ["add_all__U210.in0","add_all__U209.out"],
          ["mul_d2__U207.out","add_all__U210.in1"],
          ["add_all__U211.in0","add_all__U210.out"],
          ["const_term_U208.out","add_all__U211.in1"],
          ["self.out","add_all__U211.out"],
          ["mul_d0__U203.in0","coeff_0_U202.out"],
          ["mul_d1__U205.in0","coeff_1_U204.out"],
          ["mul_d2__U207.in0","coeff_2_U206.out"],
          ["self.d.0","mul_d0__U203.in1"],
          ["self.d.1","mul_d1__U205.in1"],
          ["self.d.2","mul_d2__U207.in1"]
        ]
      },
      "aff__U227":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U237":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01ab"]}
          },
          "mul_d0__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U229.out","add_all__U235.in0"],
          ["mul_d1__U231.out","add_all__U235.in1"],
          ["add_all__U236.in0","add_all__U235.out"],
          ["mul_d2__U233.out","add_all__U236.in1"],
          ["add_all__U237.in0","add_all__U236.out"],
          ["const_term_U234.out","add_all__U237.in1"],
          ["self.out","add_all__U237.out"],
          ["mul_d0__U229.in0","coeff_0_U228.out"],
          ["mul_d1__U231.in0","coeff_1_U230.out"],
          ["mul_d2__U233.in0","coeff_2_U232.out"],
          ["self.d.0","mul_d0__U229.in1"],
          ["self.d.1","mul_d1__U231.in1"],
          ["self.d.2","mul_d2__U233.in1"]
        ]
      },
      "aff__U253":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01b0"]}
          },
          "mul_d0__U255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U255.out","add_all__U261.in0"],
          ["mul_d1__U257.out","add_all__U261.in1"],
          ["add_all__U262.in0","add_all__U261.out"],
          ["mul_d2__U259.out","add_all__U262.in1"],
          ["add_all__U263.in0","add_all__U262.out"],
          ["const_term_U260.out","add_all__U263.in1"],
          ["self.out","add_all__U263.out"],
          ["mul_d0__U255.in0","coeff_0_U254.out"],
          ["mul_d1__U257.in0","coeff_1_U256.out"],
          ["mul_d2__U259.in0","coeff_2_U258.out"],
          ["self.d.0","mul_d0__U255.in1"],
          ["self.d.1","mul_d1__U257.in1"],
          ["self.d.2","mul_d2__U259.in1"]
        ]
      },
      "aff__U26":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U34":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U35":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U36":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0108"]}
          },
          "mul_d0__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U30":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U32":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U28.out","add_all__U34.in0"],
          ["mul_d1__U30.out","add_all__U34.in1"],
          ["add_all__U35.in0","add_all__U34.out"],
          ["mul_d2__U32.out","add_all__U35.in1"],
          ["add_all__U36.in0","add_all__U35.out"],
          ["const_term_U33.out","add_all__U36.in1"],
          ["self.out","add_all__U36.out"],
          ["mul_d0__U28.in0","coeff_0_U27.out"],
          ["mul_d1__U30.in0","coeff_1_U29.out"],
          ["mul_d2__U32.in0","coeff_2_U31.out"],
          ["self.d.0","mul_d0__U28.in1"],
          ["self.d.1","mul_d1__U30.in1"],
          ["self.d.2","mul_d2__U32.in1"]
        ]
      },
      "aff__U279":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01b5"]}
          },
          "mul_d0__U281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U281.out","add_all__U287.in0"],
          ["mul_d1__U283.out","add_all__U287.in1"],
          ["add_all__U288.in0","add_all__U287.out"],
          ["mul_d2__U285.out","add_all__U288.in1"],
          ["add_all__U289.in0","add_all__U288.out"],
          ["const_term_U286.out","add_all__U289.in1"],
          ["self.out","add_all__U289.out"],
          ["mul_d0__U281.in0","coeff_0_U280.out"],
          ["mul_d1__U283.in0","coeff_1_U282.out"],
          ["mul_d2__U285.in0","coeff_2_U284.out"],
          ["self.d.0","mul_d0__U281.in1"],
          ["self.d.1","mul_d1__U283.in1"],
          ["self.d.2","mul_d2__U285.in1"]
        ]
      },
      "aff__U304":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01b8"]}
          },
          "mul_d0__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U306.out","add_all__U312.in0"],
          ["mul_d1__U308.out","add_all__U312.in1"],
          ["add_all__U313.in0","add_all__U312.out"],
          ["mul_d2__U310.out","add_all__U313.in1"],
          ["add_all__U314.in0","add_all__U313.out"],
          ["const_term_U311.out","add_all__U314.in1"],
          ["self.out","add_all__U314.out"],
          ["mul_d0__U306.in0","coeff_0_U305.out"],
          ["mul_d1__U308.in0","coeff_1_U307.out"],
          ["mul_d2__U310.in0","coeff_2_U309.out"],
          ["self.d.0","mul_d0__U306.in1"],
          ["self.d.1","mul_d1__U308.in1"],
          ["self.d.2","mul_d2__U310.in1"]
        ]
      },
      "aff__U329":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U338":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01bb"]}
          },
          "mul_d0__U331":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U331.out","add_all__U337.in0"],
          ["mul_d1__U333.out","add_all__U337.in1"],
          ["add_all__U338.in0","add_all__U337.out"],
          ["mul_d2__U335.out","add_all__U338.in1"],
          ["add_all__U339.in0","add_all__U338.out"],
          ["const_term_U336.out","add_all__U339.in1"],
          ["self.out","add_all__U339.out"],
          ["mul_d0__U331.in0","coeff_0_U330.out"],
          ["mul_d1__U333.in0","coeff_1_U332.out"],
          ["mul_d2__U335.in0","coeff_2_U334.out"],
          ["self.d.0","mul_d0__U331.in1"],
          ["self.d.1","mul_d1__U333.in1"],
          ["self.d.2","mul_d2__U335.in1"]
        ]
      },
      "aff__U355":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U357.out","add_all__U359.in0"],
          ["const_term_U358.out","add_all__U359.in1"],
          ["self.out","add_all__U359.out"],
          ["mul_d0__U357.in0","coeff_0_U356.out"],
          ["self.d.0","mul_d0__U357.in1"]
        ]
      },
      "aff__U363":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "mul_d0__U365":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U365.out","add_all__U367.in0"],
          ["const_term_U366.out","add_all__U367.in1"],
          ["self.out","add_all__U367.out"],
          ["mul_d0__U365.in0","coeff_0_U364.out"],
          ["self.d.0","mul_d0__U365.in1"]
        ]
      },
      "aff__U370":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U372.out","add_all__U374.in0"],
          ["const_term_U373.out","add_all__U374.in1"],
          ["self.out","add_all__U374.out"],
          ["mul_d0__U372.in0","coeff_0_U371.out"],
          ["self.d.0","mul_d0__U372.in1"]
        ]
      },
      "aff__U378":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U380.out","add_all__U382.in0"],
          ["const_term_U381.out","add_all__U382.in1"],
          ["self.out","add_all__U382.out"],
          ["mul_d0__U380.in0","coeff_0_U379.out"],
          ["self.d.0","mul_d0__U380.in1"]
        ]
      },
      "aff__U388":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U390.out","add_all__U392.in0"],
          ["const_term_U391.out","add_all__U392.in1"],
          ["self.out","add_all__U392.out"],
          ["mul_d0__U390.in0","coeff_0_U389.out"],
          ["self.d.0","mul_d0__U390.in1"]
        ]
      },
      "aff__U396":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "mul_d0__U398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U398.out","add_all__U400.in0"],
          ["const_term_U399.out","add_all__U400.in1"],
          ["self.out","add_all__U400.out"],
          ["mul_d0__U398.in0","coeff_0_U397.out"],
          ["self.d.0","mul_d0__U398.in1"]
        ]
      },
      "aff__U403":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U405.out","add_all__U407.in0"],
          ["const_term_U406.out","add_all__U407.in1"],
          ["self.out","add_all__U407.out"],
          ["mul_d0__U405.in0","coeff_0_U404.out"],
          ["self.d.0","mul_d0__U405.in1"]
        ]
      },
      "aff__U411":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U413.out","add_all__U415.in0"],
          ["const_term_U414.out","add_all__U415.in1"],
          ["self.out","add_all__U415.out"],
          ["mul_d0__U413.in0","coeff_0_U412.out"],
          ["self.d.0","mul_d0__U413.in1"]
        ]
      },
      "aff__U421":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U423.out","add_all__U425.in0"],
          ["const_term_U424.out","add_all__U425.in1"],
          ["self.out","add_all__U425.out"],
          ["mul_d0__U423.in0","coeff_0_U422.out"],
          ["self.d.0","mul_d0__U423.in1"]
        ]
      },
      "aff__U429":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "mul_d0__U431":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U431.out","add_all__U433.in0"],
          ["const_term_U432.out","add_all__U433.in1"],
          ["self.out","add_all__U433.out"],
          ["mul_d0__U431.in0","coeff_0_U430.out"],
          ["self.d.0","mul_d0__U431.in1"]
        ]
      },
      "aff__U436":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U440":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U438.out","add_all__U440.in0"],
          ["const_term_U439.out","add_all__U440.in1"],
          ["self.out","add_all__U440.out"],
          ["mul_d0__U438.in0","coeff_0_U437.out"],
          ["self.d.0","mul_d0__U438.in1"]
        ]
      },
      "aff__U444":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U446.out","add_all__U448.in0"],
          ["const_term_U447.out","add_all__U448.in1"],
          ["self.out","add_all__U448.out"],
          ["mul_d0__U446.in0","coeff_0_U445.out"],
          ["self.d.0","mul_d0__U446.in1"]
        ]
      },
      "aff__U454":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U456":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U456.out","add_all__U458.in0"],
          ["const_term_U457.out","add_all__U458.in1"],
          ["self.out","add_all__U458.out"],
          ["mul_d0__U456.in0","coeff_0_U455.out"],
          ["self.d.0","mul_d0__U456.in1"]
        ]
      },
      "aff__U462":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "mul_d0__U464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U464.out","add_all__U466.in0"],
          ["const_term_U465.out","add_all__U466.in1"],
          ["self.out","add_all__U466.out"],
          ["mul_d0__U464.in0","coeff_0_U463.out"],
          ["self.d.0","mul_d0__U464.in1"]
        ]
      },
      "aff__U469":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U471.out","add_all__U473.in0"],
          ["const_term_U472.out","add_all__U473.in1"],
          ["self.out","add_all__U473.out"],
          ["mul_d0__U471.in0","coeff_0_U470.out"],
          ["self.d.0","mul_d0__U471.in1"]
        ]
      },
      "aff__U477":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U479.out","add_all__U481.in0"],
          ["const_term_U480.out","add_all__U481.in1"],
          ["self.out","add_all__U481.out"],
          ["mul_d0__U479.in0","coeff_0_U478.out"],
          ["self.d.0","mul_d0__U479.in1"]
        ]
      },
      "aff__U499":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U501.out","add_all__U503.in0"],
          ["const_term_U502.out","add_all__U503.in1"],
          ["self.out","add_all__U503.out"],
          ["mul_d0__U501.in0","coeff_0_U500.out"],
          ["self.d.0","mul_d0__U501.in1"]
        ]
      },
      "aff__U507":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U511":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "mul_d0__U509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U509.out","add_all__U511.in0"],
          ["const_term_U510.out","add_all__U511.in1"],
          ["self.out","add_all__U511.out"],
          ["mul_d0__U509.in0","coeff_0_U508.out"],
          ["self.d.0","mul_d0__U509.in1"]
        ]
      },
      "aff__U51":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U60":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U52":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h018e"]}
          },
          "mul_d0__U53":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U55":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U53.out","add_all__U59.in0"],
          ["mul_d1__U55.out","add_all__U59.in1"],
          ["add_all__U60.in0","add_all__U59.out"],
          ["mul_d2__U57.out","add_all__U60.in1"],
          ["add_all__U61.in0","add_all__U60.out"],
          ["const_term_U58.out","add_all__U61.in1"],
          ["self.out","add_all__U61.out"],
          ["mul_d0__U53.in0","coeff_0_U52.out"],
          ["mul_d1__U55.in0","coeff_1_U54.out"],
          ["mul_d2__U57.in0","coeff_2_U56.out"],
          ["self.d.0","mul_d0__U53.in1"],
          ["self.d.1","mul_d1__U55.in1"],
          ["self.d.2","mul_d2__U57.in1"]
        ]
      },
      "aff__U514":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U515":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U516.out","add_all__U518.in0"],
          ["const_term_U517.out","add_all__U518.in1"],
          ["self.out","add_all__U518.out"],
          ["mul_d0__U516.in0","coeff_0_U515.out"],
          ["self.d.0","mul_d0__U516.in1"]
        ]
      },
      "aff__U522":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U524.out","add_all__U526.in0"],
          ["const_term_U525.out","add_all__U526.in1"],
          ["self.out","add_all__U526.out"],
          ["mul_d0__U524.in0","coeff_0_U523.out"],
          ["self.d.0","mul_d0__U524.in1"]
        ]
      },
      "aff__U572":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U573":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U575":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U574":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U574.out","add_all__U576.in0"],
          ["const_term_U575.out","add_all__U576.in1"],
          ["self.out","add_all__U576.out"],
          ["mul_d0__U574.in0","coeff_0_U573.out"],
          ["self.d.0","mul_d0__U574.in1"]
        ]
      },
      "aff__U580":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U584":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "mul_d0__U582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U582.out","add_all__U584.in0"],
          ["const_term_U583.out","add_all__U584.in1"],
          ["self.out","add_all__U584.out"],
          ["mul_d0__U582.in0","coeff_0_U581.out"],
          ["self.d.0","mul_d0__U582.in1"]
        ]
      },
      "aff__U587":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U591":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U588":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U589":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U589.out","add_all__U591.in0"],
          ["const_term_U590.out","add_all__U591.in1"],
          ["self.out","add_all__U591.out"],
          ["mul_d0__U589.in0","coeff_0_U588.out"],
          ["self.d.0","mul_d0__U589.in1"]
        ]
      },
      "aff__U595":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U599":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U597.out","add_all__U599.in0"],
          ["const_term_U598.out","add_all__U599.in1"],
          ["self.out","add_all__U599.out"],
          ["mul_d0__U597.in0","coeff_0_U596.out"],
          ["self.d.0","mul_d0__U597.in1"]
        ]
      },
      "aff__U643":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U646":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U645":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U645.out","add_all__U647.in0"],
          ["const_term_U646.out","add_all__U647.in1"],
          ["self.out","add_all__U647.out"],
          ["mul_d0__U645.in0","coeff_0_U644.out"],
          ["self.d.0","mul_d0__U645.in1"]
        ]
      },
      "aff__U651":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U655":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U652":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0035"]}
          },
          "mul_d0__U653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U653.out","add_all__U655.in0"],
          ["const_term_U654.out","add_all__U655.in1"],
          ["self.out","add_all__U655.out"],
          ["mul_d0__U653.in0","coeff_0_U652.out"],
          ["self.d.0","mul_d0__U653.in1"]
        ]
      },
      "aff__U658":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U659":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U661":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U660":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U660.out","add_all__U662.in0"],
          ["const_term_U661.out","add_all__U662.in1"],
          ["self.out","add_all__U662.out"],
          ["mul_d0__U660.in0","coeff_0_U659.out"],
          ["self.d.0","mul_d0__U660.in1"]
        ]
      },
      "aff__U666":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U670":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U669":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U668":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U668.out","add_all__U670.in0"],
          ["const_term_U669.out","add_all__U670.in1"],
          ["self.out","add_all__U670.out"],
          ["mul_d0__U668.in0","coeff_0_U667.out"],
          ["self.d.0","mul_d0__U668.in1"]
        ]
      },
      "aff__U702":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U703":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U704":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U704.out","add_all__U706.in0"],
          ["const_term_U705.out","add_all__U706.in1"],
          ["self.out","add_all__U706.out"],
          ["mul_d0__U704.in0","coeff_0_U703.out"],
          ["self.d.0","mul_d0__U704.in1"]
        ]
      },
      "aff__U710":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U714":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U711":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U713":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0035"]}
          },
          "mul_d0__U712":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U712.out","add_all__U714.in0"],
          ["const_term_U713.out","add_all__U714.in1"],
          ["self.out","add_all__U714.out"],
          ["mul_d0__U712.in0","coeff_0_U711.out"],
          ["self.d.0","mul_d0__U712.in1"]
        ]
      },
      "aff__U717":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U719.out","add_all__U721.in0"],
          ["const_term_U720.out","add_all__U721.in1"],
          ["self.out","add_all__U721.out"],
          ["mul_d0__U719.in0","coeff_0_U718.out"],
          ["self.d.0","mul_d0__U719.in1"]
        ]
      },
      "aff__U725":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U726":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U727":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U727.out","add_all__U729.in0"],
          ["const_term_U728.out","add_all__U729.in1"],
          ["self.out","add_all__U729.out"],
          ["mul_d0__U727.in0","coeff_0_U726.out"],
          ["self.d.0","mul_d0__U727.in1"]
        ]
      },
      "aff__U76":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0192"]}
          },
          "mul_d0__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U82":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U78.out","add_all__U84.in0"],
          ["mul_d1__U80.out","add_all__U84.in1"],
          ["add_all__U85.in0","add_all__U84.out"],
          ["mul_d2__U82.out","add_all__U85.in1"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["const_term_U83.out","add_all__U86.in1"],
          ["self.out","add_all__U86.out"],
          ["mul_d0__U78.in0","coeff_0_U77.out"],
          ["mul_d1__U80.in0","coeff_1_U79.out"],
          ["mul_d2__U82.in0","coeff_2_U81.out"],
          ["self.d.0","mul_d0__U78.in1"],
          ["self.d.1","mul_d1__U80.in1"],
          ["self.d.2","mul_d2__U82.in1"]
        ]
      },
      "aff__U762":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U765":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U764.out","add_all__U766.in0"],
          ["const_term_U765.out","add_all__U766.in1"],
          ["self.out","add_all__U766.out"],
          ["mul_d0__U764.in0","coeff_0_U763.out"],
          ["self.d.0","mul_d0__U764.in1"]
        ]
      },
      "aff__U770":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U774":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U771":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007d"]}
          },
          "mul_d0__U772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U772.out","add_all__U774.in0"],
          ["const_term_U773.out","add_all__U774.in1"],
          ["self.out","add_all__U774.out"],
          ["mul_d0__U772.in0","coeff_0_U771.out"],
          ["self.d.0","mul_d0__U772.in1"]
        ]
      },
      "aff__U777":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U779.out","add_all__U781.in0"],
          ["const_term_U780.out","add_all__U781.in1"],
          ["self.out","add_all__U781.out"],
          ["mul_d0__U779.in0","coeff_0_U778.out"],
          ["self.d.0","mul_d0__U779.in1"]
        ]
      },
      "aff__U785":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U789":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U787.out","add_all__U789.in0"],
          ["const_term_U788.out","add_all__U789.in1"],
          ["self.out","add_all__U789.out"],
          ["mul_d0__U787.in0","coeff_0_U786.out"],
          ["self.d.0","mul_d0__U787.in1"]
        ]
      },
      "aff__U803":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U804":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U805":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U805.out","add_all__U807.in0"],
          ["const_term_U806.out","add_all__U807.in1"],
          ["self.out","add_all__U807.out"],
          ["mul_d0__U805.in0","coeff_0_U804.out"],
          ["self.d.0","mul_d0__U805.in1"]
        ]
      },
      "aff__U811":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007d"]}
          },
          "mul_d0__U813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U813.out","add_all__U815.in0"],
          ["const_term_U814.out","add_all__U815.in1"],
          ["self.out","add_all__U815.out"],
          ["mul_d0__U813.in0","coeff_0_U812.out"],
          ["self.d.0","mul_d0__U813.in1"]
        ]
      },
      "aff__U818":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U819":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U821":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U820":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U820.out","add_all__U822.in0"],
          ["const_term_U821.out","add_all__U822.in1"],
          ["self.out","add_all__U822.out"],
          ["mul_d0__U820.in0","coeff_0_U819.out"],
          ["self.d.0","mul_d0__U820.in1"]
        ]
      },
      "aff__U826":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U830":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U829":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U828.out","add_all__U830.in0"],
          ["const_term_U829.out","add_all__U830.in1"],
          ["self.out","add_all__U830.out"],
          ["mul_d0__U828.in0","coeff_0_U827.out"],
          ["self.d.0","mul_d0__U828.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_am__U15":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U16":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U12.out"],
          ["d_1_inc.in1","_U12.out"],
          ["d_2_inc.in1","_U12.out"],
          ["inc_time.in1","_U12.out"],
          ["cmp_time.in1","_U13.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U14.in0"],
          ["d_1_at_max.out","d_0_am__U14.in1"],
          ["d_0_am__U15.in0","d_0_am__U14.out"],
          ["d_2_at_max.out","d_0_am__U15.in1"],
          ["d_0_next_value.sel","d_0_am__U15.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U16.in0"],
          ["d_2_at_max.out","d_1_am__U16.in1"],
          ["d_1_next_value.sel","d_1_am__U16.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U100":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U101"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U114":{
            "modref":"corebit.and"
          },
          "d_0_am__U115":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U116":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U112.out"],
          ["d_1_inc.in1","_U112.out"],
          ["d_2_inc.in1","_U112.out"],
          ["inc_time.in1","_U112.out"],
          ["cmp_time.in1","_U113.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U114.in0"],
          ["d_1_at_max.out","d_0_am__U114.in1"],
          ["d_0_am__U115.in0","d_0_am__U114.out"],
          ["d_2_at_max.out","d_0_am__U115.in1"],
          ["d_0_next_value.sel","d_0_am__U115.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U116.in0"],
          ["d_2_at_max.out","d_1_am__U116.in1"],
          ["d_1_next_value.sel","d_1_am__U116.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U125":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U126"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U139":{
            "modref":"corebit.and"
          },
          "d_0_am__U140":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U141":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U137.out"],
          ["d_1_inc.in1","_U137.out"],
          ["d_2_inc.in1","_U137.out"],
          ["inc_time.in1","_U137.out"],
          ["cmp_time.in1","_U138.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U139.in0"],
          ["d_1_at_max.out","d_0_am__U139.in1"],
          ["d_0_am__U140.in0","d_0_am__U139.out"],
          ["d_2_at_max.out","d_0_am__U140.in1"],
          ["d_0_next_value.sel","d_0_am__U140.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U141.in0"],
          ["d_2_at_max.out","d_1_am__U141.in1"],
          ["d_1_next_value.sel","d_1_am__U141.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U150":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U151"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U164":{
            "modref":"corebit.and"
          },
          "d_0_am__U165":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U166":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U162.out"],
          ["d_1_inc.in1","_U162.out"],
          ["d_2_inc.in1","_U162.out"],
          ["inc_time.in1","_U162.out"],
          ["cmp_time.in1","_U163.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U164.in0"],
          ["d_1_at_max.out","d_0_am__U164.in1"],
          ["d_0_am__U165.in0","d_0_am__U164.out"],
          ["d_2_at_max.out","d_0_am__U165.in1"],
          ["d_0_next_value.sel","d_0_am__U165.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U166.in0"],
          ["d_2_at_max.out","d_1_am__U166.in1"],
          ["d_1_next_value.sel","d_1_am__U166.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U175":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U176"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U189":{
            "modref":"corebit.and"
          },
          "d_0_am__U190":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U191":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U187.out"],
          ["d_1_inc.in1","_U187.out"],
          ["d_2_inc.in1","_U187.out"],
          ["inc_time.in1","_U187.out"],
          ["cmp_time.in1","_U188.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U189.in0"],
          ["d_1_at_max.out","d_0_am__U189.in1"],
          ["d_0_am__U190.in0","d_0_am__U189.out"],
          ["d_2_at_max.out","d_0_am__U190.in1"],
          ["d_0_next_value.sel","d_0_am__U190.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U191.in0"],
          ["d_2_at_max.out","d_1_am__U191.in1"],
          ["d_1_next_value.sel","d_1_am__U191.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U200":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U201"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U214":{
            "modref":"corebit.and"
          },
          "d_0_am__U215":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U216":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U212.out"],
          ["d_1_inc.in1","_U212.out"],
          ["d_2_inc.in1","_U212.out"],
          ["inc_time.in1","_U212.out"],
          ["cmp_time.in1","_U213.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U214.in0"],
          ["d_1_at_max.out","d_0_am__U214.in1"],
          ["d_0_am__U215.in0","d_0_am__U214.out"],
          ["d_2_at_max.out","d_0_am__U215.in1"],
          ["d_0_next_value.sel","d_0_am__U215.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U216.in0"],
          ["d_2_at_max.out","d_1_am__U216.in1"],
          ["d_1_next_value.sel","d_1_am__U216.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U226":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U227"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U240":{
            "modref":"corebit.and"
          },
          "d_0_am__U241":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U242":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U238.out"],
          ["d_1_inc.in1","_U238.out"],
          ["d_2_inc.in1","_U238.out"],
          ["inc_time.in1","_U238.out"],
          ["cmp_time.in1","_U239.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U240.in0"],
          ["d_1_at_max.out","d_0_am__U240.in1"],
          ["d_0_am__U241.in0","d_0_am__U240.out"],
          ["d_2_at_max.out","d_0_am__U241.in1"],
          ["d_0_next_value.sel","d_0_am__U241.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U242.in0"],
          ["d_2_at_max.out","d_1_am__U242.in1"],
          ["d_1_next_value.sel","d_1_am__U242.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U26"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U39":{
            "modref":"corebit.and"
          },
          "d_0_am__U40":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U41":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U37.out"],
          ["d_1_inc.in1","_U37.out"],
          ["d_2_inc.in1","_U37.out"],
          ["inc_time.in1","_U37.out"],
          ["cmp_time.in1","_U38.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U39.in0"],
          ["d_1_at_max.out","d_0_am__U39.in1"],
          ["d_0_am__U40.in0","d_0_am__U39.out"],
          ["d_2_at_max.out","d_0_am__U40.in1"],
          ["d_0_next_value.sel","d_0_am__U40.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U41.in0"],
          ["d_2_at_max.out","d_1_am__U41.in1"],
          ["d_1_next_value.sel","d_1_am__U41.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U252":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U253"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U266":{
            "modref":"corebit.and"
          },
          "d_0_am__U267":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U268":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U264.out"],
          ["d_1_inc.in1","_U264.out"],
          ["d_2_inc.in1","_U264.out"],
          ["inc_time.in1","_U264.out"],
          ["cmp_time.in1","_U265.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U266.in0"],
          ["d_1_at_max.out","d_0_am__U266.in1"],
          ["d_0_am__U267.in0","d_0_am__U266.out"],
          ["d_2_at_max.out","d_0_am__U267.in1"],
          ["d_0_next_value.sel","d_0_am__U267.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U268.in0"],
          ["d_2_at_max.out","d_1_am__U268.in1"],
          ["d_1_next_value.sel","d_1_am__U268.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U278":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U279"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U292":{
            "modref":"corebit.and"
          },
          "d_0_am__U293":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U294":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U290.out"],
          ["d_1_inc.in1","_U290.out"],
          ["d_2_inc.in1","_U290.out"],
          ["inc_time.in1","_U290.out"],
          ["cmp_time.in1","_U291.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U292.in0"],
          ["d_1_at_max.out","d_0_am__U292.in1"],
          ["d_0_am__U293.in0","d_0_am__U292.out"],
          ["d_2_at_max.out","d_0_am__U293.in1"],
          ["d_0_next_value.sel","d_0_am__U293.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U294.in0"],
          ["d_2_at_max.out","d_1_am__U294.in1"],
          ["d_1_next_value.sel","d_1_am__U294.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U303":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U304"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U317":{
            "modref":"corebit.and"
          },
          "d_0_am__U318":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U319":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U315.out"],
          ["d_1_inc.in1","_U315.out"],
          ["d_2_inc.in1","_U315.out"],
          ["inc_time.in1","_U315.out"],
          ["cmp_time.in1","_U316.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U317.in0"],
          ["d_1_at_max.out","d_0_am__U317.in1"],
          ["d_0_am__U318.in0","d_0_am__U317.out"],
          ["d_2_at_max.out","d_0_am__U318.in1"],
          ["d_0_next_value.sel","d_0_am__U318.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U319.in0"],
          ["d_2_at_max.out","d_1_am__U319.in1"],
          ["d_1_next_value.sel","d_1_am__U319.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U328":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U340":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U329"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U342":{
            "modref":"corebit.and"
          },
          "d_0_am__U343":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U344":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U340.out"],
          ["d_1_inc.in1","_U340.out"],
          ["d_2_inc.in1","_U340.out"],
          ["inc_time.in1","_U340.out"],
          ["cmp_time.in1","_U341.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U342.in0"],
          ["d_1_at_max.out","d_0_am__U342.in1"],
          ["d_0_am__U343.in0","d_0_am__U342.out"],
          ["d_2_at_max.out","d_0_am__U343.in1"],
          ["d_0_next_value.sel","d_0_am__U343.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U344.in0"],
          ["d_2_at_max.out","d_1_am__U344.in1"],
          ["d_1_next_value.sel","d_1_am__U344.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U354":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U355"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U360.out"],
          ["inc_time.in1","_U360.out"],
          ["cmp_time.in1","_U361.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U369":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U370"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U375.out"],
          ["inc_time.in1","_U375.out"],
          ["cmp_time.in1","_U376.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U387":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U388"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U393.out"],
          ["inc_time.in1","_U393.out"],
          ["cmp_time.in1","_U394.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U402":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U403"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U408.out"],
          ["inc_time.in1","_U408.out"],
          ["cmp_time.in1","_U409.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U420":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U421"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U426.out"],
          ["inc_time.in1","_U426.out"],
          ["cmp_time.in1","_U427.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U435":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U436"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U441.out"],
          ["inc_time.in1","_U441.out"],
          ["cmp_time.in1","_U442.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U453":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U454"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U459.out"],
          ["inc_time.in1","_U459.out"],
          ["cmp_time.in1","_U460.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U468":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U469"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U474.out"],
          ["inc_time.in1","_U474.out"],
          ["cmp_time.in1","_U475.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U498":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U499"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U504.out"],
          ["inc_time.in1","_U504.out"],
          ["cmp_time.in1","_U505.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U50":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U51"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U64":{
            "modref":"corebit.and"
          },
          "d_0_am__U65":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U66":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U62.out"],
          ["d_1_inc.in1","_U62.out"],
          ["d_2_inc.in1","_U62.out"],
          ["inc_time.in1","_U62.out"],
          ["cmp_time.in1","_U63.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U64.in0"],
          ["d_1_at_max.out","d_0_am__U64.in1"],
          ["d_0_am__U65.in0","d_0_am__U64.out"],
          ["d_2_at_max.out","d_0_am__U65.in1"],
          ["d_0_next_value.sel","d_0_am__U65.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U66.in0"],
          ["d_2_at_max.out","d_1_am__U66.in1"],
          ["d_1_next_value.sel","d_1_am__U66.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U513":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U519":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U514"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U519.out"],
          ["inc_time.in1","_U519.out"],
          ["cmp_time.in1","_U520.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U571":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U572"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U577.out"],
          ["inc_time.in1","_U577.out"],
          ["cmp_time.in1","_U578.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U586":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U587"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U592.out"],
          ["inc_time.in1","_U592.out"],
          ["cmp_time.in1","_U593.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U642":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U649":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U643"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U648.out"],
          ["inc_time.in1","_U648.out"],
          ["cmp_time.in1","_U649.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U657":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U658"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U663.out"],
          ["inc_time.in1","_U663.out"],
          ["cmp_time.in1","_U664.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U701":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U702"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U707.out"],
          ["inc_time.in1","_U707.out"],
          ["cmp_time.in1","_U708.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U716":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U717"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U722.out"],
          ["inc_time.in1","_U722.out"],
          ["cmp_time.in1","_U723.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U75":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U87":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U76"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U89":{
            "modref":"corebit.and"
          },
          "d_0_am__U90":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U91":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U87.out"],
          ["d_1_inc.in1","_U87.out"],
          ["d_2_inc.in1","_U87.out"],
          ["inc_time.in1","_U87.out"],
          ["cmp_time.in1","_U88.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U89.in0"],
          ["d_1_at_max.out","d_0_am__U89.in1"],
          ["d_0_am__U90.in0","d_0_am__U89.out"],
          ["d_2_at_max.out","d_0_am__U90.in1"],
          ["d_0_next_value.sel","d_0_am__U90.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U91.in0"],
          ["d_2_at_max.out","d_1_am__U91.in1"],
          ["d_1_next_value.sel","d_1_am__U91.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U761":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U767":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U762"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U767.out"],
          ["inc_time.in1","_U767.out"],
          ["cmp_time.in1","_U768.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U776":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U777"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U782.out"],
          ["inc_time.in1","_U782.out"],
          ["cmp_time.in1","_U783.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U802":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U803"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U808.out"],
          ["inc_time.in1","_U808.out"],
          ["cmp_time.in1","_U809.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U817":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U823":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U824":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U818"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U823.out"],
          ["inc_time.in1","_U823.out"],
          ["cmp_time.in1","_U824.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "array_delay_U117":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U118.clk"],
          ["self.in.0","_U118.in"],
          ["self.out.0","_U118.out"],
          ["self.clk","_U119.clk"],
          ["self.in.1","_U119.in"],
          ["self.out.1","_U119.out"],
          ["self.clk","_U120.clk"],
          ["self.in.2","_U120.in"],
          ["self.out.2","_U120.out"]
        ]
      },
      "array_delay_U121":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U122.clk"],
          ["self.in.0","_U122.in"],
          ["self.out.0","_U122.out"],
          ["self.clk","_U123.clk"],
          ["self.in.1","_U123.in"],
          ["self.out.1","_U123.out"],
          ["self.clk","_U124.clk"],
          ["self.in.2","_U124.in"],
          ["self.out.2","_U124.out"]
        ]
      },
      "array_delay_U142":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U143.clk"],
          ["self.in.0","_U143.in"],
          ["self.out.0","_U143.out"],
          ["self.clk","_U144.clk"],
          ["self.in.1","_U144.in"],
          ["self.out.1","_U144.out"],
          ["self.clk","_U145.clk"],
          ["self.in.2","_U145.in"],
          ["self.out.2","_U145.out"]
        ]
      },
      "array_delay_U146":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U147.clk"],
          ["self.in.0","_U147.in"],
          ["self.out.0","_U147.out"],
          ["self.clk","_U148.clk"],
          ["self.in.1","_U148.in"],
          ["self.out.1","_U148.out"],
          ["self.clk","_U149.clk"],
          ["self.in.2","_U149.in"],
          ["self.out.2","_U149.out"]
        ]
      },
      "array_delay_U167":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U168":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U168.clk"],
          ["self.in.0","_U168.in"],
          ["self.out.0","_U168.out"],
          ["self.clk","_U169.clk"],
          ["self.in.1","_U169.in"],
          ["self.out.1","_U169.out"],
          ["self.clk","_U170.clk"],
          ["self.in.2","_U170.in"],
          ["self.out.2","_U170.out"]
        ]
      },
      "array_delay_U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U18.clk"],
          ["self.in.0","_U18.in"],
          ["self.out.0","_U18.out"],
          ["self.clk","_U19.clk"],
          ["self.in.1","_U19.in"],
          ["self.out.1","_U19.out"],
          ["self.clk","_U20.clk"],
          ["self.in.2","_U20.in"],
          ["self.out.2","_U20.out"]
        ]
      },
      "array_delay_U171":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U172.clk"],
          ["self.in.0","_U172.in"],
          ["self.out.0","_U172.out"],
          ["self.clk","_U173.clk"],
          ["self.in.1","_U173.in"],
          ["self.out.1","_U173.out"],
          ["self.clk","_U174.clk"],
          ["self.in.2","_U174.in"],
          ["self.out.2","_U174.out"]
        ]
      },
      "array_delay_U192":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U193":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U193.clk"],
          ["self.in.0","_U193.in"],
          ["self.out.0","_U193.out"],
          ["self.clk","_U194.clk"],
          ["self.in.1","_U194.in"],
          ["self.out.1","_U194.out"],
          ["self.clk","_U195.clk"],
          ["self.in.2","_U195.in"],
          ["self.out.2","_U195.out"]
        ]
      },
      "array_delay_U196":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U199":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U197.clk"],
          ["self.in.0","_U197.in"],
          ["self.out.0","_U197.out"],
          ["self.clk","_U198.clk"],
          ["self.in.1","_U198.in"],
          ["self.out.1","_U198.out"],
          ["self.clk","_U199.clk"],
          ["self.in.2","_U199.in"],
          ["self.out.2","_U199.out"]
        ]
      },
      "array_delay_U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U22.clk"],
          ["self.in.0","_U22.in"],
          ["self.out.0","_U22.out"],
          ["self.clk","_U23.clk"],
          ["self.in.1","_U23.in"],
          ["self.out.1","_U23.out"],
          ["self.clk","_U24.clk"],
          ["self.in.2","_U24.in"],
          ["self.out.2","_U24.out"]
        ]
      },
      "array_delay_U218":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U219":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U221":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U219.clk"],
          ["self.in.0","_U219.in"],
          ["self.out.0","_U219.out"],
          ["self.clk","_U220.clk"],
          ["self.in.1","_U220.in"],
          ["self.out.1","_U220.out"],
          ["self.clk","_U221.clk"],
          ["self.in.2","_U221.in"],
          ["self.out.2","_U221.out"]
        ]
      },
      "array_delay_U222":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U225":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U223.clk"],
          ["self.in.0","_U223.in"],
          ["self.out.0","_U223.out"],
          ["self.clk","_U224.clk"],
          ["self.in.1","_U224.in"],
          ["self.out.1","_U224.out"],
          ["self.clk","_U225.clk"],
          ["self.in.2","_U225.in"],
          ["self.out.2","_U225.out"]
        ]
      },
      "array_delay_U244":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U245":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U246":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U245.clk"],
          ["self.in.0","_U245.in"],
          ["self.out.0","_U245.out"],
          ["self.clk","_U246.clk"],
          ["self.in.1","_U246.in"],
          ["self.out.1","_U246.out"],
          ["self.clk","_U247.clk"],
          ["self.in.2","_U247.in"],
          ["self.out.2","_U247.out"]
        ]
      },
      "array_delay_U248":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U249":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U250":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U251":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U249.clk"],
          ["self.in.0","_U249.in"],
          ["self.out.0","_U249.out"],
          ["self.clk","_U250.clk"],
          ["self.in.1","_U250.in"],
          ["self.out.1","_U250.out"],
          ["self.clk","_U251.clk"],
          ["self.in.2","_U251.in"],
          ["self.out.2","_U251.out"]
        ]
      },
      "array_delay_U270":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U271":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U271.clk"],
          ["self.in.0","_U271.in"],
          ["self.out.0","_U271.out"],
          ["self.clk","_U272.clk"],
          ["self.in.1","_U272.in"],
          ["self.out.1","_U272.out"],
          ["self.clk","_U273.clk"],
          ["self.in.2","_U273.in"],
          ["self.out.2","_U273.out"]
        ]
      },
      "array_delay_U274":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U275.clk"],
          ["self.in.0","_U275.in"],
          ["self.out.0","_U275.out"],
          ["self.clk","_U276.clk"],
          ["self.in.1","_U276.in"],
          ["self.out.1","_U276.out"],
          ["self.clk","_U277.clk"],
          ["self.in.2","_U277.in"],
          ["self.out.2","_U277.out"]
        ]
      },
      "array_delay_U295":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U296":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U297":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U296.clk"],
          ["self.in.0","_U296.in"],
          ["self.out.0","_U296.out"],
          ["self.clk","_U297.clk"],
          ["self.in.1","_U297.in"],
          ["self.out.1","_U297.out"],
          ["self.clk","_U298.clk"],
          ["self.in.2","_U298.in"],
          ["self.out.2","_U298.out"]
        ]
      },
      "array_delay_U299":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U300":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U301":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U302":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U300.clk"],
          ["self.in.0","_U300.in"],
          ["self.out.0","_U300.out"],
          ["self.clk","_U301.clk"],
          ["self.in.1","_U301.in"],
          ["self.out.1","_U301.out"],
          ["self.clk","_U302.clk"],
          ["self.in.2","_U302.in"],
          ["self.out.2","_U302.out"]
        ]
      },
      "array_delay_U320":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U321.clk"],
          ["self.in.0","_U321.in"],
          ["self.out.0","_U321.out"],
          ["self.clk","_U322.clk"],
          ["self.in.1","_U322.in"],
          ["self.out.1","_U322.out"],
          ["self.clk","_U323.clk"],
          ["self.in.2","_U323.in"],
          ["self.out.2","_U323.out"]
        ]
      },
      "array_delay_U324":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U325":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U326":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U327":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U325.clk"],
          ["self.in.0","_U325.in"],
          ["self.out.0","_U325.out"],
          ["self.clk","_U326.clk"],
          ["self.in.1","_U326.in"],
          ["self.out.1","_U326.out"],
          ["self.clk","_U327.clk"],
          ["self.in.2","_U327.in"],
          ["self.out.2","_U327.out"]
        ]
      },
      "array_delay_U345":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U346":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U347":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U346.clk"],
          ["self.in.0","_U346.in"],
          ["self.out.0","_U346.out"],
          ["self.clk","_U347.clk"],
          ["self.in.1","_U347.in"],
          ["self.out.1","_U347.out"],
          ["self.clk","_U348.clk"],
          ["self.in.2","_U348.in"],
          ["self.out.2","_U348.out"]
        ]
      },
      "array_delay_U349":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U350":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U351":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U352":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U350.clk"],
          ["self.in.0","_U350.in"],
          ["self.out.0","_U350.out"],
          ["self.clk","_U351.clk"],
          ["self.in.1","_U351.in"],
          ["self.out.1","_U351.out"],
          ["self.clk","_U352.clk"],
          ["self.in.2","_U352.in"],
          ["self.out.2","_U352.out"]
        ]
      },
      "array_delay_U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U43":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U43.clk"],
          ["self.in.0","_U43.in"],
          ["self.out.0","_U43.out"],
          ["self.clk","_U44.clk"],
          ["self.in.1","_U44.in"],
          ["self.out.1","_U44.out"],
          ["self.clk","_U45.clk"],
          ["self.in.2","_U45.in"],
          ["self.out.2","_U45.out"]
        ]
      },
      "array_delay_U46":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U47.clk"],
          ["self.in.0","_U47.in"],
          ["self.out.0","_U47.out"],
          ["self.clk","_U48.clk"],
          ["self.in.1","_U48.in"],
          ["self.out.1","_U48.out"],
          ["self.clk","_U49.clk"],
          ["self.in.2","_U49.in"],
          ["self.out.2","_U49.out"]
        ]
      },
      "array_delay_U67":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U68.clk"],
          ["self.in.0","_U68.in"],
          ["self.out.0","_U68.out"],
          ["self.clk","_U69.clk"],
          ["self.in.1","_U69.in"],
          ["self.out.1","_U69.out"],
          ["self.clk","_U70.clk"],
          ["self.in.2","_U70.in"],
          ["self.out.2","_U70.out"]
        ]
      },
      "array_delay_U71":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U72.clk"],
          ["self.in.0","_U72.in"],
          ["self.out.0","_U72.out"],
          ["self.clk","_U73.clk"],
          ["self.in.1","_U73.in"],
          ["self.out.1","_U73.out"],
          ["self.clk","_U74.clk"],
          ["self.in.2","_U74.in"],
          ["self.out.2","_U74.out"]
        ]
      },
      "array_delay_U92":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U93":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U93.clk"],
          ["self.in.0","_U93.in"],
          ["self.out.0","_U93.out"],
          ["self.clk","_U94.clk"],
          ["self.in.1","_U94.in"],
          ["self.out.1","_U94.out"],
          ["self.clk","_U95.clk"],
          ["self.in.2","_U95.in"],
          ["self.out.2","_U95.out"]
        ]
      },
      "array_delay_U96":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U97.clk"],
          ["self.in.0","_U97.in"],
          ["self.out.0","_U97.out"],
          ["self.clk","_U98.clk"],
          ["self.in.1","_U98.in"],
          ["self.out.1","_U98.out"],
          ["self.clk","_U99.clk"],
          ["self.in.2","_U99.in"],
          ["self.out.2","_U99.out"]
        ]
      },
      "camera_pipeline":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_write_duplicate0_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_clkwrk_write_duplicate0_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_write_duplicate1_op_hcompute_hw_output_stencil_1_write_en","Bit"],
          ["hw_output_stencil_clkwrk_write_duplicate1_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_write_duplicate2_op_hcompute_hw_output_stencil_2_write_en","Bit"],
          ["hw_output_stencil_clkwrk_write_duplicate2_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U834":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "corrected_stencil":{
            "modref":"global.corrected_stencil_ub"
          },
          "curved_stencil":{
            "modref":"global.curved_stencil_ub"
          },
          "demosaicked_1_stencil":{
            "modref":"global.demosaicked_1_stencil_ub"
          },
          "denoised_1_stencil":{
            "modref":"global.denoised_1_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_corrected_stencil":{
            "modref":"global.cu_op_hcompute_corrected_stencil"
          },
          "op_hcompute_corrected_stencil_1":{
            "modref":"global.cu_op_hcompute_corrected_stencil_1"
          },
          "op_hcompute_corrected_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_corrected_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U171"
          },
          "op_hcompute_corrected_stencil_1_port_controller":{
            "modref":"global.affine_controller__U150"
          },
          "op_hcompute_corrected_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_corrected_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_corrected_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U167"
          },
          "op_hcompute_corrected_stencil_2":{
            "modref":"global.cu_op_hcompute_corrected_stencil_2"
          },
          "op_hcompute_corrected_stencil_2_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_corrected_stencil_2_exe_start_control_vars":{
            "modref":"global.array_delay_U196"
          },
          "op_hcompute_corrected_stencil_2_port_controller":{
            "modref":"global.affine_controller__U175"
          },
          "op_hcompute_corrected_stencil_2_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_corrected_stencil_2_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_corrected_stencil_2_write_start_control_vars":{
            "modref":"global.array_delay_U192"
          },
          "op_hcompute_corrected_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_corrected_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U146"
          },
          "op_hcompute_corrected_stencil_port_controller":{
            "modref":"global.affine_controller__U125"
          },
          "op_hcompute_corrected_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_corrected_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_corrected_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U142"
          },
          "op_hcompute_curved_stencil":{
            "modref":"global.cu_op_hcompute_curved_stencil"
          },
          "op_hcompute_curved_stencil_1":{
            "modref":"global.cu_op_hcompute_curved_stencil_1"
          },
          "op_hcompute_curved_stencil_1_U243":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_curved_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_curved_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U248"
          },
          "op_hcompute_curved_stencil_1_port_controller":{
            "modref":"global.affine_controller__U226"
          },
          "op_hcompute_curved_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_curved_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_curved_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U244"
          },
          "op_hcompute_curved_stencil_2":{
            "modref":"global.cu_op_hcompute_curved_stencil_2"
          },
          "op_hcompute_curved_stencil_2_U269":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_curved_stencil_2_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_curved_stencil_2_exe_start_control_vars":{
            "modref":"global.array_delay_U274"
          },
          "op_hcompute_curved_stencil_2_port_controller":{
            "modref":"global.affine_controller__U252"
          },
          "op_hcompute_curved_stencil_2_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_curved_stencil_2_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_curved_stencil_2_write_start_control_vars":{
            "modref":"global.array_delay_U270"
          },
          "op_hcompute_curved_stencil_U217":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_curved_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_curved_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U222"
          },
          "op_hcompute_curved_stencil_port_controller":{
            "modref":"global.affine_controller__U200"
          },
          "op_hcompute_curved_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_curved_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_curved_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U218"
          },
          "op_hcompute_demosaicked_1_stencil":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil"
          },
          "op_hcompute_demosaicked_1_stencil_1":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil_1"
          },
          "op_hcompute_demosaicked_1_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U96"
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller":{
            "modref":"global.affine_controller__U75"
          },
          "op_hcompute_demosaicked_1_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U92"
          },
          "op_hcompute_demosaicked_1_stencil_2":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil_2"
          },
          "op_hcompute_demosaicked_1_stencil_2_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars":{
            "modref":"global.array_delay_U121"
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller":{
            "modref":"global.affine_controller__U100"
          },
          "op_hcompute_demosaicked_1_stencil_2_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_2_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_2_write_start_control_vars":{
            "modref":"global.array_delay_U117"
          },
          "op_hcompute_demosaicked_1_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U71"
          },
          "op_hcompute_demosaicked_1_stencil_port_controller":{
            "modref":"global.affine_controller__U50"
          },
          "op_hcompute_demosaicked_1_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U67"
          },
          "op_hcompute_denoised_1_stencil":{
            "modref":"global.cu_op_hcompute_denoised_1_stencil"
          },
          "op_hcompute_denoised_1_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_denoised_1_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U46"
          },
          "op_hcompute_denoised_1_stencil_port_controller":{
            "modref":"global.affine_controller__U25"
          },
          "op_hcompute_denoised_1_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_denoised_1_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_denoised_1_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U42"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U21"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U17"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U324"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "modref":"global.affine_controller__U303"
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U320"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_2_exe_start_control_vars":{
            "modref":"global.array_delay_U349"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "modref":"global.affine_controller__U328"
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_2_write_start_control_vars":{
            "modref":"global.array_delay_U345"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U299"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U278"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U295"
          }
        },
        "connections":[
          ["self.clk","_U834.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U834.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U834.out"],
          ["self.clk","corrected_stencil.clk"],
          ["self.flush","corrected_stencil.flush"],
          ["op_hcompute_corrected_stencil_1.corrected_stencil_op_hcompute_corrected_stencil_1_write","corrected_stencil.op_hcompute_corrected_stencil_1_write"],
          ["op_hcompute_corrected_stencil_1_write_start_control_vars.out","corrected_stencil.op_hcompute_corrected_stencil_1_write_ctrl_vars"],
          ["op_hcompute_corrected_stencil_1_write_start.out","corrected_stencil.op_hcompute_corrected_stencil_1_write_wen"],
          ["op_hcompute_corrected_stencil_2.corrected_stencil_op_hcompute_corrected_stencil_2_write","corrected_stencil.op_hcompute_corrected_stencil_2_write"],
          ["op_hcompute_corrected_stencil_2_write_start_control_vars.out","corrected_stencil.op_hcompute_corrected_stencil_2_write_ctrl_vars"],
          ["op_hcompute_corrected_stencil_2_write_start.out","corrected_stencil.op_hcompute_corrected_stencil_2_write_wen"],
          ["op_hcompute_corrected_stencil.corrected_stencil_op_hcompute_corrected_stencil_write","corrected_stencil.op_hcompute_corrected_stencil_write"],
          ["op_hcompute_corrected_stencil_write_start_control_vars.out","corrected_stencil.op_hcompute_corrected_stencil_write_ctrl_vars"],
          ["op_hcompute_corrected_stencil_write_start.out","corrected_stencil.op_hcompute_corrected_stencil_write_wen"],
          ["op_hcompute_curved_stencil_1.corrected_stencil_op_hcompute_curved_stencil_1_read","corrected_stencil.op_hcompute_curved_stencil_1_read"],
          ["op_hcompute_curved_stencil_1_port_controller.d","corrected_stencil.op_hcompute_curved_stencil_1_read_ctrl_vars"],
          ["op_hcompute_curved_stencil_1_read_start.out","corrected_stencil.op_hcompute_curved_stencil_1_read_ren"],
          ["op_hcompute_curved_stencil_2.corrected_stencil_op_hcompute_curved_stencil_2_read","corrected_stencil.op_hcompute_curved_stencil_2_read"],
          ["op_hcompute_curved_stencil_2_port_controller.d","corrected_stencil.op_hcompute_curved_stencil_2_read_ctrl_vars"],
          ["op_hcompute_curved_stencil_2_read_start.out","corrected_stencil.op_hcompute_curved_stencil_2_read_ren"],
          ["op_hcompute_curved_stencil.corrected_stencil_op_hcompute_curved_stencil_read","corrected_stencil.op_hcompute_curved_stencil_read"],
          ["op_hcompute_curved_stencil_port_controller.d","corrected_stencil.op_hcompute_curved_stencil_read_ctrl_vars"],
          ["op_hcompute_curved_stencil_read_start.out","corrected_stencil.op_hcompute_curved_stencil_read_ren"],
          ["self.rst_n","corrected_stencil.rst_n"],
          ["self.clk","curved_stencil.clk"],
          ["self.flush","curved_stencil.flush"],
          ["op_hcompute_curved_stencil_1.curved_stencil_op_hcompute_curved_stencil_1_write","curved_stencil.op_hcompute_curved_stencil_1_write"],
          ["op_hcompute_curved_stencil_1_write_start_control_vars.out","curved_stencil.op_hcompute_curved_stencil_1_write_ctrl_vars"],
          ["op_hcompute_curved_stencil_1_write_start.out","curved_stencil.op_hcompute_curved_stencil_1_write_wen"],
          ["op_hcompute_curved_stencil_2.curved_stencil_op_hcompute_curved_stencil_2_write","curved_stencil.op_hcompute_curved_stencil_2_write"],
          ["op_hcompute_curved_stencil_2_write_start_control_vars.out","curved_stencil.op_hcompute_curved_stencil_2_write_ctrl_vars"],
          ["op_hcompute_curved_stencil_2_write_start.out","curved_stencil.op_hcompute_curved_stencil_2_write_wen"],
          ["op_hcompute_curved_stencil.curved_stencil_op_hcompute_curved_stencil_write","curved_stencil.op_hcompute_curved_stencil_write"],
          ["op_hcompute_curved_stencil_write_start_control_vars.out","curved_stencil.op_hcompute_curved_stencil_write_ctrl_vars"],
          ["op_hcompute_curved_stencil_write_start.out","curved_stencil.op_hcompute_curved_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil_1.curved_stencil_op_hcompute_hw_output_stencil_1_read","curved_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","curved_stencil.op_hcompute_hw_output_stencil_1_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_1_read_start.out","curved_stencil.op_hcompute_hw_output_stencil_1_read_ren"],
          ["op_hcompute_hw_output_stencil_2.curved_stencil_op_hcompute_hw_output_stencil_2_read","curved_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","curved_stencil.op_hcompute_hw_output_stencil_2_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_2_read_start.out","curved_stencil.op_hcompute_hw_output_stencil_2_read_ren"],
          ["op_hcompute_hw_output_stencil.curved_stencil_op_hcompute_hw_output_stencil_read","curved_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","curved_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","curved_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","curved_stencil.rst_n"],
          ["self.clk","demosaicked_1_stencil.clk"],
          ["self.flush","demosaicked_1_stencil.flush"],
          ["op_hcompute_corrected_stencil_1.demosaicked_1_stencil_op_hcompute_corrected_stencil_1_read","demosaicked_1_stencil.op_hcompute_corrected_stencil_1_read"],
          ["op_hcompute_corrected_stencil_1_port_controller.d","demosaicked_1_stencil.op_hcompute_corrected_stencil_1_read_ctrl_vars"],
          ["op_hcompute_corrected_stencil_1_read_start.out","demosaicked_1_stencil.op_hcompute_corrected_stencil_1_read_ren"],
          ["op_hcompute_corrected_stencil_2.demosaicked_1_stencil_op_hcompute_corrected_stencil_2_read","demosaicked_1_stencil.op_hcompute_corrected_stencil_2_read"],
          ["op_hcompute_corrected_stencil_2_port_controller.d","demosaicked_1_stencil.op_hcompute_corrected_stencil_2_read_ctrl_vars"],
          ["op_hcompute_corrected_stencil_2_read_start.out","demosaicked_1_stencil.op_hcompute_corrected_stencil_2_read_ren"],
          ["op_hcompute_corrected_stencil.demosaicked_1_stencil_op_hcompute_corrected_stencil_read","demosaicked_1_stencil.op_hcompute_corrected_stencil_read"],
          ["op_hcompute_corrected_stencil_port_controller.d","demosaicked_1_stencil.op_hcompute_corrected_stencil_read_ctrl_vars"],
          ["op_hcompute_corrected_stencil_read_start.out","demosaicked_1_stencil.op_hcompute_corrected_stencil_read_ren"],
          ["op_hcompute_demosaicked_1_stencil_1.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write_wen"],
          ["op_hcompute_demosaicked_1_stencil_2.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write_wen"],
          ["op_hcompute_demosaicked_1_stencil.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write"],
          ["op_hcompute_demosaicked_1_stencil_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write_wen"],
          ["self.rst_n","demosaicked_1_stencil.rst_n"],
          ["self.clk","denoised_1_stencil.clk"],
          ["self.flush","denoised_1_stencil.flush"],
          ["op_hcompute_demosaicked_1_stencil_1.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_1_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read_ren"],
          ["op_hcompute_demosaicked_1_stencil_2.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_2_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read_ren"],
          ["op_hcompute_demosaicked_1_stencil.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read_ren"],
          ["op_hcompute_denoised_1_stencil.denoised_1_stencil_op_hcompute_denoised_1_stencil_write","denoised_1_stencil.op_hcompute_denoised_1_stencil_write"],
          ["op_hcompute_denoised_1_stencil_write_start_control_vars.out","denoised_1_stencil.op_hcompute_denoised_1_stencil_write_ctrl_vars"],
          ["op_hcompute_denoised_1_stencil_write_start.out","denoised_1_stencil.op_hcompute_denoised_1_stencil_write_wen"],
          ["self.rst_n","denoised_1_stencil.rst_n"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_denoised_1_stencil.hw_input_global_wrapper_stencil_op_hcompute_denoised_1_stencil_read","hw_input_global_wrapper_stencil.op_hcompute_denoised_1_stencil_read"],
          ["op_hcompute_denoised_1_stencil_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_denoised_1_stencil_read_ctrl_vars"],
          ["op_hcompute_denoised_1_stencil_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_denoised_1_stencil_read_ren"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.clk","op_hcompute_corrected_stencil.clk"],
          ["self.clk","op_hcompute_corrected_stencil_1.clk"],
          ["self.clk","op_hcompute_corrected_stencil_1_exe_start.clk"],
          ["op_hcompute_corrected_stencil_1_port_controller.valid","op_hcompute_corrected_stencil_1_exe_start.in"],
          ["op_hcompute_corrected_stencil_1_write_start.in","op_hcompute_corrected_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_corrected_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_corrected_stencil_1_port_controller.d","op_hcompute_corrected_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_corrected_stencil_1_port_controller.clk"],
          ["op_hcompute_corrected_stencil_1_write_start_control_vars.in","op_hcompute_corrected_stencil_1_port_controller.d"],
          ["op_hcompute_corrected_stencil_1_read_start.in","op_hcompute_corrected_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_corrected_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_corrected_stencil_2.clk"],
          ["self.clk","op_hcompute_corrected_stencil_2_exe_start.clk"],
          ["op_hcompute_corrected_stencil_2_port_controller.valid","op_hcompute_corrected_stencil_2_exe_start.in"],
          ["op_hcompute_corrected_stencil_2_write_start.in","op_hcompute_corrected_stencil_2_exe_start.out"],
          ["self.clk","op_hcompute_corrected_stencil_2_exe_start_control_vars.clk"],
          ["op_hcompute_corrected_stencil_2_port_controller.d","op_hcompute_corrected_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_corrected_stencil_2_port_controller.clk"],
          ["op_hcompute_corrected_stencil_2_write_start_control_vars.in","op_hcompute_corrected_stencil_2_port_controller.d"],
          ["op_hcompute_corrected_stencil_2_read_start.in","op_hcompute_corrected_stencil_2_port_controller.valid"],
          ["self.clk","op_hcompute_corrected_stencil_2_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_corrected_stencil_exe_start.clk"],
          ["op_hcompute_corrected_stencil_port_controller.valid","op_hcompute_corrected_stencil_exe_start.in"],
          ["op_hcompute_corrected_stencil_write_start.in","op_hcompute_corrected_stencil_exe_start.out"],
          ["self.clk","op_hcompute_corrected_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_corrected_stencil_port_controller.d","op_hcompute_corrected_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_corrected_stencil_port_controller.clk"],
          ["op_hcompute_corrected_stencil_write_start_control_vars.in","op_hcompute_corrected_stencil_port_controller.d"],
          ["op_hcompute_corrected_stencil_read_start.in","op_hcompute_corrected_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_corrected_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_curved_stencil.clk"],
          ["self.clk","op_hcompute_curved_stencil_1.clk"],
          ["self.clk","op_hcompute_curved_stencil_1_U243.clk"],
          ["op_hcompute_curved_stencil_1_exe_start.out","op_hcompute_curved_stencil_1_U243.in"],
          ["op_hcompute_curved_stencil_1_write_start.in","op_hcompute_curved_stencil_1_U243.out"],
          ["self.clk","op_hcompute_curved_stencil_1_exe_start.clk"],
          ["op_hcompute_curved_stencil_1_port_controller.valid","op_hcompute_curved_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_curved_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_curved_stencil_1_port_controller.d","op_hcompute_curved_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_curved_stencil_1_port_controller.clk"],
          ["op_hcompute_curved_stencil_1_write_start_control_vars.in","op_hcompute_curved_stencil_1_port_controller.d"],
          ["op_hcompute_curved_stencil_1_read_start.in","op_hcompute_curved_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_curved_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_curved_stencil_2.clk"],
          ["self.clk","op_hcompute_curved_stencil_2_U269.clk"],
          ["op_hcompute_curved_stencil_2_exe_start.out","op_hcompute_curved_stencil_2_U269.in"],
          ["op_hcompute_curved_stencil_2_write_start.in","op_hcompute_curved_stencil_2_U269.out"],
          ["self.clk","op_hcompute_curved_stencil_2_exe_start.clk"],
          ["op_hcompute_curved_stencil_2_port_controller.valid","op_hcompute_curved_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_curved_stencil_2_exe_start_control_vars.clk"],
          ["op_hcompute_curved_stencil_2_port_controller.d","op_hcompute_curved_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_curved_stencil_2_port_controller.clk"],
          ["op_hcompute_curved_stencil_2_write_start_control_vars.in","op_hcompute_curved_stencil_2_port_controller.d"],
          ["op_hcompute_curved_stencil_2_read_start.in","op_hcompute_curved_stencil_2_port_controller.valid"],
          ["self.clk","op_hcompute_curved_stencil_2_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_curved_stencil_U217.clk"],
          ["op_hcompute_curved_stencil_exe_start.out","op_hcompute_curved_stencil_U217.in"],
          ["op_hcompute_curved_stencil_write_start.in","op_hcompute_curved_stencil_U217.out"],
          ["self.clk","op_hcompute_curved_stencil_exe_start.clk"],
          ["op_hcompute_curved_stencil_port_controller.valid","op_hcompute_curved_stencil_exe_start.in"],
          ["self.clk","op_hcompute_curved_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_curved_stencil_port_controller.d","op_hcompute_curved_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_curved_stencil_port_controller.clk"],
          ["op_hcompute_curved_stencil_write_start_control_vars.in","op_hcompute_curved_stencil_port_controller.d"],
          ["op_hcompute_curved_stencil_read_start.in","op_hcompute_curved_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_curved_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil.clk"],
          ["op_hcompute_demosaicked_1_stencil_exe_start_control_vars.out.2","op_hcompute_demosaicked_1_stencil.demosaicked_1_s0_x"],
          ["op_hcompute_demosaicked_1_stencil_exe_start_control_vars.out.1","op_hcompute_demosaicked_1_stencil.demosaicked_1_s0_y"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.out.2","op_hcompute_demosaicked_1_stencil_1.demosaicked_1_s0_x_1"],
          ["op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.out.1","op_hcompute_demosaicked_1_stencil_1.demosaicked_1_s0_y_1"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.valid","op_hcompute_demosaicked_1_stencil_1_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start.in","op_hcompute_demosaicked_1_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.d","op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_1_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_1_read_start.in","op_hcompute_demosaicked_1_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.out.2","op_hcompute_demosaicked_1_stencil_2.demosaicked_1_s0_x_2"],
          ["op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.out.1","op_hcompute_demosaicked_1_stencil_2.demosaicked_1_s0_y_2"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.valid","op_hcompute_demosaicked_1_stencil_2_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start.in","op_hcompute_demosaicked_1_stencil_2_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.d","op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_2_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_2_read_start.in","op_hcompute_demosaicked_1_stencil_2_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.valid","op_hcompute_demosaicked_1_stencil_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_write_start.in","op_hcompute_demosaicked_1_stencil_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.d","op_hcompute_demosaicked_1_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_read_start.in","op_hcompute_demosaicked_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_denoised_1_stencil.clk"],
          ["self.clk","op_hcompute_denoised_1_stencil_exe_start.clk"],
          ["op_hcompute_denoised_1_stencil_port_controller.valid","op_hcompute_denoised_1_stencil_exe_start.in"],
          ["op_hcompute_denoised_1_stencil_write_start.in","op_hcompute_denoised_1_stencil_exe_start.out"],
          ["self.clk","op_hcompute_denoised_1_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_denoised_1_stencil_port_controller.d","op_hcompute_denoised_1_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_denoised_1_stencil_port_controller.clk"],
          ["op_hcompute_denoised_1_stencil_write_start_control_vars.in","op_hcompute_denoised_1_stencil_port_controller.d"],
          ["op_hcompute_denoised_1_stencil_read_start.in","op_hcompute_denoised_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_denoised_1_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_exe_start.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_write_duplicate0_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_write_duplicate0_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_write_duplicate1_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_write_duplicate1_op_hcompute_hw_output_stencil_1_write"],
          ["self.clk","op_hcompute_hw_output_stencil_1_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller.valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","op_hcompute_hw_output_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_write_start_control_vars.in","op_hcompute_hw_output_stencil_1_port_controller.d"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_write_duplicate1_op_hcompute_hw_output_stencil_1_write_en","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_write_duplicate2_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_write_duplicate2_op_hcompute_hw_output_stencil_2_write"],
          ["self.clk","op_hcompute_hw_output_stencil_2_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller.valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","op_hcompute_hw_output_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_write_start_control_vars.in","op_hcompute_hw_output_stencil_2_port_controller.d"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_write_duplicate2_op_hcompute_hw_output_stencil_2_write_en","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_write_duplicate0_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"]
        ]
      },
      "corrected_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_corrected_stencil_1_write_wen","BitIn"],
          ["op_hcompute_corrected_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_2_write_wen","BitIn"],
          ["op_hcompute_corrected_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_write_wen","BitIn"],
          ["op_hcompute_corrected_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_1_read_ren","BitIn"],
          ["op_hcompute_curved_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_curved_stencil_2_read_ren","BitIn"],
          ["op_hcompute_curved_stencil_2_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_curved_stencil_read_ren","BitIn"],
          ["op_hcompute_curved_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U385":{
            "modref":"global.memtile_long_delay__U353"
          },
          "delay_sr_U418":{
            "modref":"global.memtile_long_delay__U386"
          },
          "delay_sr_U451":{
            "modref":"global.memtile_long_delay__U419"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U385.clk"],
          ["self.flush","delay_sr_U385.flush"],
          ["self.op_hcompute_curved_stencil_1_read.0","delay_sr_U385.rdata"],
          ["self.rst_n","delay_sr_U385.rst_n"],
          ["self.op_hcompute_corrected_stencil_1_write.0","delay_sr_U385.wdata"],
          ["self.clk","delay_sr_U418.clk"],
          ["self.flush","delay_sr_U418.flush"],
          ["self.op_hcompute_curved_stencil_2_read.0","delay_sr_U418.rdata"],
          ["self.rst_n","delay_sr_U418.rst_n"],
          ["self.op_hcompute_corrected_stencil_2_write.0","delay_sr_U418.wdata"],
          ["self.clk","delay_sr_U451.clk"],
          ["self.flush","delay_sr_U451.flush"],
          ["self.op_hcompute_curved_stencil_read.0","delay_sr_U451.rdata"],
          ["self.rst_n","delay_sr_U451.rst_n"],
          ["self.op_hcompute_corrected_stencil_write.0","delay_sr_U451.wdata"]
        ]
      },
      "cu_op_hcompute_corrected_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_stencil_op_hcompute_corrected_stencil_read",["Array",3,["Array",16,"BitIn"]]],
          ["corrected_stencil_op_hcompute_corrected_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_corrected_stencil"
          }
        },
        "connections":[
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_read.0","inner_compute.in0_demosaicked_1_stencil.0"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_read.1","inner_compute.in0_demosaicked_1_stencil.1"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_read.2","inner_compute.in0_demosaicked_1_stencil.2"],
          ["self.corrected_stencil_op_hcompute_corrected_stencil_write.0","inner_compute.out_corrected_stencil"]
        ]
      },
      "cu_op_hcompute_corrected_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_stencil_op_hcompute_corrected_stencil_1_read",["Array",3,["Array",16,"BitIn"]]],
          ["corrected_stencil_op_hcompute_corrected_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_corrected_stencil_1"
          }
        },
        "connections":[
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_1_read.0","inner_compute.in0_demosaicked_1_stencil.0"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_1_read.1","inner_compute.in0_demosaicked_1_stencil.1"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_1_read.2","inner_compute.in0_demosaicked_1_stencil.2"],
          ["self.corrected_stencil_op_hcompute_corrected_stencil_1_write.0","inner_compute.out_corrected_stencil"]
        ]
      },
      "cu_op_hcompute_corrected_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_stencil_op_hcompute_corrected_stencil_2_read",["Array",3,["Array",16,"BitIn"]]],
          ["corrected_stencil_op_hcompute_corrected_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_corrected_stencil_2"
          }
        },
        "connections":[
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_2_read.0","inner_compute.in0_demosaicked_1_stencil.0"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_2_read.1","inner_compute.in0_demosaicked_1_stencil.1"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_2_read.2","inner_compute.in0_demosaicked_1_stencil.2"],
          ["self.corrected_stencil_op_hcompute_corrected_stencil_2_write.0","inner_compute.out_corrected_stencil"]
        ]
      },
      "cu_op_hcompute_curved_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["corrected_stencil_op_hcompute_curved_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["curved_stencil_op_hcompute_curved_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_curved_stencil"
          }
        },
        "connections":[
          ["self.clk","inner_compute.clk"],
          ["self.corrected_stencil_op_hcompute_curved_stencil_read.0","inner_compute.in0_corrected_stencil.0"],
          ["self.curved_stencil_op_hcompute_curved_stencil_write.0","inner_compute.out_curved_stencil"]
        ]
      },
      "cu_op_hcompute_curved_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["corrected_stencil_op_hcompute_curved_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["curved_stencil_op_hcompute_curved_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_curved_stencil_1"
          }
        },
        "connections":[
          ["self.clk","inner_compute.clk"],
          ["self.corrected_stencil_op_hcompute_curved_stencil_1_read.0","inner_compute.in0_corrected_stencil.0"],
          ["self.curved_stencil_op_hcompute_curved_stencil_1_write.0","inner_compute.out_curved_stencil"]
        ]
      },
      "cu_op_hcompute_curved_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["corrected_stencil_op_hcompute_curved_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["curved_stencil_op_hcompute_curved_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_curved_stencil_2"
          }
        },
        "connections":[
          ["self.clk","inner_compute.clk"],
          ["self.corrected_stencil_op_hcompute_curved_stencil_2_read.0","inner_compute.in0_corrected_stencil.0"],
          ["self.curved_stencil_op_hcompute_curved_stencil_2_write.0","inner_compute.out_curved_stencil"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_s0_x",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y",["Array",16,"BitIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_demosaicked_1_stencil"
          }
        },
        "connections":[
          ["self.demosaicked_1_s0_x","inner_compute.demosaicked_1_s0_x"],
          ["self.demosaicked_1_s0_y","inner_compute.demosaicked_1_s0_y"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute.in0_denoised_1_stencil.0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute.in0_denoised_1_stencil.1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.2","inner_compute.in0_denoised_1_stencil.2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.3","inner_compute.in0_denoised_1_stencil.3"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.4","inner_compute.in0_denoised_1_stencil.4"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.5","inner_compute.in0_denoised_1_stencil.5"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute.in0_denoised_1_stencil.6"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.7","inner_compute.in0_denoised_1_stencil.7"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write.0","inner_compute.out_demosaicked_1_stencil"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_s0_x_1",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_1",["Array",16,"BitIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read",["Array",5,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_demosaicked_1_stencil_1"
          }
        },
        "connections":[
          ["self.demosaicked_1_s0_x_1","inner_compute.demosaicked_1_s0_x_1"],
          ["self.demosaicked_1_s0_y_1","inner_compute.demosaicked_1_s0_y_1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.0","inner_compute.in0_denoised_1_stencil.0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.1","inner_compute.in0_denoised_1_stencil.1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.2","inner_compute.in0_denoised_1_stencil.2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.3","inner_compute.in0_denoised_1_stencil.3"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute.in0_denoised_1_stencil.4"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write.0","inner_compute.out_demosaicked_1_stencil"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_s0_x_2",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_2",["Array",16,"BitIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_demosaicked_1_stencil_2"
          }
        },
        "connections":[
          ["self.demosaicked_1_s0_x_2","inner_compute.demosaicked_1_s0_x_2"],
          ["self.demosaicked_1_s0_y_2","inner_compute.demosaicked_1_s0_y_2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute.in0_denoised_1_stencil.0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute.in0_denoised_1_stencil.1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.2","inner_compute.in0_denoised_1_stencil.2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.3","inner_compute.in0_denoised_1_stencil.3"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.4","inner_compute.in0_denoised_1_stencil.4"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.5","inner_compute.in0_denoised_1_stencil.5"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute.in0_denoised_1_stencil.6"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.7","inner_compute.in0_denoised_1_stencil.7"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write.0","inner_compute.out_demosaicked_1_stencil"]
        ]
      },
      "cu_op_hcompute_denoised_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_denoised_1_stencil_read",["Array",5,["Array",16,"BitIn"]]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_denoised_1_stencil"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_denoised_1_stencil_read.0","inner_compute.in0_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_denoised_1_stencil_read.1","inner_compute.in0_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_denoised_1_stencil_read.2","inner_compute.in0_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_denoised_1_stencil_read.3","inner_compute.in0_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_denoised_1_stencil_read.4","inner_compute.in0_hw_input_global_wrapper_stencil.4"],
          ["self.denoised_1_stencil_op_hcompute_denoised_1_stencil_write.0","inner_compute.out_denoised_1_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["curved_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_write_duplicate0_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.curved_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_curved_stencil.0"],
          ["self.hw_output_stencil_clkwrk_write_duplicate0_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["curved_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_write_duplicate1_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_1"
          }
        },
        "connections":[
          ["self.curved_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in0_curved_stencil.0"],
          ["self.hw_output_stencil_clkwrk_write_duplicate1_op_hcompute_hw_output_stencil_1_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["curved_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_write_duplicate2_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_2"
          }
        },
        "connections":[
          ["self.curved_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in0_curved_stencil.0"],
          ["self.hw_output_stencil_clkwrk_write_duplicate2_op_hcompute_hw_output_stencil_2_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "curved_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_curved_stencil_1_write_wen","BitIn"],
          ["op_hcompute_curved_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_2_write_wen","BitIn"],
          ["op_hcompute_curved_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_write_wen","BitIn"],
          ["op_hcompute_curved_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_1_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_2_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U484":{
            "modref":"global.memtile_long_delay__U452"
          },
          "delay_sr_U496":{
            "modref":"global.delay__U485"
          },
          "delay_sr_U529":{
            "modref":"global.memtile_long_delay__U497"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U484.clk"],
          ["self.flush","delay_sr_U484.flush"],
          ["self.op_hcompute_hw_output_stencil_1_read.0","delay_sr_U484.rdata"],
          ["self.rst_n","delay_sr_U484.rst_n"],
          ["self.op_hcompute_curved_stencil_1_write.0","delay_sr_U484.wdata"],
          ["self.clk","delay_sr_U496.clk"],
          ["self.flush","delay_sr_U496.flush"],
          ["self.op_hcompute_hw_output_stencil_2_read.0","delay_sr_U496.rdata"],
          ["self.rst_n","delay_sr_U496.rst_n"],
          ["self.op_hcompute_curved_stencil_2_write.0","delay_sr_U496.wdata"],
          ["self.clk","delay_sr_U529.clk"],
          ["self.flush","delay_sr_U529.flush"],
          ["self.op_hcompute_hw_output_stencil_read.0","delay_sr_U529.rdata"],
          ["self.rst_n","delay_sr_U529.rst_n"],
          ["self.op_hcompute_curved_stencil_write.0","delay_sr_U529.wdata"]
        ]
      },
      "delay__U485":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U487":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U488":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U489":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U490":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U491":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U492":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U494":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U495":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U486.clk"],
          ["self.wdata","_U486.in"],
          ["_U487.in","_U486.out"],
          ["self.clk","_U487.clk"],
          ["_U488.in","_U487.out"],
          ["self.clk","_U488.clk"],
          ["_U489.in","_U488.out"],
          ["self.clk","_U489.clk"],
          ["_U490.in","_U489.out"],
          ["self.clk","_U490.clk"],
          ["_U491.in","_U490.out"],
          ["self.clk","_U491.clk"],
          ["_U492.in","_U491.out"],
          ["self.clk","_U492.clk"],
          ["_U493.in","_U492.out"],
          ["self.clk","_U493.clk"],
          ["_U494.in","_U493.out"],
          ["self.clk","_U494.clk"],
          ["_U495.in","_U494.out"],
          ["self.clk","_U495.clk"],
          ["self.rdata","_U495.out"]
        ]
      },
      "delay__U530":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U531":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U532":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U533":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U534":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U535":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U536":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U537":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U538":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U531.clk"],
          ["self.wdata","_U531.in"],
          ["_U532.in","_U531.out"],
          ["self.clk","_U532.clk"],
          ["_U533.in","_U532.out"],
          ["self.clk","_U533.clk"],
          ["_U534.in","_U533.out"],
          ["self.clk","_U534.clk"],
          ["_U535.in","_U534.out"],
          ["self.clk","_U535.clk"],
          ["_U536.in","_U535.out"],
          ["self.clk","_U536.clk"],
          ["_U537.in","_U536.out"],
          ["self.clk","_U537.clk"],
          ["_U538.in","_U537.out"],
          ["self.clk","_U538.clk"],
          ["self.rdata","_U538.out"]
        ]
      },
      "delay__U540":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U541":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U542":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U544":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U541.clk"],
          ["self.wdata","_U541.in"],
          ["_U542.in","_U541.out"],
          ["self.clk","_U542.clk"],
          ["_U543.in","_U542.out"],
          ["self.clk","_U543.clk"],
          ["_U544.in","_U543.out"],
          ["self.clk","_U544.clk"],
          ["self.rdata","_U544.out"]
        ]
      },
      "delay__U546":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U547":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U548":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U549":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U550":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U547.clk"],
          ["self.wdata","_U547.in"],
          ["_U548.in","_U547.out"],
          ["self.clk","_U548.clk"],
          ["_U549.in","_U548.out"],
          ["self.clk","_U549.clk"],
          ["_U550.in","_U549.out"],
          ["self.clk","_U550.clk"],
          ["self.rdata","_U550.out"]
        ]
      },
      "delay__U552":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U553":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U554":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U555":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U556":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U553.clk"],
          ["self.wdata","_U553.in"],
          ["_U554.in","_U553.out"],
          ["self.clk","_U554.clk"],
          ["_U555.in","_U554.out"],
          ["self.clk","_U555.clk"],
          ["_U556.in","_U555.out"],
          ["self.clk","_U556.clk"],
          ["self.rdata","_U556.out"]
        ]
      },
      "delay__U558":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U561":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U562":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U559.clk"],
          ["self.wdata","_U559.in"],
          ["_U560.in","_U559.out"],
          ["self.clk","_U560.clk"],
          ["_U561.in","_U560.out"],
          ["self.clk","_U561.clk"],
          ["_U562.in","_U561.out"],
          ["self.clk","_U562.clk"],
          ["self.rdata","_U562.out"]
        ]
      },
      "delay__U564":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U565":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U566":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U567":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U568":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U565.clk"],
          ["self.wdata","_U565.in"],
          ["_U566.in","_U565.out"],
          ["self.clk","_U566.clk"],
          ["_U567.in","_U566.out"],
          ["self.clk","_U567.clk"],
          ["_U568.in","_U567.out"],
          ["self.clk","_U568.clk"],
          ["self.rdata","_U568.out"]
        ]
      },
      "delay__U603":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U604":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U605":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U606":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U607":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U604.clk"],
          ["self.wdata","_U604.in"],
          ["_U605.in","_U604.out"],
          ["self.clk","_U605.clk"],
          ["_U606.in","_U605.out"],
          ["self.clk","_U606.clk"],
          ["_U607.in","_U606.out"],
          ["self.clk","_U607.clk"],
          ["self.rdata","_U607.out"]
        ]
      },
      "delay__U609":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U610":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U611":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U612":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U613":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U610.clk"],
          ["self.wdata","_U610.in"],
          ["_U611.in","_U610.out"],
          ["self.clk","_U611.clk"],
          ["_U612.in","_U611.out"],
          ["self.clk","_U612.clk"],
          ["_U613.in","_U612.out"],
          ["self.clk","_U613.clk"],
          ["self.rdata","_U613.out"]
        ]
      },
      "delay__U615":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U616":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U617":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U618":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U619":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U616.clk"],
          ["self.wdata","_U616.in"],
          ["_U617.in","_U616.out"],
          ["self.clk","_U617.clk"],
          ["_U618.in","_U617.out"],
          ["self.clk","_U618.clk"],
          ["_U619.in","_U618.out"],
          ["self.clk","_U619.clk"],
          ["self.rdata","_U619.out"]
        ]
      },
      "delay__U621":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U622":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U622.clk"],
          ["self.wdata","_U622.in"],
          ["self.rdata","_U622.out"]
        ]
      },
      "delay__U624":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U625":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U626":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U627":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U628":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U625.clk"],
          ["self.wdata","_U625.in"],
          ["_U626.in","_U625.out"],
          ["self.clk","_U626.clk"],
          ["_U627.in","_U626.out"],
          ["self.clk","_U627.clk"],
          ["_U628.in","_U627.out"],
          ["self.clk","_U628.clk"],
          ["self.rdata","_U628.out"]
        ]
      },
      "delay__U630":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U631":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U632":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U633":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U631.clk"],
          ["self.wdata","_U631.in"],
          ["_U632.in","_U631.out"],
          ["self.clk","_U632.clk"],
          ["_U633.in","_U632.out"],
          ["self.clk","_U633.clk"],
          ["self.rdata","_U633.out"]
        ]
      },
      "delay__U635":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U636":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U636.clk"],
          ["self.wdata","_U636.in"],
          ["self.rdata","_U636.out"]
        ]
      },
      "delay__U638":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U639":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U639.clk"],
          ["self.wdata","_U639.in"],
          ["self.rdata","_U639.out"]
        ]
      },
      "delay__U674":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U675":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U675.clk"],
          ["self.wdata","_U675.in"],
          ["self.rdata","_U675.out"]
        ]
      },
      "delay__U677":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U678":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U678.clk"],
          ["self.wdata","_U678.in"],
          ["self.rdata","_U678.out"]
        ]
      },
      "delay__U680":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U681":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U682":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U681.clk"],
          ["self.wdata","_U681.in"],
          ["_U682.in","_U681.out"],
          ["self.clk","_U682.clk"],
          ["self.rdata","_U682.out"]
        ]
      },
      "delay__U684":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U685":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U685.clk"],
          ["self.wdata","_U685.in"],
          ["self.rdata","_U685.out"]
        ]
      },
      "delay__U687":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U688":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U688.clk"],
          ["self.wdata","_U688.in"],
          ["self.rdata","_U688.out"]
        ]
      },
      "delay__U690":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U691":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U692":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U691.clk"],
          ["self.wdata","_U691.in"],
          ["_U692.in","_U691.out"],
          ["self.clk","_U692.clk"],
          ["self.rdata","_U692.out"]
        ]
      },
      "delay__U694":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U695":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U695.clk"],
          ["self.wdata","_U695.in"],
          ["self.rdata","_U695.out"]
        ]
      },
      "delay__U697":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U698":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U698.clk"],
          ["self.wdata","_U698.in"],
          ["self.rdata","_U698.out"]
        ]
      },
      "delay__U733":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U734":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U734.clk"],
          ["self.wdata","_U734.in"],
          ["self.rdata","_U734.out"]
        ]
      },
      "delay__U736":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U737":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U737.clk"],
          ["self.wdata","_U737.in"],
          ["self.rdata","_U737.out"]
        ]
      },
      "delay__U739":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U740":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U741":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U742":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U740.clk"],
          ["self.wdata","_U740.in"],
          ["_U741.in","_U740.out"],
          ["self.clk","_U741.clk"],
          ["_U742.in","_U741.out"],
          ["self.clk","_U742.clk"],
          ["self.rdata","_U742.out"]
        ]
      },
      "delay__U744":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U745":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U746":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U747":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U748":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U745.clk"],
          ["self.wdata","_U745.in"],
          ["_U746.in","_U745.out"],
          ["self.clk","_U746.clk"],
          ["_U747.in","_U746.out"],
          ["self.clk","_U747.clk"],
          ["_U748.in","_U747.out"],
          ["self.clk","_U748.clk"],
          ["self.rdata","_U748.out"]
        ]
      },
      "delay__U750":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U751":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U751.clk"],
          ["self.wdata","_U751.in"],
          ["self.rdata","_U751.out"]
        ]
      },
      "delay__U753":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U754":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U755":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U756":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U757":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U758":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U754.clk"],
          ["self.wdata","_U754.in"],
          ["_U755.in","_U754.out"],
          ["self.clk","_U755.clk"],
          ["_U756.in","_U755.out"],
          ["self.clk","_U756.clk"],
          ["_U757.in","_U756.out"],
          ["self.clk","_U757.clk"],
          ["_U758.in","_U757.out"],
          ["self.clk","_U758.clk"],
          ["self.rdata","_U758.out"]
        ]
      },
      "delay__U793":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U794":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U795":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U794.clk"],
          ["self.wdata","_U794.in"],
          ["_U795.in","_U794.out"],
          ["self.clk","_U795.clk"],
          ["self.rdata","_U795.out"]
        ]
      },
      "delay__U797":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U798":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U799":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U798.clk"],
          ["self.wdata","_U798.in"],
          ["_U799.in","_U798.out"],
          ["self.clk","_U799.clk"],
          ["self.rdata","_U799.out"]
        ]
      },
      "demosaicked_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_corrected_stencil_1_read_ren","BitIn"],
          ["op_hcompute_corrected_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_1_read",["Array",3,["Array",16,"Bit"]]],
          ["op_hcompute_corrected_stencil_2_read_ren","BitIn"],
          ["op_hcompute_corrected_stencil_2_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_2_read",["Array",3,["Array",16,"Bit"]]],
          ["op_hcompute_corrected_stencil_read_ren","BitIn"],
          ["op_hcompute_corrected_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_read",["Array",3,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_1_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U539":{
            "modref":"global.delay__U530"
          },
          "delay_sr_U545":{
            "modref":"global.delay__U540"
          },
          "delay_sr_U551":{
            "modref":"global.delay__U546"
          },
          "delay_sr_U557":{
            "modref":"global.delay__U552"
          },
          "delay_sr_U563":{
            "modref":"global.delay__U558"
          },
          "delay_sr_U569":{
            "modref":"global.delay__U564"
          },
          "delay_sr_U602":{
            "modref":"global.memtile_long_delay__U570"
          },
          "delay_sr_U608":{
            "modref":"global.delay__U603"
          },
          "delay_sr_U614":{
            "modref":"global.delay__U609"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U539.clk"],
          ["self.flush","delay_sr_U539.flush"],
          ["delay_sr_U545.wdata","delay_sr_U539.rdata"],
          ["self.op_hcompute_corrected_stencil_read.2","delay_sr_U539.rdata"],
          ["self.rst_n","delay_sr_U539.rst_n"],
          ["self.op_hcompute_demosaicked_1_stencil_1_write.0","delay_sr_U539.wdata"],
          ["self.clk","delay_sr_U545.clk"],
          ["self.flush","delay_sr_U545.flush"],
          ["delay_sr_U551.wdata","delay_sr_U545.rdata"],
          ["self.op_hcompute_corrected_stencil_1_read.0","delay_sr_U545.rdata"],
          ["self.rst_n","delay_sr_U545.rst_n"],
          ["self.clk","delay_sr_U551.clk"],
          ["self.flush","delay_sr_U551.flush"],
          ["self.op_hcompute_corrected_stencil_2_read.1","delay_sr_U551.rdata"],
          ["self.rst_n","delay_sr_U551.rst_n"],
          ["self.clk","delay_sr_U557.clk"],
          ["self.flush","delay_sr_U557.flush"],
          ["delay_sr_U563.wdata","delay_sr_U557.rdata"],
          ["self.op_hcompute_corrected_stencil_read.1","delay_sr_U557.rdata"],
          ["self.rst_n","delay_sr_U557.rst_n"],
          ["self.op_hcompute_demosaicked_1_stencil_2_write.0","delay_sr_U557.wdata"],
          ["self.clk","delay_sr_U563.clk"],
          ["self.flush","delay_sr_U563.flush"],
          ["delay_sr_U569.wdata","delay_sr_U563.rdata"],
          ["self.op_hcompute_corrected_stencil_1_read.2","delay_sr_U563.rdata"],
          ["self.rst_n","delay_sr_U563.rst_n"],
          ["self.clk","delay_sr_U569.clk"],
          ["self.flush","delay_sr_U569.flush"],
          ["self.op_hcompute_corrected_stencil_2_read.0","delay_sr_U569.rdata"],
          ["self.rst_n","delay_sr_U569.rst_n"],
          ["self.clk","delay_sr_U602.clk"],
          ["self.flush","delay_sr_U602.flush"],
          ["delay_sr_U608.wdata","delay_sr_U602.rdata"],
          ["self.op_hcompute_corrected_stencil_read.0","delay_sr_U602.rdata"],
          ["self.rst_n","delay_sr_U602.rst_n"],
          ["self.op_hcompute_demosaicked_1_stencil_write.0","delay_sr_U602.wdata"],
          ["self.clk","delay_sr_U608.clk"],
          ["self.flush","delay_sr_U608.flush"],
          ["delay_sr_U614.wdata","delay_sr_U608.rdata"],
          ["self.op_hcompute_corrected_stencil_1_read.1","delay_sr_U608.rdata"],
          ["self.rst_n","delay_sr_U608.rst_n"],
          ["self.clk","delay_sr_U614.clk"],
          ["self.flush","delay_sr_U614.flush"],
          ["self.op_hcompute_corrected_stencil_2_read.2","delay_sr_U614.rdata"],
          ["self.rst_n","delay_sr_U614.rst_n"]
        ]
      },
      "denoised_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_1_read",["Array",5,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_2_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_denoised_1_stencil_write_wen","BitIn"],
          ["op_hcompute_denoised_1_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_denoised_1_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U620":{
            "modref":"global.delay__U615"
          },
          "delay_sr_U623":{
            "modref":"global.delay__U621"
          },
          "delay_sr_U629":{
            "modref":"global.delay__U624"
          },
          "delay_sr_U634":{
            "modref":"global.delay__U630"
          },
          "delay_sr_U637":{
            "modref":"global.delay__U635"
          },
          "delay_sr_U640":{
            "modref":"global.delay__U638"
          },
          "delay_sr_U673":{
            "modref":"global.memtile_long_delay__U641"
          },
          "delay_sr_U676":{
            "modref":"global.delay__U674"
          },
          "delay_sr_U679":{
            "modref":"global.delay__U677"
          },
          "delay_sr_U683":{
            "modref":"global.delay__U680"
          },
          "delay_sr_U686":{
            "modref":"global.delay__U684"
          },
          "delay_sr_U689":{
            "modref":"global.delay__U687"
          },
          "delay_sr_U693":{
            "modref":"global.delay__U690"
          },
          "delay_sr_U696":{
            "modref":"global.delay__U694"
          },
          "delay_sr_U699":{
            "modref":"global.delay__U697"
          },
          "delay_sr_U732":{
            "modref":"global.memtile_long_delay__U700"
          },
          "delay_sr_U735":{
            "modref":"global.delay__U733"
          },
          "delay_sr_U738":{
            "modref":"global.delay__U736"
          },
          "delay_sr_U743":{
            "modref":"global.delay__U739"
          },
          "delay_sr_U749":{
            "modref":"global.delay__U744"
          },
          "delay_sr_U752":{
            "modref":"global.delay__U750"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U620.clk"],
          ["self.flush","delay_sr_U620.flush"],
          ["delay_sr_U623.wdata","delay_sr_U620.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_read.2","delay_sr_U620.rdata"],
          ["self.rst_n","delay_sr_U620.rst_n"],
          ["self.op_hcompute_denoised_1_stencil_write.0","delay_sr_U620.wdata"],
          ["self.clk","delay_sr_U623.clk"],
          ["self.flush","delay_sr_U623.flush"],
          ["delay_sr_U629.wdata","delay_sr_U623.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_read.4","delay_sr_U623.rdata"],
          ["self.rst_n","delay_sr_U623.rst_n"],
          ["self.clk","delay_sr_U629.clk"],
          ["self.flush","delay_sr_U629.flush"],
          ["delay_sr_U634.wdata","delay_sr_U629.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.1","delay_sr_U629.rdata"],
          ["self.rst_n","delay_sr_U629.rst_n"],
          ["self.clk","delay_sr_U634.clk"],
          ["self.flush","delay_sr_U634.flush"],
          ["delay_sr_U637.wdata","delay_sr_U634.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.2","delay_sr_U634.rdata"],
          ["self.rst_n","delay_sr_U634.rst_n"],
          ["self.clk","delay_sr_U637.clk"],
          ["self.flush","delay_sr_U637.flush"],
          ["delay_sr_U640.wdata","delay_sr_U637.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.1","delay_sr_U637.rdata"],
          ["self.rst_n","delay_sr_U637.rst_n"],
          ["self.clk","delay_sr_U640.clk"],
          ["self.flush","delay_sr_U640.flush"],
          ["delay_sr_U673.wdata","delay_sr_U640.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.5","delay_sr_U640.rdata"],
          ["self.rst_n","delay_sr_U640.rst_n"],
          ["self.clk","delay_sr_U673.clk"],
          ["self.flush","delay_sr_U673.flush"],
          ["delay_sr_U676.wdata","delay_sr_U673.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_read.1","delay_sr_U673.rdata"],
          ["self.rst_n","delay_sr_U673.rst_n"],
          ["self.clk","delay_sr_U676.clk"],
          ["self.flush","delay_sr_U676.flush"],
          ["delay_sr_U679.wdata","delay_sr_U676.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_read.0","delay_sr_U676.rdata"],
          ["self.rst_n","delay_sr_U676.rst_n"],
          ["self.clk","delay_sr_U679.clk"],
          ["self.flush","delay_sr_U679.flush"],
          ["delay_sr_U683.wdata","delay_sr_U679.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_read.3","delay_sr_U679.rdata"],
          ["self.rst_n","delay_sr_U679.rst_n"],
          ["self.clk","delay_sr_U683.clk"],
          ["self.flush","delay_sr_U683.flush"],
          ["delay_sr_U686.wdata","delay_sr_U683.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.2","delay_sr_U683.rdata"],
          ["self.rst_n","delay_sr_U683.rst_n"],
          ["self.clk","delay_sr_U686.clk"],
          ["self.flush","delay_sr_U686.flush"],
          ["delay_sr_U689.wdata","delay_sr_U686.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.4","delay_sr_U686.rdata"],
          ["self.rst_n","delay_sr_U686.rst_n"],
          ["self.clk","delay_sr_U689.clk"],
          ["self.flush","delay_sr_U689.flush"],
          ["delay_sr_U693.wdata","delay_sr_U689.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.0","delay_sr_U689.rdata"],
          ["self.rst_n","delay_sr_U689.rst_n"],
          ["self.clk","delay_sr_U693.clk"],
          ["self.flush","delay_sr_U693.flush"],
          ["delay_sr_U696.wdata","delay_sr_U693.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.3","delay_sr_U693.rdata"],
          ["self.rst_n","delay_sr_U693.rst_n"],
          ["self.clk","delay_sr_U696.clk"],
          ["self.flush","delay_sr_U696.flush"],
          ["delay_sr_U699.wdata","delay_sr_U696.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.0","delay_sr_U696.rdata"],
          ["self.rst_n","delay_sr_U696.rst_n"],
          ["self.clk","delay_sr_U699.clk"],
          ["self.flush","delay_sr_U699.flush"],
          ["delay_sr_U732.wdata","delay_sr_U699.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.6","delay_sr_U699.rdata"],
          ["self.rst_n","delay_sr_U699.rst_n"],
          ["self.clk","delay_sr_U732.clk"],
          ["self.flush","delay_sr_U732.flush"],
          ["delay_sr_U735.wdata","delay_sr_U732.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_read.5","delay_sr_U732.rdata"],
          ["self.rst_n","delay_sr_U732.rst_n"],
          ["self.clk","delay_sr_U735.clk"],
          ["self.flush","delay_sr_U735.flush"],
          ["delay_sr_U738.wdata","delay_sr_U735.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_read.6","delay_sr_U735.rdata"],
          ["self.rst_n","delay_sr_U735.rst_n"],
          ["self.clk","delay_sr_U738.clk"],
          ["self.flush","delay_sr_U738.flush"],
          ["delay_sr_U743.wdata","delay_sr_U738.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_read.7","delay_sr_U738.rdata"],
          ["self.rst_n","delay_sr_U738.rst_n"],
          ["self.clk","delay_sr_U743.clk"],
          ["self.flush","delay_sr_U743.flush"],
          ["delay_sr_U749.wdata","delay_sr_U743.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.3","delay_sr_U743.rdata"],
          ["self.rst_n","delay_sr_U743.rst_n"],
          ["self.clk","delay_sr_U749.clk"],
          ["self.flush","delay_sr_U749.flush"],
          ["delay_sr_U752.wdata","delay_sr_U749.rdata"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.4","delay_sr_U749.rdata"],
          ["self.rst_n","delay_sr_U749.rst_n"],
          ["self.clk","delay_sr_U752.clk"],
          ["self.flush","delay_sr_U752.flush"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.7","delay_sr_U752.rdata"],
          ["self.rst_n","delay_sr_U752.rst_n"]
        ]
      },
      "hcompute_corrected_stencil":{
        "type":["Record",[
          ["out_corrected_stencil",["Array",16,"Bit"]],
          ["in0_demosaicked_1_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1193_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1201_1202_1203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1203_1204_1205":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_n3900__1202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf0c4"]}
          },
          "const_p17__1195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p200__1192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c8"]}
          },
          "const_p44__1199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002c"]}
          },
          "const_p8__1204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "mul_1191_1192_1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1194_1195_1196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1198_1199_1200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_1197_1200_1201":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_1191_1192_1193.out","add_1193_1196_1197.in0"],
          ["mul_1194_1195_1196.out","add_1193_1196_1197.in1"],
          ["sub_1197_1200_1201.in0","add_1193_1196_1197.out"],
          ["sub_1197_1200_1201.out","add_1201_1202_1203.in0"],
          ["const_n3900__1202.out","add_1201_1202_1203.in1"],
          ["ashr_1203_1204_1205.in0","add_1201_1202_1203.out"],
          ["const_p8__1204.out","ashr_1203_1204_1205.in1"],
          ["self.out_corrected_stencil","ashr_1203_1204_1205.out"],
          ["mul_1194_1195_1196.in1","const_p17__1195.out"],
          ["mul_1191_1192_1193.in1","const_p200__1192.out"],
          ["mul_1198_1199_1200.in1","const_p44__1199.out"],
          ["self.in0_demosaicked_1_stencil.0","mul_1191_1192_1193.in0"],
          ["self.in0_demosaicked_1_stencil.1","mul_1194_1195_1196.in0"],
          ["self.in0_demosaicked_1_stencil.2","mul_1198_1199_1200.in0"],
          ["sub_1197_1200_1201.in1","mul_1198_1199_1200.out"]
        ]
      },
      "hcompute_corrected_stencil_1":{
        "type":["Record",[
          ["out_corrected_stencil",["Array",16,"Bit"]],
          ["in0_demosaicked_1_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1252_1253_1254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1254_1255_1256":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_n2541__1253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf613"]}
          },
          "const_p159__1243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h009f"]}
          },
          "const_p21__1250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "const_p38__1246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0026"]}
          },
          "const_p8__1255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "mul_1242_1243_1244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1245_1246_1247":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1249_1250_1251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_1244_1247_1248":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1248_1251_1252":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["sub_1248_1251_1252.out","add_1252_1253_1254.in0"],
          ["const_n2541__1253.out","add_1252_1253_1254.in1"],
          ["ashr_1254_1255_1256.in0","add_1252_1253_1254.out"],
          ["const_p8__1255.out","ashr_1254_1255_1256.in1"],
          ["self.out_corrected_stencil","ashr_1254_1255_1256.out"],
          ["mul_1242_1243_1244.in1","const_p159__1243.out"],
          ["mul_1249_1250_1251.in1","const_p21__1250.out"],
          ["mul_1245_1246_1247.in1","const_p38__1246.out"],
          ["self.in0_demosaicked_1_stencil.0","mul_1242_1243_1244.in0"],
          ["sub_1244_1247_1248.in0","mul_1242_1243_1244.out"],
          ["self.in0_demosaicked_1_stencil.1","mul_1245_1246_1247.in0"],
          ["sub_1244_1247_1248.in1","mul_1245_1246_1247.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_1249_1250_1251.in0"],
          ["sub_1248_1251_1252.in1","mul_1249_1250_1251.out"],
          ["sub_1248_1251_1252.in0","sub_1244_1247_1248.out"]
        ]
      },
      "hcompute_corrected_stencil_2":{
        "type":["Record",[
          ["out_corrected_stencil",["Array",16,"Bit"]],
          ["in0_demosaicked_1_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1302_1303_1304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1304_1305_1306":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_n2008__1303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf828"]}
          },
          "const_p228__1293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00e4"]}
          },
          "const_p73__1296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0049"]}
          },
          "const_p8__1300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const_p8__1305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "mul_1292_1293_1294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1295_1296_1297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1299_1300_1301":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_1294_1297_1298":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1298_1301_1302":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["sub_1298_1301_1302.out","add_1302_1303_1304.in0"],
          ["const_n2008__1303.out","add_1302_1303_1304.in1"],
          ["ashr_1304_1305_1306.in0","add_1302_1303_1304.out"],
          ["const_p8__1305.out","ashr_1304_1305_1306.in1"],
          ["self.out_corrected_stencil","ashr_1304_1305_1306.out"],
          ["mul_1292_1293_1294.in1","const_p228__1293.out"],
          ["mul_1295_1296_1297.in1","const_p73__1296.out"],
          ["mul_1299_1300_1301.in1","const_p8__1300.out"],
          ["self.in0_demosaicked_1_stencil.0","mul_1292_1293_1294.in0"],
          ["sub_1294_1297_1298.in0","mul_1292_1293_1294.out"],
          ["self.in0_demosaicked_1_stencil.1","mul_1295_1296_1297.in0"],
          ["sub_1294_1297_1298.in1","mul_1295_1296_1297.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_1299_1300_1301.in0"],
          ["sub_1298_1301_1302.in1","mul_1299_1300_1301.out"],
          ["sub_1298_1301_1302.in0","sub_1294_1297_1298.out"]
        ]
      },
      "hcompute_curved_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_corrected_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_curved_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p255__1842":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "rom_curvea0":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",256], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "rom_curvea0$1":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",256], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "rom_curvea0$1_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "rom_curvea0_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "umin_corrected_stencil_1_1842_1843":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_corrected_stencil_1_1842_1843.in1","const_p255__1842.out"],
          ["self.clk","rom_curvea0$1.clk"],
          ["umin_corrected_stencil_1_1842_1843.out","rom_curvea0$1.raddr"],
          ["self.out_curved_stencil","rom_curvea0$1.rdata"],
          ["rom_curvea0$1_ren.out","rom_curvea0$1.ren"],
          ["self.clk","rom_curvea0.clk"],
          ["umin_corrected_stencil_1_1842_1843.out","rom_curvea0.raddr"],
          ["rom_curvea0_ren.out","rom_curvea0.ren"],
          ["umin_corrected_stencil_1_1842_1843.in0","self.in0_corrected_stencil.0"]
        ]
      },
      "hcompute_curved_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_corrected_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_curved_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p255__2111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "rom_curvea0$2":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",256], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "rom_curvea0$2_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "rom_curvea0$3":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",256], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "rom_curvea0$3_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "umin_corrected_stencil_2_2111_2112":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_corrected_stencil_2_2111_2112.in1","const_p255__2111.out"],
          ["self.clk","rom_curvea0$2.clk"],
          ["umin_corrected_stencil_2_2111_2112.out","rom_curvea0$2.raddr"],
          ["rom_curvea0$2_ren.out","rom_curvea0$2.ren"],
          ["self.clk","rom_curvea0$3.clk"],
          ["umin_corrected_stencil_2_2111_2112.out","rom_curvea0$3.raddr"],
          ["self.out_curved_stencil","rom_curvea0$3.rdata"],
          ["rom_curvea0$3_ren.out","rom_curvea0$3.ren"],
          ["umin_corrected_stencil_2_2111_2112.in0","self.in0_corrected_stencil.0"]
        ]
      },
      "hcompute_curved_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_corrected_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_curved_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p255__2380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "rom_curvea0$4":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",256], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "rom_curvea0$4_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "rom_curvea0$5":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",256], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "rom_curvea0$5_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "umin_corrected_stencil_3_2380_2381":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_corrected_stencil_3_2380_2381.in1","const_p255__2380.out"],
          ["self.clk","rom_curvea0$4.clk"],
          ["umin_corrected_stencil_3_2380_2381.out","rom_curvea0$4.raddr"],
          ["rom_curvea0$4_ren.out","rom_curvea0$4.ren"],
          ["self.clk","rom_curvea0$5.clk"],
          ["umin_corrected_stencil_3_2380_2381.out","rom_curvea0$5.raddr"],
          ["self.out_curved_stencil","rom_curvea0$5.rdata"],
          ["rom_curvea0$5_ren.out","rom_curvea0$5.ren"],
          ["umin_corrected_stencil_3_2380_2381.in0","self.in0_corrected_stencil.0"]
        ]
      },
      "hcompute_demosaicked_1_stencil":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_denoised_1_stencil_1_denoised_1_stencil_2_519":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_1_denoised_1_stencil_4_498":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_1_denoised_1_stencil_5_499":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_1_denoised_1_stencil_7_520":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_2_denoised_1_stencil_1_491":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_2_denoised_1_stencil_3_492":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_6_denoised_1_stencil_1_513":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_6_denoised_1_stencil_2_528":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_6_denoised_1_stencil_7_527":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_7_denoised_1_stencil_1_546":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_7_denoised_1_stencil_2_514":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_7_denoised_1_stencil_8_545":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "add_486_487_488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_494_487_495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_497_507_508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_497_551_552":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_501_487_502":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_504_487_505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_507_551_558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_508_487_509":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_516_487_517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_518_525_526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_522_487_523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_530_487_531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_533_487_534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_536_507_537":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_537_487_538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_541_487_542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_543_525_544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_548_487_549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_552_487_553":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_558_487_559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_489_490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_524_557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_denoised_1_stencil_2_486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_denoised_1_stencil_6_516":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_denoised_1_stencil_7_522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_2_denoised_1_stencil_3_494":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_2_denoised_1_stencil_7_541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_4_denoised_1_stencil_1_501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_5_denoised_1_stencil_1_504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_6_denoised_1_stencil_2_533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_7_denoised_1_stencil_6_530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_8_denoised_1_stencil_7_548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_x_481_484":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_y_481_482":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p0_0$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__481$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__487$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_4820_483":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_4840_485":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "lshr_488_487_489":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_495_487_496":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_502_487_503":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_505_487_506":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_509_487_510":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_517_487_518":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_523_487_524":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_531_487_532":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_534_487_535":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_538_487_539":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_542_487_543":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_549_487_550":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_553_487_554":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_559_487_560":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mux_483_512_562":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_485_511_denoised_1_stencil_1":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_485_556_561":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_493_489_496":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_500_503_506":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_515_540_555":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_521_489_524":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_529_532_535":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_547_550_524":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sub_490_510_511":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_526_539_540":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_544_554_555":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_557_560_561":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "ult_491_492_493":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_498_499_500":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_513_514_515":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_519_520_521":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_527_528_529":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_545_546_547":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_2_519.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_1_denoised_1_stencil_2_519.in1"],
          ["ult_519_520_521.in0","absd_denoised_1_stencil_1_denoised_1_stencil_2_519.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_4_498.in0"],
          ["self.in0_denoised_1_stencil.3","absd_denoised_1_stencil_1_denoised_1_stencil_4_498.in1"],
          ["ult_498_499_500.in0","absd_denoised_1_stencil_1_denoised_1_stencil_4_498.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_5_499.in0"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_1_denoised_1_stencil_5_499.in1"],
          ["ult_498_499_500.in1","absd_denoised_1_stencil_1_denoised_1_stencil_5_499.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_7_520.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_1_denoised_1_stencil_7_520.in1"],
          ["ult_519_520_521.in1","absd_denoised_1_stencil_1_denoised_1_stencil_7_520.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_2_denoised_1_stencil_1_491.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_2_denoised_1_stencil_1_491.in1"],
          ["ult_491_492_493.in0","absd_denoised_1_stencil_2_denoised_1_stencil_1_491.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_2_denoised_1_stencil_3_492.in0"],
          ["self.in0_denoised_1_stencil.2","absd_denoised_1_stencil_2_denoised_1_stencil_3_492.in1"],
          ["ult_491_492_493.in1","absd_denoised_1_stencil_2_denoised_1_stencil_3_492.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_6_denoised_1_stencil_1_513.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_6_denoised_1_stencil_1_513.in1"],
          ["ult_513_514_515.in0","absd_denoised_1_stencil_6_denoised_1_stencil_1_513.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_6_denoised_1_stencil_2_528.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_6_denoised_1_stencil_2_528.in1"],
          ["ult_527_528_529.in1","absd_denoised_1_stencil_6_denoised_1_stencil_2_528.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_6_denoised_1_stencil_7_527.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_6_denoised_1_stencil_7_527.in1"],
          ["ult_527_528_529.in0","absd_denoised_1_stencil_6_denoised_1_stencil_7_527.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_7_denoised_1_stencil_1_546.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_7_denoised_1_stencil_1_546.in1"],
          ["ult_545_546_547.in1","absd_denoised_1_stencil_7_denoised_1_stencil_1_546.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_7_denoised_1_stencil_2_514.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_7_denoised_1_stencil_2_514.in1"],
          ["ult_513_514_515.in1","absd_denoised_1_stencil_7_denoised_1_stencil_2_514.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_7_denoised_1_stencil_8_545.in0"],
          ["self.in0_denoised_1_stencil.7","absd_denoised_1_stencil_7_denoised_1_stencil_8_545.in1"],
          ["ult_545_546_547.in0","absd_denoised_1_stencil_7_denoised_1_stencil_8_545.out"],
          ["add_denoised_1_stencil_1_denoised_1_stencil_2_486.out","add_486_487_488.in0"],
          ["const_p1__487.out","add_486_487_488.in1"],
          ["lshr_488_487_489.in0","add_486_487_488.out"],
          ["add_denoised_1_stencil_2_denoised_1_stencil_3_494.out","add_494_487_495.in0"],
          ["const_p1__487$2.out","add_494_487_495.in1"],
          ["lshr_495_487_496.in0","add_494_487_495.out"],
          ["mux_493_489_496.out","add_497_507_508.in0"],
          ["mux_500_503_506.out","add_497_507_508.in1"],
          ["add_508_487_509.in0","add_497_507_508.out"],
          ["mux_493_489_496.out","add_497_551_552.in0"],
          ["mux_547_550_524.out","add_497_551_552.in1"],
          ["add_552_487_553.in0","add_497_551_552.out"],
          ["add_denoised_1_stencil_4_denoised_1_stencil_1_501.out","add_501_487_502.in0"],
          ["const_p1__487$4.out","add_501_487_502.in1"],
          ["lshr_502_487_503.in0","add_501_487_502.out"],
          ["add_denoised_1_stencil_5_denoised_1_stencil_1_504.out","add_504_487_505.in0"],
          ["const_p1__487$6.out","add_504_487_505.in1"],
          ["lshr_505_487_506.in0","add_504_487_505.out"],
          ["mux_500_503_506.out","add_507_551_558.in0"],
          ["mux_547_550_524.out","add_507_551_558.in1"],
          ["add_558_487_559.in0","add_507_551_558.out"],
          ["const_p1__487$8.out","add_508_487_509.in1"],
          ["lshr_509_487_510.in0","add_508_487_509.out"],
          ["add_denoised_1_stencil_1_denoised_1_stencil_6_516.out","add_516_487_517.in0"],
          ["const_p1__487$10.out","add_516_487_517.in1"],
          ["lshr_517_487_518.in0","add_516_487_517.out"],
          ["lshr_517_487_518.out","add_518_525_526.in0"],
          ["mux_521_489_524.out","add_518_525_526.in1"],
          ["sub_526_539_540.in0","add_518_525_526.out"],
          ["add_denoised_1_stencil_1_denoised_1_stencil_7_522.out","add_522_487_523.in0"],
          ["const_p1__487$12.out","add_522_487_523.in1"],
          ["lshr_523_487_524.in0","add_522_487_523.out"],
          ["add_denoised_1_stencil_7_denoised_1_stencil_6_530.out","add_530_487_531.in0"],
          ["const_p1__487$14.out","add_530_487_531.in1"],
          ["lshr_531_487_532.in0","add_530_487_531.out"],
          ["add_denoised_1_stencil_6_denoised_1_stencil_2_533.out","add_533_487_534.in0"],
          ["const_p1__487$16.out","add_533_487_534.in1"],
          ["lshr_534_487_535.in0","add_533_487_534.out"],
          ["mux_529_532_535.out","add_536_507_537.in0"],
          ["mux_500_503_506.out","add_536_507_537.in1"],
          ["add_537_487_538.in0","add_536_507_537.out"],
          ["const_p1__487$18.out","add_537_487_538.in1"],
          ["lshr_538_487_539.in0","add_537_487_538.out"],
          ["add_denoised_1_stencil_2_denoised_1_stencil_7_541.out","add_541_487_542.in0"],
          ["const_p1__487$20.out","add_541_487_542.in1"],
          ["lshr_542_487_543.in0","add_541_487_542.out"],
          ["lshr_542_487_543.out","add_543_525_544.in0"],
          ["mux_521_489_524.out","add_543_525_544.in1"],
          ["sub_544_554_555.in0","add_543_525_544.out"],
          ["add_denoised_1_stencil_8_denoised_1_stencil_7_548.out","add_548_487_549.in0"],
          ["const_p1__487$22.out","add_548_487_549.in1"],
          ["lshr_549_487_550.in0","add_548_487_549.out"],
          ["const_p1__487$24.out","add_552_487_553.in1"],
          ["lshr_553_487_554.in0","add_552_487_553.out"],
          ["const_p1__487$26.out","add_558_487_559.in1"],
          ["lshr_559_487_560.in0","add_558_487_559.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_489_490.in0"],
          ["lshr_488_487_489.out","add_denoised_1_stencil_1_489_490.in1"],
          ["sub_490_510_511.in0","add_denoised_1_stencil_1_489_490.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_524_557.in0"],
          ["lshr_523_487_524.out","add_denoised_1_stencil_1_524_557.in1"],
          ["sub_557_560_561.in0","add_denoised_1_stencil_1_524_557.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_denoised_1_stencil_2_486.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_1_denoised_1_stencil_2_486.in1"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_denoised_1_stencil_6_516.in0"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_1_denoised_1_stencil_6_516.in1"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_denoised_1_stencil_7_522.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_1_denoised_1_stencil_7_522.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_2_denoised_1_stencil_3_494.in0"],
          ["self.in0_denoised_1_stencil.2","add_denoised_1_stencil_2_denoised_1_stencil_3_494.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_2_denoised_1_stencil_7_541.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_2_denoised_1_stencil_7_541.in1"],
          ["self.in0_denoised_1_stencil.3","add_denoised_1_stencil_4_denoised_1_stencil_1_501.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_4_denoised_1_stencil_1_501.in1"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_5_denoised_1_stencil_1_504.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_5_denoised_1_stencil_1_504.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_6_denoised_1_stencil_2_533.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_6_denoised_1_stencil_2_533.in1"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_7_denoised_1_stencil_6_530.in0"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_7_denoised_1_stencil_6_530.in1"],
          ["self.in0_denoised_1_stencil.7","add_denoised_1_stencil_8_denoised_1_stencil_7_548.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_8_denoised_1_stencil_7_548.in1"],
          ["self.demosaicked_1_s0_x","and_demosaicked_1_s0_x_481_484.in0"],
          ["const_p1__481$1.out","and_demosaicked_1_s0_x_481_484.in1"],
          ["eq_4840_485.in0","and_demosaicked_1_s0_x_481_484.out"],
          ["self.demosaicked_1_s0_y","and_demosaicked_1_s0_y_481_482.in0"],
          ["const_p1__481.out","and_demosaicked_1_s0_y_481_482.in1"],
          ["eq_4820_483.in0","and_demosaicked_1_s0_y_481_482.out"],
          ["eq_4840_485.in1","const_p0_0$1.out"],
          ["eq_4820_483.in1","const_p0_0.out"],
          ["lshr_488_487_489.in1","const_p1__487$1.out"],
          ["lshr_517_487_518.in1","const_p1__487$11.out"],
          ["lshr_523_487_524.in1","const_p1__487$13.out"],
          ["lshr_531_487_532.in1","const_p1__487$15.out"],
          ["lshr_534_487_535.in1","const_p1__487$17.out"],
          ["lshr_538_487_539.in1","const_p1__487$19.out"],
          ["lshr_542_487_543.in1","const_p1__487$21.out"],
          ["lshr_549_487_550.in1","const_p1__487$23.out"],
          ["lshr_553_487_554.in1","const_p1__487$25.out"],
          ["lshr_559_487_560.in1","const_p1__487$27.out"],
          ["lshr_495_487_496.in1","const_p1__487$3.out"],
          ["lshr_502_487_503.in1","const_p1__487$5.out"],
          ["lshr_505_487_506.in1","const_p1__487$7.out"],
          ["lshr_509_487_510.in1","const_p1__487$9.out"],
          ["mux_483_512_562.sel","eq_4820_483.out"],
          ["mux_485_511_denoised_1_stencil_1.sel","eq_4840_485.out"],
          ["mux_485_556_561.sel","eq_4840_485.out"],
          ["mux_493_489_496.in1","lshr_488_487_489.out"],
          ["mux_521_489_524.in1","lshr_488_487_489.out"],
          ["mux_493_489_496.in0","lshr_495_487_496.out"],
          ["mux_500_503_506.in1","lshr_502_487_503.out"],
          ["mux_500_503_506.in0","lshr_505_487_506.out"],
          ["sub_490_510_511.in1","lshr_509_487_510.out"],
          ["mux_521_489_524.in0","lshr_523_487_524.out"],
          ["mux_547_550_524.in0","lshr_523_487_524.out"],
          ["mux_529_532_535.in1","lshr_531_487_532.out"],
          ["mux_529_532_535.in0","lshr_534_487_535.out"],
          ["sub_526_539_540.in1","lshr_538_487_539.out"],
          ["mux_547_550_524.in1","lshr_549_487_550.out"],
          ["sub_544_554_555.in1","lshr_553_487_554.out"],
          ["sub_557_560_561.in1","lshr_559_487_560.out"],
          ["mux_485_556_561.out","mux_483_512_562.in0"],
          ["mux_485_511_denoised_1_stencil_1.out","mux_483_512_562.in1"],
          ["self.out_demosaicked_1_stencil","mux_483_512_562.out"],
          ["self.in0_denoised_1_stencil.0","mux_485_511_denoised_1_stencil_1.in0"],
          ["sub_490_510_511.out","mux_485_511_denoised_1_stencil_1.in1"],
          ["sub_557_560_561.out","mux_485_556_561.in0"],
          ["mux_515_540_555.out","mux_485_556_561.in1"],
          ["ult_491_492_493.out","mux_493_489_496.sel"],
          ["ult_498_499_500.out","mux_500_503_506.sel"],
          ["sub_544_554_555.out","mux_515_540_555.in0"],
          ["sub_526_539_540.out","mux_515_540_555.in1"],
          ["ult_513_514_515.out","mux_515_540_555.sel"],
          ["ult_519_520_521.out","mux_521_489_524.sel"],
          ["ult_527_528_529.out","mux_529_532_535.sel"],
          ["ult_545_546_547.out","mux_547_550_524.sel"]
        ]
      },
      "hcompute_demosaicked_1_stencil_1":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",5,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x_1",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_1",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_denoised_1_stencil_9_denoised_1_stencil_10_751":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_9_denoised_1_stencil_11_752":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_9_denoised_1_stencil_12_763":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_9_denoised_1_stencil_13_764":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "add_754_755_756":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_758_755_759":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_766_755_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_769_755_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_10_denoised_1_stencil_9_754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_11_denoised_1_stencil_9_758":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_12_denoised_1_stencil_9_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_13_denoised_1_stencil_9_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_x_1_746_749":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_y_1_746_747":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "const_p0_0$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p0_0$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__746$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__755$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__755$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__755$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__755$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__755$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__755$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__755$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_7470_748":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_7490_750":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "lshr_756_755_757":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_759_755_760":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_767_755_768":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_770_755_771":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mux_748_762_773":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_750_772_denoised_1_stencil_9":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_750_denoised_1_stencil_9_761":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_753_757_760":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_765_768_771":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ult_751_752_753":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_763_764_765":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_10_751.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_9_denoised_1_stencil_10_751.in1"],
          ["ult_751_752_753.in0","absd_denoised_1_stencil_9_denoised_1_stencil_10_751.out"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_11_752.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_9_denoised_1_stencil_11_752.in1"],
          ["ult_751_752_753.in1","absd_denoised_1_stencil_9_denoised_1_stencil_11_752.out"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_12_763.in0"],
          ["self.in0_denoised_1_stencil.2","absd_denoised_1_stencil_9_denoised_1_stencil_12_763.in1"],
          ["ult_763_764_765.in0","absd_denoised_1_stencil_9_denoised_1_stencil_12_763.out"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_13_764.in0"],
          ["self.in0_denoised_1_stencil.3","absd_denoised_1_stencil_9_denoised_1_stencil_13_764.in1"],
          ["ult_763_764_765.in1","absd_denoised_1_stencil_9_denoised_1_stencil_13_764.out"],
          ["add_denoised_1_stencil_10_denoised_1_stencil_9_754.out","add_754_755_756.in0"],
          ["const_p1__755.out","add_754_755_756.in1"],
          ["lshr_756_755_757.in0","add_754_755_756.out"],
          ["add_denoised_1_stencil_11_denoised_1_stencil_9_758.out","add_758_755_759.in0"],
          ["const_p1__755$2.out","add_758_755_759.in1"],
          ["lshr_759_755_760.in0","add_758_755_759.out"],
          ["add_denoised_1_stencil_12_denoised_1_stencil_9_766.out","add_766_755_767.in0"],
          ["const_p1__755$4.out","add_766_755_767.in1"],
          ["lshr_767_755_768.in0","add_766_755_767.out"],
          ["add_denoised_1_stencil_13_denoised_1_stencil_9_769.out","add_769_755_770.in0"],
          ["const_p1__755$6.out","add_769_755_770.in1"],
          ["lshr_770_755_771.in0","add_769_755_770.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_10_denoised_1_stencil_9_754.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_10_denoised_1_stencil_9_754.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_11_denoised_1_stencil_9_758.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_11_denoised_1_stencil_9_758.in1"],
          ["self.in0_denoised_1_stencil.2","add_denoised_1_stencil_12_denoised_1_stencil_9_766.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_12_denoised_1_stencil_9_766.in1"],
          ["self.in0_denoised_1_stencil.3","add_denoised_1_stencil_13_denoised_1_stencil_9_769.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_13_denoised_1_stencil_9_769.in1"],
          ["self.demosaicked_1_s0_x_1","and_demosaicked_1_s0_x_1_746_749.in0"],
          ["const_p1__746$1.out","and_demosaicked_1_s0_x_1_746_749.in1"],
          ["eq_7490_750.in0","and_demosaicked_1_s0_x_1_746_749.out"],
          ["self.demosaicked_1_s0_y_1","and_demosaicked_1_s0_y_1_746_747.in0"],
          ["const_p1__746.out","and_demosaicked_1_s0_y_1_746_747.in1"],
          ["eq_7470_748.in0","and_demosaicked_1_s0_y_1_746_747.out"],
          ["eq_7470_748.in1","const_p0_0$2.out"],
          ["eq_7490_750.in1","const_p0_0$3.out"],
          ["lshr_756_755_757.in1","const_p1__755$1.out"],
          ["lshr_759_755_760.in1","const_p1__755$3.out"],
          ["lshr_767_755_768.in1","const_p1__755$5.out"],
          ["lshr_770_755_771.in1","const_p1__755$7.out"],
          ["mux_748_762_773.sel","eq_7470_748.out"],
          ["mux_750_772_denoised_1_stencil_9.sel","eq_7490_750.out"],
          ["mux_750_denoised_1_stencil_9_761.sel","eq_7490_750.out"],
          ["mux_753_757_760.in1","lshr_756_755_757.out"],
          ["mux_753_757_760.in0","lshr_759_755_760.out"],
          ["mux_765_768_771.in1","lshr_767_755_768.out"],
          ["mux_765_768_771.in0","lshr_770_755_771.out"],
          ["mux_750_772_denoised_1_stencil_9.out","mux_748_762_773.in0"],
          ["mux_750_denoised_1_stencil_9_761.out","mux_748_762_773.in1"],
          ["self.out_demosaicked_1_stencil","mux_748_762_773.out"],
          ["self.in0_denoised_1_stencil.4","mux_750_772_denoised_1_stencil_9.in0"],
          ["mux_765_768_771.out","mux_750_772_denoised_1_stencil_9.in1"],
          ["mux_753_757_760.out","mux_750_denoised_1_stencil_9_761.in0"],
          ["self.in0_denoised_1_stencil.4","mux_750_denoised_1_stencil_9_761.in1"],
          ["ult_751_752_753.out","mux_753_757_760.sel"],
          ["ult_763_764_765.out","mux_765_768_771.sel"]
        ]
      },
      "hcompute_demosaicked_1_stencil_2":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x_2",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_2",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_denoised_1_stencil_14_denoised_1_stencil_15_992":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_14_denoised_1_stencil_17_971":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_14_denoised_1_stencil_18_972":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_14_denoised_1_stencil_20_991":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_15_denoised_1_stencil_14_965":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_15_denoised_1_stencil_16_964":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_15_denoised_1_stencil_20_986":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_19_denoised_1_stencil_14_985":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_19_denoised_1_stencil_15_999":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_19_denoised_1_stencil_20_1000":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_20_denoised_1_stencil_14_1017":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_20_denoised_1_stencil_21_1018":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "add_1002_960_1003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1005_960_1006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1008_980_1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1009_960_1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1013_960_1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1015_997_1016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1020_960_1021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1024_960_1025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1031_960_1032":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_959_960_961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_967_960_968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_970_1023_1024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_970_980_981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_974_960_975":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_977_960_978":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_980_1023_1031":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_981_960_982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_988_960_989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_990_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_994_960_995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_962_963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_996_1030":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_denoised_1_stencil_15_959":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_denoised_1_stencil_20_994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_15_denoised_1_stencil_20_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_16_denoised_1_stencil_15_967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_17_denoised_1_stencil_14_974":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_18_denoised_1_stencil_14_977":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_19_denoised_1_stencil_14_988":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_19_denoised_1_stencil_15_1002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_19_denoised_1_stencil_20_1005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_21_denoised_1_stencil_20_1020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_x_2_954_957":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_y_2_954_955":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "const_p0_0$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p0_0$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__954$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__960$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_9550_956":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_9570_958":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1003_960_1004":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1006_960_1007":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1010_960_1011":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1014_960_1015":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1021_960_1022":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1025_960_1026":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1032_960_1033":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_961_960_962":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_968_960_969":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_975_960_976":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_978_960_979":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_982_960_983":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_989_960_990":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_995_960_996":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mux_1001_1004_1007":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1019_996_1022":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_956_1029_1035":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_958_984_1028":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_958_denoised_1_stencil_14_1034":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_966_969_962":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_973_976_979":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_987_1012_1027":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_993_996_962":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sub_1016_1026_1027":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1030_1033_1034":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_963_983_984":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_998_1011_1012":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "ult_1017_1018_1019":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_964_965_966":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_971_972_973":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_985_986_987":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_991_992_993":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_999_1000_1001":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_15_992.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_14_denoised_1_stencil_15_992.in1"],
          ["ult_991_992_993.in1","absd_denoised_1_stencil_14_denoised_1_stencil_15_992.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_17_971.in0"],
          ["self.in0_denoised_1_stencil.3","absd_denoised_1_stencil_14_denoised_1_stencil_17_971.in1"],
          ["ult_971_972_973.in0","absd_denoised_1_stencil_14_denoised_1_stencil_17_971.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_18_972.in0"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_14_denoised_1_stencil_18_972.in1"],
          ["ult_971_972_973.in1","absd_denoised_1_stencil_14_denoised_1_stencil_18_972.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_20_991.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_14_denoised_1_stencil_20_991.in1"],
          ["ult_991_992_993.in0","absd_denoised_1_stencil_14_denoised_1_stencil_20_991.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_15_denoised_1_stencil_14_965.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_15_denoised_1_stencil_14_965.in1"],
          ["ult_964_965_966.in1","absd_denoised_1_stencil_15_denoised_1_stencil_14_965.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_15_denoised_1_stencil_16_964.in0"],
          ["self.in0_denoised_1_stencil.2","absd_denoised_1_stencil_15_denoised_1_stencil_16_964.in1"],
          ["ult_964_965_966.in0","absd_denoised_1_stencil_15_denoised_1_stencil_16_964.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_15_denoised_1_stencil_20_986.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_15_denoised_1_stencil_20_986.in1"],
          ["ult_985_986_987.in1","absd_denoised_1_stencil_15_denoised_1_stencil_20_986.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_19_denoised_1_stencil_14_985.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_19_denoised_1_stencil_14_985.in1"],
          ["ult_985_986_987.in0","absd_denoised_1_stencil_19_denoised_1_stencil_14_985.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_19_denoised_1_stencil_15_999.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_19_denoised_1_stencil_15_999.in1"],
          ["ult_999_1000_1001.in0","absd_denoised_1_stencil_19_denoised_1_stencil_15_999.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_19_denoised_1_stencil_20_1000.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_19_denoised_1_stencil_20_1000.in1"],
          ["ult_999_1000_1001.in1","absd_denoised_1_stencil_19_denoised_1_stencil_20_1000.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_20_denoised_1_stencil_14_1017.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_20_denoised_1_stencil_14_1017.in1"],
          ["ult_1017_1018_1019.in0","absd_denoised_1_stencil_20_denoised_1_stencil_14_1017.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_20_denoised_1_stencil_21_1018.in0"],
          ["self.in0_denoised_1_stencil.7","absd_denoised_1_stencil_20_denoised_1_stencil_21_1018.in1"],
          ["ult_1017_1018_1019.in1","absd_denoised_1_stencil_20_denoised_1_stencil_21_1018.out"],
          ["add_denoised_1_stencil_19_denoised_1_stencil_15_1002.out","add_1002_960_1003.in0"],
          ["const_p1__960$14.out","add_1002_960_1003.in1"],
          ["lshr_1003_960_1004.in0","add_1002_960_1003.out"],
          ["add_denoised_1_stencil_19_denoised_1_stencil_20_1005.out","add_1005_960_1006.in0"],
          ["const_p1__960$16.out","add_1005_960_1006.in1"],
          ["lshr_1006_960_1007.in0","add_1005_960_1006.out"],
          ["mux_1001_1004_1007.out","add_1008_980_1009.in0"],
          ["mux_973_976_979.out","add_1008_980_1009.in1"],
          ["add_1009_960_1010.in0","add_1008_980_1009.out"],
          ["const_p1__960$18.out","add_1009_960_1010.in1"],
          ["lshr_1010_960_1011.in0","add_1009_960_1010.out"],
          ["add_denoised_1_stencil_15_denoised_1_stencil_20_1013.out","add_1013_960_1014.in0"],
          ["const_p1__960$20.out","add_1013_960_1014.in1"],
          ["lshr_1014_960_1015.in0","add_1013_960_1014.out"],
          ["lshr_1014_960_1015.out","add_1015_997_1016.in0"],
          ["mux_993_996_962.out","add_1015_997_1016.in1"],
          ["sub_1016_1026_1027.in0","add_1015_997_1016.out"],
          ["add_denoised_1_stencil_21_denoised_1_stencil_20_1020.out","add_1020_960_1021.in0"],
          ["const_p1__960$22.out","add_1020_960_1021.in1"],
          ["lshr_1021_960_1022.in0","add_1020_960_1021.out"],
          ["add_970_1023_1024.out","add_1024_960_1025.in0"],
          ["const_p1__960$24.out","add_1024_960_1025.in1"],
          ["lshr_1025_960_1026.in0","add_1024_960_1025.out"],
          ["add_980_1023_1031.out","add_1031_960_1032.in0"],
          ["const_p1__960$26.out","add_1031_960_1032.in1"],
          ["lshr_1032_960_1033.in0","add_1031_960_1032.out"],
          ["add_denoised_1_stencil_14_denoised_1_stencil_15_959.out","add_959_960_961.in0"],
          ["const_p1__960.out","add_959_960_961.in1"],
          ["lshr_961_960_962.in0","add_959_960_961.out"],
          ["add_denoised_1_stencil_16_denoised_1_stencil_15_967.out","add_967_960_968.in0"],
          ["const_p1__960$2.out","add_967_960_968.in1"],
          ["lshr_968_960_969.in0","add_967_960_968.out"],
          ["mux_966_969_962.out","add_970_1023_1024.in0"],
          ["mux_1019_996_1022.out","add_970_1023_1024.in1"],
          ["mux_966_969_962.out","add_970_980_981.in0"],
          ["mux_973_976_979.out","add_970_980_981.in1"],
          ["add_981_960_982.in0","add_970_980_981.out"],
          ["add_denoised_1_stencil_17_denoised_1_stencil_14_974.out","add_974_960_975.in0"],
          ["const_p1__960$4.out","add_974_960_975.in1"],
          ["lshr_975_960_976.in0","add_974_960_975.out"],
          ["add_denoised_1_stencil_18_denoised_1_stencil_14_977.out","add_977_960_978.in0"],
          ["const_p1__960$6.out","add_977_960_978.in1"],
          ["lshr_978_960_979.in0","add_977_960_978.out"],
          ["mux_973_976_979.out","add_980_1023_1031.in0"],
          ["mux_1019_996_1022.out","add_980_1023_1031.in1"],
          ["const_p1__960$8.out","add_981_960_982.in1"],
          ["lshr_982_960_983.in0","add_981_960_982.out"],
          ["add_denoised_1_stencil_19_denoised_1_stencil_14_988.out","add_988_960_989.in0"],
          ["const_p1__960$10.out","add_988_960_989.in1"],
          ["lshr_989_960_990.in0","add_988_960_989.out"],
          ["lshr_989_960_990.out","add_990_997_998.in0"],
          ["mux_993_996_962.out","add_990_997_998.in1"],
          ["sub_998_1011_1012.in0","add_990_997_998.out"],
          ["add_denoised_1_stencil_14_denoised_1_stencil_20_994.out","add_994_960_995.in0"],
          ["const_p1__960$12.out","add_994_960_995.in1"],
          ["lshr_995_960_996.in0","add_994_960_995.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_962_963.in0"],
          ["lshr_961_960_962.out","add_denoised_1_stencil_14_962_963.in1"],
          ["sub_963_983_984.in0","add_denoised_1_stencil_14_962_963.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_996_1030.in0"],
          ["lshr_995_960_996.out","add_denoised_1_stencil_14_996_1030.in1"],
          ["sub_1030_1033_1034.in0","add_denoised_1_stencil_14_996_1030.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_denoised_1_stencil_15_959.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_14_denoised_1_stencil_15_959.in1"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_denoised_1_stencil_20_994.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_14_denoised_1_stencil_20_994.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_15_denoised_1_stencil_20_1013.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_15_denoised_1_stencil_20_1013.in1"],
          ["self.in0_denoised_1_stencil.2","add_denoised_1_stencil_16_denoised_1_stencil_15_967.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_16_denoised_1_stencil_15_967.in1"],
          ["self.in0_denoised_1_stencil.3","add_denoised_1_stencil_17_denoised_1_stencil_14_974.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_17_denoised_1_stencil_14_974.in1"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_18_denoised_1_stencil_14_977.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_18_denoised_1_stencil_14_977.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_19_denoised_1_stencil_14_988.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_19_denoised_1_stencil_14_988.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_19_denoised_1_stencil_15_1002.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_19_denoised_1_stencil_15_1002.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_19_denoised_1_stencil_20_1005.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_19_denoised_1_stencil_20_1005.in1"],
          ["self.in0_denoised_1_stencil.7","add_denoised_1_stencil_21_denoised_1_stencil_20_1020.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_21_denoised_1_stencil_20_1020.in1"],
          ["self.demosaicked_1_s0_x_2","and_demosaicked_1_s0_x_2_954_957.in0"],
          ["const_p1__954$1.out","and_demosaicked_1_s0_x_2_954_957.in1"],
          ["eq_9570_958.in0","and_demosaicked_1_s0_x_2_954_957.out"],
          ["self.demosaicked_1_s0_y_2","and_demosaicked_1_s0_y_2_954_955.in0"],
          ["const_p1__954.out","and_demosaicked_1_s0_y_2_954_955.in1"],
          ["eq_9550_956.in0","and_demosaicked_1_s0_y_2_954_955.out"],
          ["eq_9550_956.in1","const_p0_0$4.out"],
          ["eq_9570_958.in1","const_p0_0$5.out"],
          ["lshr_961_960_962.in1","const_p1__960$1.out"],
          ["lshr_989_960_990.in1","const_p1__960$11.out"],
          ["lshr_995_960_996.in1","const_p1__960$13.out"],
          ["lshr_1003_960_1004.in1","const_p1__960$15.out"],
          ["lshr_1006_960_1007.in1","const_p1__960$17.out"],
          ["lshr_1010_960_1011.in1","const_p1__960$19.out"],
          ["lshr_1014_960_1015.in1","const_p1__960$21.out"],
          ["lshr_1021_960_1022.in1","const_p1__960$23.out"],
          ["lshr_1025_960_1026.in1","const_p1__960$25.out"],
          ["lshr_1032_960_1033.in1","const_p1__960$27.out"],
          ["lshr_968_960_969.in1","const_p1__960$3.out"],
          ["lshr_975_960_976.in1","const_p1__960$5.out"],
          ["lshr_978_960_979.in1","const_p1__960$7.out"],
          ["lshr_982_960_983.in1","const_p1__960$9.out"],
          ["mux_956_1029_1035.sel","eq_9550_956.out"],
          ["mux_958_984_1028.sel","eq_9570_958.out"],
          ["mux_958_denoised_1_stencil_14_1034.sel","eq_9570_958.out"],
          ["mux_1001_1004_1007.in1","lshr_1003_960_1004.out"],
          ["mux_1001_1004_1007.in0","lshr_1006_960_1007.out"],
          ["sub_998_1011_1012.in1","lshr_1010_960_1011.out"],
          ["mux_1019_996_1022.in0","lshr_1021_960_1022.out"],
          ["sub_1016_1026_1027.in1","lshr_1025_960_1026.out"],
          ["sub_1030_1033_1034.in1","lshr_1032_960_1033.out"],
          ["mux_966_969_962.in0","lshr_961_960_962.out"],
          ["mux_993_996_962.in0","lshr_961_960_962.out"],
          ["mux_966_969_962.in1","lshr_968_960_969.out"],
          ["mux_973_976_979.in1","lshr_975_960_976.out"],
          ["mux_973_976_979.in0","lshr_978_960_979.out"],
          ["sub_963_983_984.in1","lshr_982_960_983.out"],
          ["mux_1019_996_1022.in1","lshr_995_960_996.out"],
          ["mux_993_996_962.in1","lshr_995_960_996.out"],
          ["ult_999_1000_1001.out","mux_1001_1004_1007.sel"],
          ["ult_1017_1018_1019.out","mux_1019_996_1022.sel"],
          ["mux_958_denoised_1_stencil_14_1034.out","mux_956_1029_1035.in0"],
          ["mux_958_984_1028.out","mux_956_1029_1035.in1"],
          ["self.out_demosaicked_1_stencil","mux_956_1029_1035.out"],
          ["mux_987_1012_1027.out","mux_958_984_1028.in0"],
          ["sub_963_983_984.out","mux_958_984_1028.in1"],
          ["sub_1030_1033_1034.out","mux_958_denoised_1_stencil_14_1034.in0"],
          ["self.in0_denoised_1_stencil.0","mux_958_denoised_1_stencil_14_1034.in1"],
          ["ult_964_965_966.out","mux_966_969_962.sel"],
          ["ult_971_972_973.out","mux_973_976_979.sel"],
          ["sub_1016_1026_1027.out","mux_987_1012_1027.in0"],
          ["sub_998_1011_1012.out","mux_987_1012_1027.in1"],
          ["ult_985_986_987.out","mux_987_1012_1027.sel"],
          ["ult_991_992_993.out","mux_993_996_962.sel"]
        ]
      },
      "hcompute_denoised_1_stencil":{
        "type":["Record",[
          ["out_denoised_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "umax_333_336_337":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_hw_input_global_wrapper_stencil_2_331_332":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_hw_input_global_wrapper_stencil_3_330_331":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_5_330":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_global_wrapper_stencil_1_332_333":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_global_wrapper_stencil_2_335_336":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_global_wrapper_stencil_3_334_335":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_5_334":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_hw_input_global_wrapper_stencil_1_332_333.in0","self.in0_hw_input_global_wrapper_stencil.0"],
          ["umax_hw_input_global_wrapper_stencil_2_331_332.in0","self.in0_hw_input_global_wrapper_stencil.1"],
          ["umin_hw_input_global_wrapper_stencil_2_335_336.in0","self.in0_hw_input_global_wrapper_stencil.1"],
          ["umax_hw_input_global_wrapper_stencil_3_330_331.in0","self.in0_hw_input_global_wrapper_stencil.2"],
          ["umin_hw_input_global_wrapper_stencil_3_334_335.in0","self.in0_hw_input_global_wrapper_stencil.2"],
          ["umax_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_5_330.in0","self.in0_hw_input_global_wrapper_stencil.3"],
          ["umin_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_5_334.in0","self.in0_hw_input_global_wrapper_stencil.3"],
          ["umax_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_5_330.in1","self.in0_hw_input_global_wrapper_stencil.4"],
          ["umin_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_5_334.in1","self.in0_hw_input_global_wrapper_stencil.4"],
          ["umax_333_336_337.out","self.out_denoised_1_stencil"],
          ["umin_hw_input_global_wrapper_stencil_1_332_333.out","umax_333_336_337.in0"],
          ["umin_hw_input_global_wrapper_stencil_2_335_336.out","umax_333_336_337.in1"],
          ["umax_hw_input_global_wrapper_stencil_3_330_331.out","umax_hw_input_global_wrapper_stencil_2_331_332.in1"],
          ["umin_hw_input_global_wrapper_stencil_1_332_333.in1","umax_hw_input_global_wrapper_stencil_2_331_332.out"],
          ["umax_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_5_330.out","umax_hw_input_global_wrapper_stencil_3_330_331.in1"],
          ["umin_hw_input_global_wrapper_stencil_3_334_335.out","umin_hw_input_global_wrapper_stencil_2_335_336.in1"],
          ["umin_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_5_334.out","umin_hw_input_global_wrapper_stencil_3_334_335.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_curved_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_curved_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_curved_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_curved_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_curved_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_curved_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_denoised_1_stencil_read_ren","BitIn"],
          ["op_hcompute_denoised_1_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_denoised_1_stencil_read",["Array",5,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U759":{
            "modref":"global.delay__U753"
          },
          "delay_sr_U792":{
            "modref":"global.memtile_long_delay__U760"
          },
          "delay_sr_U796":{
            "modref":"global.delay__U793"
          },
          "delay_sr_U800":{
            "modref":"global.delay__U797"
          },
          "delay_sr_U833":{
            "modref":"global.memtile_long_delay__U801"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U759.clk"],
          ["self.flush","delay_sr_U759.flush"],
          ["delay_sr_U792.wdata","delay_sr_U759.rdata"],
          ["self.op_hcompute_denoised_1_stencil_read.1","delay_sr_U759.rdata"],
          ["self.rst_n","delay_sr_U759.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","delay_sr_U759.wdata"],
          ["self.clk","delay_sr_U792.clk"],
          ["self.flush","delay_sr_U792.flush"],
          ["delay_sr_U796.wdata","delay_sr_U792.rdata"],
          ["self.op_hcompute_denoised_1_stencil_read.4","delay_sr_U792.rdata"],
          ["self.rst_n","delay_sr_U792.rst_n"],
          ["self.clk","delay_sr_U796.clk"],
          ["self.flush","delay_sr_U796.flush"],
          ["delay_sr_U800.wdata","delay_sr_U796.rdata"],
          ["self.op_hcompute_denoised_1_stencil_read.0","delay_sr_U796.rdata"],
          ["self.rst_n","delay_sr_U796.rst_n"],
          ["self.clk","delay_sr_U800.clk"],
          ["self.flush","delay_sr_U800.flush"],
          ["delay_sr_U833.wdata","delay_sr_U800.rdata"],
          ["self.op_hcompute_denoised_1_stencil_read.3","delay_sr_U800.rdata"],
          ["self.rst_n","delay_sr_U800.rst_n"],
          ["self.clk","delay_sr_U833.clk"],
          ["self.flush","delay_sr_U833.flush"],
          ["self.op_hcompute_denoised_1_stencil_read.2","delay_sr_U833.rdata"],
          ["self.rst_n","delay_sr_U833.rst_n"]
        ]
      },
      "inner_sram__U384":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U417":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U450":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U483":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U528":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U601":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U672":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U731":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U791":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U832":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "memtile_long_delay__U353":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U368":{
            "modref":"global.aff__U363"
          },
          "addrgen__U383":{
            "modref":"global.aff__U378"
          },
          "ctrl__U362":{
            "modref":"global.affine_controller__U354"
          },
          "ctrl__U377":{
            "modref":"global.affine_controller__U369"
          },
          "inner_sram__U384_bank":{
            "modref":"global.inner_sram__U384"
          }
        },
        "connections":[
          ["ctrl__U362.d","addrgen__U368.d"],
          ["inner_sram__U384_bank.waddr","addrgen__U368.out"],
          ["ctrl__U377.d","addrgen__U383.d"],
          ["inner_sram__U384_bank.raddr","addrgen__U383.out"],
          ["self.clk","ctrl__U362.clk"],
          ["inner_sram__U384_bank.wen_in","ctrl__U362.valid"],
          ["self.clk","ctrl__U377.clk"],
          ["inner_sram__U384_bank.ren_in","ctrl__U377.valid"],
          ["self.clk","inner_sram__U384_bank.clk"],
          ["self.flush","inner_sram__U384_bank.flush"],
          ["self.rdata","inner_sram__U384_bank.rdata"],
          ["self.rst_n","inner_sram__U384_bank.rst_n"],
          ["self.wdata","inner_sram__U384_bank.wdata"]
        ]
      },
      "memtile_long_delay__U386":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U401":{
            "modref":"global.aff__U396"
          },
          "addrgen__U416":{
            "modref":"global.aff__U411"
          },
          "ctrl__U395":{
            "modref":"global.affine_controller__U387"
          },
          "ctrl__U410":{
            "modref":"global.affine_controller__U402"
          },
          "inner_sram__U417_bank":{
            "modref":"global.inner_sram__U417"
          }
        },
        "connections":[
          ["ctrl__U395.d","addrgen__U401.d"],
          ["inner_sram__U417_bank.waddr","addrgen__U401.out"],
          ["ctrl__U410.d","addrgen__U416.d"],
          ["inner_sram__U417_bank.raddr","addrgen__U416.out"],
          ["self.clk","ctrl__U395.clk"],
          ["inner_sram__U417_bank.wen_in","ctrl__U395.valid"],
          ["self.clk","ctrl__U410.clk"],
          ["inner_sram__U417_bank.ren_in","ctrl__U410.valid"],
          ["self.clk","inner_sram__U417_bank.clk"],
          ["self.flush","inner_sram__U417_bank.flush"],
          ["self.rdata","inner_sram__U417_bank.rdata"],
          ["self.rst_n","inner_sram__U417_bank.rst_n"],
          ["self.wdata","inner_sram__U417_bank.wdata"]
        ]
      },
      "memtile_long_delay__U419":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U434":{
            "modref":"global.aff__U429"
          },
          "addrgen__U449":{
            "modref":"global.aff__U444"
          },
          "ctrl__U428":{
            "modref":"global.affine_controller__U420"
          },
          "ctrl__U443":{
            "modref":"global.affine_controller__U435"
          },
          "inner_sram__U450_bank":{
            "modref":"global.inner_sram__U450"
          }
        },
        "connections":[
          ["ctrl__U428.d","addrgen__U434.d"],
          ["inner_sram__U450_bank.waddr","addrgen__U434.out"],
          ["ctrl__U443.d","addrgen__U449.d"],
          ["inner_sram__U450_bank.raddr","addrgen__U449.out"],
          ["self.clk","ctrl__U428.clk"],
          ["inner_sram__U450_bank.wen_in","ctrl__U428.valid"],
          ["self.clk","ctrl__U443.clk"],
          ["inner_sram__U450_bank.ren_in","ctrl__U443.valid"],
          ["self.clk","inner_sram__U450_bank.clk"],
          ["self.flush","inner_sram__U450_bank.flush"],
          ["self.rdata","inner_sram__U450_bank.rdata"],
          ["self.rst_n","inner_sram__U450_bank.rst_n"],
          ["self.wdata","inner_sram__U450_bank.wdata"]
        ]
      },
      "memtile_long_delay__U452":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U467":{
            "modref":"global.aff__U462"
          },
          "addrgen__U482":{
            "modref":"global.aff__U477"
          },
          "ctrl__U461":{
            "modref":"global.affine_controller__U453"
          },
          "ctrl__U476":{
            "modref":"global.affine_controller__U468"
          },
          "inner_sram__U483_bank":{
            "modref":"global.inner_sram__U483"
          }
        },
        "connections":[
          ["ctrl__U461.d","addrgen__U467.d"],
          ["inner_sram__U483_bank.waddr","addrgen__U467.out"],
          ["ctrl__U476.d","addrgen__U482.d"],
          ["inner_sram__U483_bank.raddr","addrgen__U482.out"],
          ["self.clk","ctrl__U461.clk"],
          ["inner_sram__U483_bank.wen_in","ctrl__U461.valid"],
          ["self.clk","ctrl__U476.clk"],
          ["inner_sram__U483_bank.ren_in","ctrl__U476.valid"],
          ["self.clk","inner_sram__U483_bank.clk"],
          ["self.flush","inner_sram__U483_bank.flush"],
          ["self.rdata","inner_sram__U483_bank.rdata"],
          ["self.rst_n","inner_sram__U483_bank.rst_n"],
          ["self.wdata","inner_sram__U483_bank.wdata"]
        ]
      },
      "memtile_long_delay__U497":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U512":{
            "modref":"global.aff__U507"
          },
          "addrgen__U527":{
            "modref":"global.aff__U522"
          },
          "ctrl__U506":{
            "modref":"global.affine_controller__U498"
          },
          "ctrl__U521":{
            "modref":"global.affine_controller__U513"
          },
          "inner_sram__U528_bank":{
            "modref":"global.inner_sram__U528"
          }
        },
        "connections":[
          ["ctrl__U506.d","addrgen__U512.d"],
          ["inner_sram__U528_bank.waddr","addrgen__U512.out"],
          ["ctrl__U521.d","addrgen__U527.d"],
          ["inner_sram__U528_bank.raddr","addrgen__U527.out"],
          ["self.clk","ctrl__U506.clk"],
          ["inner_sram__U528_bank.wen_in","ctrl__U506.valid"],
          ["self.clk","ctrl__U521.clk"],
          ["inner_sram__U528_bank.ren_in","ctrl__U521.valid"],
          ["self.clk","inner_sram__U528_bank.clk"],
          ["self.flush","inner_sram__U528_bank.flush"],
          ["self.rdata","inner_sram__U528_bank.rdata"],
          ["self.rst_n","inner_sram__U528_bank.rst_n"],
          ["self.wdata","inner_sram__U528_bank.wdata"]
        ]
      },
      "memtile_long_delay__U570":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U585":{
            "modref":"global.aff__U580"
          },
          "addrgen__U600":{
            "modref":"global.aff__U595"
          },
          "ctrl__U579":{
            "modref":"global.affine_controller__U571"
          },
          "ctrl__U594":{
            "modref":"global.affine_controller__U586"
          },
          "inner_sram__U601_bank":{
            "modref":"global.inner_sram__U601"
          }
        },
        "connections":[
          ["ctrl__U579.d","addrgen__U585.d"],
          ["inner_sram__U601_bank.waddr","addrgen__U585.out"],
          ["ctrl__U594.d","addrgen__U600.d"],
          ["inner_sram__U601_bank.raddr","addrgen__U600.out"],
          ["self.clk","ctrl__U579.clk"],
          ["inner_sram__U601_bank.wen_in","ctrl__U579.valid"],
          ["self.clk","ctrl__U594.clk"],
          ["inner_sram__U601_bank.ren_in","ctrl__U594.valid"],
          ["self.clk","inner_sram__U601_bank.clk"],
          ["self.flush","inner_sram__U601_bank.flush"],
          ["self.rdata","inner_sram__U601_bank.rdata"],
          ["self.rst_n","inner_sram__U601_bank.rst_n"],
          ["self.wdata","inner_sram__U601_bank.wdata"]
        ]
      },
      "memtile_long_delay__U641":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U656":{
            "modref":"global.aff__U651"
          },
          "addrgen__U671":{
            "modref":"global.aff__U666"
          },
          "ctrl__U650":{
            "modref":"global.affine_controller__U642"
          },
          "ctrl__U665":{
            "modref":"global.affine_controller__U657"
          },
          "inner_sram__U672_bank":{
            "modref":"global.inner_sram__U672"
          }
        },
        "connections":[
          ["ctrl__U650.d","addrgen__U656.d"],
          ["inner_sram__U672_bank.waddr","addrgen__U656.out"],
          ["ctrl__U665.d","addrgen__U671.d"],
          ["inner_sram__U672_bank.raddr","addrgen__U671.out"],
          ["self.clk","ctrl__U650.clk"],
          ["inner_sram__U672_bank.wen_in","ctrl__U650.valid"],
          ["self.clk","ctrl__U665.clk"],
          ["inner_sram__U672_bank.ren_in","ctrl__U665.valid"],
          ["self.clk","inner_sram__U672_bank.clk"],
          ["self.flush","inner_sram__U672_bank.flush"],
          ["self.rdata","inner_sram__U672_bank.rdata"],
          ["self.rst_n","inner_sram__U672_bank.rst_n"],
          ["self.wdata","inner_sram__U672_bank.wdata"]
        ]
      },
      "memtile_long_delay__U700":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U715":{
            "modref":"global.aff__U710"
          },
          "addrgen__U730":{
            "modref":"global.aff__U725"
          },
          "ctrl__U709":{
            "modref":"global.affine_controller__U701"
          },
          "ctrl__U724":{
            "modref":"global.affine_controller__U716"
          },
          "inner_sram__U731_bank":{
            "modref":"global.inner_sram__U731"
          }
        },
        "connections":[
          ["ctrl__U709.d","addrgen__U715.d"],
          ["inner_sram__U731_bank.waddr","addrgen__U715.out"],
          ["ctrl__U724.d","addrgen__U730.d"],
          ["inner_sram__U731_bank.raddr","addrgen__U730.out"],
          ["self.clk","ctrl__U709.clk"],
          ["inner_sram__U731_bank.wen_in","ctrl__U709.valid"],
          ["self.clk","ctrl__U724.clk"],
          ["inner_sram__U731_bank.ren_in","ctrl__U724.valid"],
          ["self.clk","inner_sram__U731_bank.clk"],
          ["self.flush","inner_sram__U731_bank.flush"],
          ["self.rdata","inner_sram__U731_bank.rdata"],
          ["self.rst_n","inner_sram__U731_bank.rst_n"],
          ["self.wdata","inner_sram__U731_bank.wdata"]
        ]
      },
      "memtile_long_delay__U760":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U775":{
            "modref":"global.aff__U770"
          },
          "addrgen__U790":{
            "modref":"global.aff__U785"
          },
          "ctrl__U769":{
            "modref":"global.affine_controller__U761"
          },
          "ctrl__U784":{
            "modref":"global.affine_controller__U776"
          },
          "inner_sram__U791_bank":{
            "modref":"global.inner_sram__U791"
          }
        },
        "connections":[
          ["ctrl__U769.d","addrgen__U775.d"],
          ["inner_sram__U791_bank.waddr","addrgen__U775.out"],
          ["ctrl__U784.d","addrgen__U790.d"],
          ["inner_sram__U791_bank.raddr","addrgen__U790.out"],
          ["self.clk","ctrl__U769.clk"],
          ["inner_sram__U791_bank.wen_in","ctrl__U769.valid"],
          ["self.clk","ctrl__U784.clk"],
          ["inner_sram__U791_bank.ren_in","ctrl__U784.valid"],
          ["self.clk","inner_sram__U791_bank.clk"],
          ["self.flush","inner_sram__U791_bank.flush"],
          ["self.rdata","inner_sram__U791_bank.rdata"],
          ["self.rst_n","inner_sram__U791_bank.rst_n"],
          ["self.wdata","inner_sram__U791_bank.wdata"]
        ]
      },
      "memtile_long_delay__U801":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U816":{
            "modref":"global.aff__U811"
          },
          "addrgen__U831":{
            "modref":"global.aff__U826"
          },
          "ctrl__U810":{
            "modref":"global.affine_controller__U802"
          },
          "ctrl__U825":{
            "modref":"global.affine_controller__U817"
          },
          "inner_sram__U832_bank":{
            "modref":"global.inner_sram__U832"
          }
        },
        "connections":[
          ["ctrl__U810.d","addrgen__U816.d"],
          ["inner_sram__U832_bank.waddr","addrgen__U816.out"],
          ["ctrl__U825.d","addrgen__U831.d"],
          ["inner_sram__U832_bank.raddr","addrgen__U831.out"],
          ["self.clk","ctrl__U810.clk"],
          ["inner_sram__U832_bank.wen_in","ctrl__U810.valid"],
          ["self.clk","ctrl__U825.clk"],
          ["inner_sram__U832_bank.ren_in","ctrl__U825.valid"],
          ["self.clk","inner_sram__U832_bank.clk"],
          ["self.flush","inner_sram__U832_bank.flush"],
          ["self.rdata","inner_sram__U832_bank.rdata"],
          ["self.rst_n","inner_sram__U832_bank.rst_n"],
          ["self.wdata","inner_sram__U832_bank.wdata"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
