<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.587+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.442+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_BREADY' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.281+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWUSER' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.265+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWREGION' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.252+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWQOS' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.234+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWPROT' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.214+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWCACHE' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.200+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLOCK' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.182+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWBURST' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.167+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWSIZE' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.147+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLEN' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.133+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWID' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.119+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWADDR' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.103+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWVALID' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:22.085+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARUSER' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.590+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARREGION' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.577+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARQOS' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.562+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARPROT' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.543+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARCACHE' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.528+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLOCK' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.513+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARBURST' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.497+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARSIZE' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.481+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLEN' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.467+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARID' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.453+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARADDR' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.434+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARVALID' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.415+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.218+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.205+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.188+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.178+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.167+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.151+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.135+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.123+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.095+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.081+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.064+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0." projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:21.046+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:20.119+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:20.086+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_4' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html" projectName="first_accel" solutionName="solution1" date="2024-04-02T20:24:19.172+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
