create_project finn_vivado_stitch_proj /home/rz/project/finn/build_dir/vivado_stitch_proj_i3j2gd2v -part xczu7ev-ffvc1156-2-e
set_msg_config -id {[BD 41-1753]} -suppress
set_property ip_repo_paths [list $::env(FINN_ROOT)/finn-rtllib/memstream /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_0_p51m2wox /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_0_xs5g_hvy /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_1_pe3o0fih /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_6otlup8f /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_2_ln4xw0xh /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_uexpljrb /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_3_g_ggjakh /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_mejdkm7u /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_4_xrnefhkz /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_0_jqy3b_xz/project_MVAU_hls_0/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_5_sc3hy4dj /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_0_0z9bogzp/project_DuplicateStreams_hls_0/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_6_9nlk8gha /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_7_0_9ir3g2fv /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_7_1_8lfhs6k3 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_6fx7zyio /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_7_2_v2pxe_f6 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_8_brxslztc /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_7_3_40xx_fd2 /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_1_lpjwyurt /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_0_03a5qnok /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_10_mh_ne84b /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_9_0_nqke0mip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_e7l_1car /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_9_1_eb5cz1o0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_11_r9cppy_w /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_9_2_p6q_bil2 /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_xqwbchp5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_9_3_noxwuel_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_12_7485fqux /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_9_4_4n0ixwj5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_z11kc7wz /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_13_uo2ls_r0 /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_1_8486u_wu/project_MVAU_hls_1/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_14_ndwvwxva /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_ka4kcvnh /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_15_2aajs16y /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_2_v_jmj_wn /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_16_pq76nla_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_xk0az05w /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_17_lci4gtxm /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bu9myzoc /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_18_ycm76dw0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_jrja_wcz /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_19_s9b8xw7c /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_2_ojkdg6eh/project_MVAU_hls_2/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_20_obbj0ybb /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_1_8i9b86x_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_21_0gtj1pxf /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_0_sr5fnlig/project_AddStreams_hls_0/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_22_qqj6sc3p /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_1_rsvuzt47/project_DuplicateStreams_hls_1/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_23_s35ugbbs /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_24_0_ftefyf2y /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_24_1_gf88hvxr /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_mui13s9v /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_24_2_yowvqlv0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_25_sce2iute /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_24_3_acvdzyme /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_3_eaxkv96_ /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_2_iy6wlzir /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_27_pq5rbagm /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_26_0_lw6y9tu7 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_b4idg672 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_26_1_f0i4zqlp /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_28_ka8dale8 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_26_2_60xyhr4d /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_ndpkxap2 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_26_3_8choqfwu /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_29_o93e3v6n /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_26_4_cfonq7qb /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_1n4uot3a /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_30_bfs88znt /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_3_x_edkatj/project_MVAU_hls_3/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_31__sofxllg /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_bhaowea_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_32_mx52jtqp /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_4_n1h4yhms /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_33_nh93nj3b /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_nr4738dt /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_34_nhu_rgvl /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_4__3b5uk8l /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_35_r6bwz5l5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_b211st0o /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_36_a_6jvjm_ /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_4_95g1v0nz/project_MVAU_hls_4/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_37_wy9q8v86 /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_3_v0yolh85 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_38_g_blcgmg /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_1_4isepcbw/project_AddStreams_hls_1/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_39_22h6podm /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_2_8ov_6due/project_DuplicateStreams_hls_2/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_40_pkalewa1 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_41_0_b6es6941 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_41_1_7x4t8nio /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_d92ry9la /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_41_2_ted90b4i /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_42_x6p9reo_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_41_3_ws8cw0r9 /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_5_iyenndhg /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_4_g70agtgr /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_44_32mo6ag1 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_43_0_ber6g6st /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_6sig2lta /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_43_1_v_sbfggr /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_45_09gu78l9 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_43_2_v3fqv50l /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_z28rfpnc /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_43_3_4kzzz411 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_46_k2n2t6ek /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_43_4_r8t67tbs /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_xs1jc0bk /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_47_c8tfe2_p /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_5__1vbqib1/project_MVAU_hls_5/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_48__abxusbe /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_003uohi9 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_49_nrry240k /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_6_b9vpjcyd /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_50_491tfy48 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_3f44s_yk /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_51_gok7inzs /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_a4lt1uub /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_52_jq2xos9a /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_qi_k711a /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_53_xclug2g2 /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_6_9eqktu8b/project_MVAU_hls_6/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_54_yvn59cde /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_5_olpysdt9 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_55_9jz9mk1k /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_2_krybz5kl/project_AddStreams_hls_2/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_56_tl82yu_k /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_3_ph24xbou/project_DuplicateStreams_hls_3/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_57__r88z30c /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_58_0_s_dk2bwo /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_58_1_dlt6gcgp /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_20__t54l8ci /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_m6_0soa5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_59__jinoxta /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_60_0_jxrmybyl /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_7_icfo4yie /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_60_1_8smhe69p /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_62_k_jm55iq /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_7_4ip2fjsw/project_MVAU_hls_7/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_m4gxjvo3 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_61_0_cogosmhu /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_63_7rkj26aa /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_61_1_7cf4648f /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_qjdofw0c /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_64_9lvx6os2 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_660lh9c4 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_65_ssv7uf6y /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_8_82fbwwld/project_MVAU_hls_8/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_66_s03hnz6z /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_24_db7fkp_b /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_67_ype23g_z /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_8_24__s444 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_68_l9zk_9wm /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_25__yorluai /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_69_v37pesr4 /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_kqbraeoo /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_70_upgi_7id /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_26_3oojzkbg /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_71_px7mhjs0 /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_9_o1q62z4r/project_MVAU_hls_9/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_72_cyngq8af /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_27_r7z5qo0y /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_73_nkh11npa /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_6_lmyyd8fg /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_74_y6x9fhuk /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_3_aiowiff5/project_AddStreams_hls_3/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_75_dq4b8myz /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_4_1hk8kta5/project_DuplicateStreams_hls_4/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_76_xz6izvbe /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_77_0_88j638c1 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_77_1_ilwhpeok /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_28_5m2ltuws /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_7_r3y57nkz /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_78_xqmvc5p8 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_79_0_16kb2fqc /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_9_60fumufr /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_79_1_fv4jr0sy /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_80_9tco9_rm /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_29_p3t325tv /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_81_n98pjbki /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_9_m21sx3v6 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_82_92q0dd0q /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_30_j9y7c1nk /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_83_20rfn6ki /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_10_aio3b3dh/project_MVAU_hls_10/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_84_2g1hskre /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_31_hyxnb0zw /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_85_x5swdxrm /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_10_yg4ny4vn /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_86_e6bhiwu2 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_32_wzt2hagm /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_87_1jj81x8a /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_10_2rkzyc9a /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_88_yt0nzv1u /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_33_uyza7w3r /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_89_ip6bpsgq /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_11_8zzumbv6/project_MVAU_hls_11/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_90_z89bdw85 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_34_kd02_b09 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_91_dhcui_rt /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_8_fghw9w_z /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_92_7j561w1b /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_4_uauglebe/project_AddStreams_hls_4/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_93_fqt7dm3x /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_5_fk8pet9x/project_DuplicateStreams_hls_5/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_94_574xliq0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_95_0_0fij_9b2 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_95_1_trl8cr3y /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_35_g4qsnpfy /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_9_k9434tyc /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_96_kgehaswx /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_97_0_z3j4enlf /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_11_4op9r58p /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_97_1_v6uykx2e /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_98_9q69z4jq /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_36_dk3ckdu_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_99_jswye2uk /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_11_no2xft9b /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_100_mvk37fd5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_37_nz5ma4ir /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_101_ojlrkl_s /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_12_bivf2h0h/project_MVAU_hls_12/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_102_u4idxkzl /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_38_m0et4em5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_103_vlubdbse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_12_ah3mjrqb /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_104_14nw0lwq /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_39_yjrge5u0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_105_cewseyll /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_12_000vomn7 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_106_oku1f428 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_40_9_uyjds5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_107_wihr7g0n /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_13_pjlw_vfj/project_MVAU_hls_13/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_108_92ue7hkt /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_41_l20ga6gs /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_109_ztt6q5m5 /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_10_2hnimac4 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_110_zj7tlq5l /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_5_kbp_5rm6/project_AddStreams_hls_5/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_111_5rgt3j4z /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_6_z7zx8mv6/project_DuplicateStreams_hls_6/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_112_xxa3i1be /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_113_0_5bgyccdn /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_113_1_wtczzlxh /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_14_807y08b4 /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_13_k7nb74bz /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_115_epx1dxxu /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_114_0_8varbnbv /home/rz/project/finn/build_dir/code_gen_ipgen_Pool_hls_0_x78ppfqf/project_Pool_hls_0/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_114_1_kf7u6jog /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_117_i8r5vf3n /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_14_74dnaw5a/project_MVAU_hls_14/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_42_cq_xjusi /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_116_0_haoee1k2 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_118_7g8qx5wv /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_116_1_sw54um1c /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_13__913iho8 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_119_s3j1xjv8 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_43_8aihilpy /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_120_w36rz_lb /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_15_83ecxbdg /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_121_rvk4_491 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_44_5a7gyl7p /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_122_iq7_w3m0 /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_15_085aahi1/project_MVAU_hls_15/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_123_fqj0rtbb /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_45_seufkt83 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_124_r_muxmk8 /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_14_6ma2kt9x /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_125_w8crk7p8 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_46_zybaecvb /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_126_y5joki8z /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_16_uk9cgmf0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_127_lito559x /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_47_v371wfp1 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_128_lrqnur_o /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_16_5c6fqr6w/project_MVAU_hls_16/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_129_0ua_1fxq /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_11_cvj8zx1u /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_130_dxr94xa0 /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_6_450z9h7k/project_AddStreams_hls_6/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_131_6fwl_678 /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_7_16lk7r4c/project_DuplicateStreams_hls_7/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_132__vni8hbi /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_133_0_3jwhtv3h /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_133_1_fq2wjych /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_48_q2gwgnyf /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_133_2_rmmo4f7a /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_134_lcbud166 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_133_3_7dkvax_h /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_15_hu840ju3 /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_12_gljexoyk /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_136_i8zdshm8 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_135_0_55kq31rd /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_49_iy48q5go /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_135_1_x3fdy5sv /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_137_1vilhdny /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_135_2_fyu6aib_ /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_17_0cu11p2t /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_135_3_z7mibcer /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_138_o8qmwwyj /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_135_4_y7l3e6it /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_50_swy9sxco /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_139_wu19b6jq /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_17_c1k9e8pu/project_MVAU_hls_17/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_140_5kg5zbfk /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_51_awr5nvlo /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_141_w8oigp_k /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_16_jo0_sogo /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_142_dhvecefs /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_52_i_j7wxc6 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_143_lxr2xmza /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_18_h8kty6mh /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_144_xtlyrgod /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_53_oqr67rl3 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_145_14atb_09 /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_18_079om15r/project_MVAU_hls_18/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_146_b9q8xzng /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_13_5ka4xhnq /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_147_g8_y_toc /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_7_4rxbd208/project_AddStreams_hls_7/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_148_2y3nh3wl /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_8_h0cmi1mb/project_DuplicateStreams_hls_8/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_149_o0vm1g2_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_150_0_phm86aqb /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_150_1_hwymdux6 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_54_9p6tv0z4 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_150_2_ux1awwed /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_151_yjz9lx0m /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_150_3_nqqa05cz /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_17_2o7fy7ps /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_14_1dv6ebk6 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_153_2x64i5bx /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_152_0_s54qrntb /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_55_w7pg9qo8 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_152_1_za3y5vyi /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_154_kn8g2q_0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_152_2_p3iaunnh /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_19_s7mptbff /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_152_3_qzoxw603 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_155_su5lhtqn /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_152_4_m1fq2vkk /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_56_89kewog_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_156_54wsanwq /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_19_a76lfgfe/project_MVAU_hls_19/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_157_do3uj1ce /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_57_n8eu61j2 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_158__wi4ihlb /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_18__2late6t /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_159_o_cnf6bm /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_58_1ly83qnh /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_160_gfa5febk /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_20_iu_nv_t_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_161_rmnllwnw /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_59_k8umd15_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_162_u7y1mmb_ /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_20_pog3c8z2/project_MVAU_hls_20/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_163_nmz8bkcy /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_15_mf_bd4ej /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_164_sd41bb4_ /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_8_qwy8legf/project_AddStreams_hls_8/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_165_jabhyov8 /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_21_1rqlwuxh /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_166_g0_6jybb /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_60_hiw_cs1j /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_167_b32uho93 /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_21_mchypkvs/project_MVAU_hls_21/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_168_x0ndhrna /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_9_p12av30m/project_DuplicateStreams_hls_9/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_169_0_yu4blms8 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_170_x_xn0h0w /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_169_1_dv44494n /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_22_8lt96hdf /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_23_e7dxqu5m /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_171_98jtxlzs /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_172_0_g7fb1yon /home/rz/project/finn/build_dir/code_gen_ipgen_Pool_hls_1_b0pxojil/project_Pool_hls_1/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_172_1_n002a2lz /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_173_aohuhumq /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_22_47h_hkqt/project_MVAU_hls_22/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_61_tl_8vki8 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_174_0_wtry9vak /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_175_ju17xjdc /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_174_1_kpjjnqar /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_19_scfug6eo /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_176_bma6yda8 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_62_huc3jrrc /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_177_1j53m4yi /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_24_74aclc_t /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_178_cri1e6de /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_63_9sedfje6 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_179_1jr062ym /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_23_w534p2q9/project_MVAU_hls_23/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_180_a7v2jf4a /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_64_j96uddd0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_181_pej7i6l4 /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_20_b__62lc5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_182_y8lqfww9 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_65_iejcuont /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_183_4e_8eg5h /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_25_uly87ple /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_184_fz70ntvl /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_66__54jn3b5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_185_xa_mim93 /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_24_8640hp42/project_MVAU_hls_24/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_186_628k3dgj /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_16_6sjejskl /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_187_6anxojjw /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_9_y5fb94cc/project_AddStreams_hls_9/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_188_2oe_pvwi /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_10_xluzglb9/project_DuplicateStreams_hls_10/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_189_rnliuijw /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_190_0_6yuvcjaf /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_190_1_t_g9anw2 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_67_3o8w946y /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_190_2_tj9r21uv /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_191_20akhhwr /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_190_3_u7qtuslr /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_21_lsvr0qx9 /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_17_lc07_iwx /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_193_rf4qzqdv /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_192_0_65emh7el /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_68_zt2xsfy5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_192_1__t6ac1f7 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_194_8jile0_5 /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_26_onvw7xee /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_195_qa5povb4 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_69_urn9u4mj /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_196_2jdz5cqp /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_25_hy_f13s0/project_MVAU_hls_25/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_197_0r06s5vs /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_70_78svfhmr /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_198__xcyy2c3 /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_22_svregvv0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_199_vi9nek0k /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_71_zirq95hq /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_200_xh27392b /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_27_0yy18xt_ /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_201_a5b1dplm /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_72_0o8fyrac /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_202_r_bv0d0j /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_26_1erhwhy8/project_MVAU_hls_26/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_203_qbg58k7e /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_18_vxmuex7z /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_204_j_3_cbvr /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_10__mkt1cfs/project_AddStreams_hls_10/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_205_0e632avg /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_19_se4ikcsh /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_206_z_m3lg9r /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_73_71cims55 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_207_4193oaog /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_23_d267fua0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_208__1jwxbn7 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_74_sgqf_vto /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_209_0foa3rs_ /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_28_x_9lttvf /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_210_bznom9f3 /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_27_8wa4n40k/project_MVAU_hls_27/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_211_3y61qj9j /home/rz/project/finn/build_dir/code_gen_ipgen_DuplicateStreams_hls_11__l964m79/project_DuplicateStreams_hls_11/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_212_koixq3t0 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_213_yi0k9adq /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_29_pr9rmp5o /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_30_l8bw806k /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_214_pahdw07i /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_215_0o3zfqwr /home/rz/project/finn/build_dir/code_gen_ipgen_Pool_hls_2_42yfmvm0/project_Pool_hls_2/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_28_mi3h42xi/project_MVAU_hls_28/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_216_cf475py7 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_217_qf6g0o6y /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_75_d0yr_oio /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_218_taocnbhx /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_24_39_l_xwq /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_219_flvuotxd /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_76_wrprjqi3 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_220_r7nf3z2j /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_31_r4mjyllq /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_221_bj6n7lzf /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_29_7uj4z9vc/project_MVAU_hls_29/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_222_f3awwdd0 /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_32_etwuchpm /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_223_86b0z7_5 /home/rz/project/finn/build_dir/code_gen_ipgen_Pool_hls_3_kqpufq7f/project_Pool_hls_3/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_224_qcabyadz /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_77_qbk820f5 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_225_8rhfv2n7 /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_25_c_y0jgsb /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_226_033lv87d /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_78_9dgegqxr /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_227_7yhvs1km /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_33_xq6vozl2 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_228_ukv4axzp /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_30_62dm5fkt/project_MVAU_hls_30/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_229_mr990won /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_20_4m3g412c /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_230_tbz5bkhc /home/rz/project/finn/build_dir/code_gen_ipgen_AddStreams_hls_11_lezcqohr/project_AddStreams_hls_11/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_231_k3o451eu /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_79_1ou5zxj2 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_232_lk_p9fsi /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_26_kyp6bgy2 /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_233_tzabp0vc /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_80_umqkeyec /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_234_4_wiug2p /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_34_en3gkcwl /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_235_en5s84tk /home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_31_plpzghoc/project_MVAU_hls_31/sol1/impl/ip /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_236_1985i0ts] [current_project]
update_ip_catalog
create_bd_design "finn_design"
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_0_p51m2wox/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_0_p51m2wox/StreamingFIFO_rtl_0.v
create_bd_cell -type module -reference StreamingFIFO_rtl_0 StreamingFIFO_rtl_0
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_0_xs5g_hvy/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_0_xs5g_hvy/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_0_xs5g_hvy/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_0_xs5g_hvy/FMPadding_rtl_0.v
create_bd_cell -type module -reference FMPadding_rtl_0 FMPadding_rtl_0
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_1_pe3o0fih/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_1_pe3o0fih/StreamingFIFO_rtl_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_1 StreamingFIFO_rtl_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_6otlup8f/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_6otlup8f/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_6otlup8f/StreamingDataWidthConverter_rtl_0.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_0 StreamingDataWidthConverter_rtl_0
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_2_ln4xw0xh/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_2_ln4xw0xh/StreamingFIFO_rtl_2.v
create_bd_cell -type module -reference StreamingFIFO_rtl_2 StreamingFIFO_rtl_2
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_uexpljrb/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_uexpljrb/ConvolutionInputGenerator_rtl_0_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_uexpljrb/ConvolutionInputGenerator_rtl_0_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_uexpljrb/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_0 ConvolutionInputGenerator_rtl_0
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_3_g_ggjakh/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_3_g_ggjakh/StreamingFIFO_rtl_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_3 StreamingFIFO_rtl_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_mejdkm7u/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_mejdkm7u/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_mejdkm7u/StreamingDataWidthConverter_rtl_1.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_1 StreamingDataWidthConverter_rtl_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_4_xrnefhkz/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_4_xrnefhkz/StreamingFIFO_rtl_4.v
create_bd_cell -type module -reference StreamingFIFO_rtl_4 StreamingFIFO_rtl_4
create_bd_cell -type hier MVAU_hls_0
create_bd_pin -dir I -type clk /MVAU_hls_0/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_0:1.0 /MVAU_hls_0/MVAU_hls_0
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_0/MVAU_hls_0_wstrm
set_property -dict [list CONFIG.DEPTH {864} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_0_jqy3b_xz/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_0/MVAU_hls_0_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_0/MVAU_hls_0_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_0/MVAU_hls_0/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_0/ap_rst_n] [get_bd_pins MVAU_hls_0/MVAU_hls_0_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_0/ap_clk] [get_bd_pins MVAU_hls_0/MVAU_hls_0_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_0/ap_rst_n] [get_bd_pins MVAU_hls_0/MVAU_hls_0/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_0/ap_clk] [get_bd_pins MVAU_hls_0/MVAU_hls_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_0/in0_V] [get_bd_intf_pins MVAU_hls_0/MVAU_hls_0/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_0/out_V] [get_bd_intf_pins MVAU_hls_0/MVAU_hls_0/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_5_sc3hy4dj/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_5_sc3hy4dj/StreamingFIFO_rtl_5.v
create_bd_cell -type module -reference StreamingFIFO_rtl_5 StreamingFIFO_rtl_5
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_0:1.0 DuplicateStreams_hls_0
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_6_9nlk8gha/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_6_9nlk8gha/StreamingFIFO_rtl_6.v
create_bd_cell -type module -reference StreamingFIFO_rtl_6 StreamingFIFO_rtl_6
create_bd_cell -type hier StreamingFIFO_rtl_7_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_7_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_7_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_7_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_7_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_7_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_7_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_7_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_7_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_7_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_7_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_7_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_7_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_7_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_7_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_7_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_7_0/fifo/s_axis_aclk]
create_bd_cell -type hier StreamingFIFO_rtl_7_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_7_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_7_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_7_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_7_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_7_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_7_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_7_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_7_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_7_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_7_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_7_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_7_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_7_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_7_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_7_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_7_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_6fx7zyio/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_6fx7zyio/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_6fx7zyio/StreamingDataWidthConverter_rtl_2.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_2 StreamingDataWidthConverter_rtl_2
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_7_2_v2pxe_f6/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_7_2_v2pxe_f6/StreamingFIFO_rtl_7_2.v
create_bd_cell -type module -reference StreamingFIFO_rtl_7_2 StreamingFIFO_rtl_7_2
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_8_brxslztc/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_8_brxslztc/StreamingFIFO_rtl_8.v
create_bd_cell -type module -reference StreamingFIFO_rtl_8 StreamingFIFO_rtl_8
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_7_3_40xx_fd2/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_7_3_40xx_fd2/StreamingFIFO_rtl_7_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_7_3 StreamingFIFO_rtl_7_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_1_lpjwyurt/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_1_lpjwyurt/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_1_lpjwyurt/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_1_lpjwyurt/FMPadding_rtl_1.v
create_bd_cell -type module -reference FMPadding_rtl_1 FMPadding_rtl_1
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_0
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_0 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_0_03a5qnok/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_0 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_0_03a5qnok/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_0 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_0_03a5qnok/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_0 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_0_03a5qnok/Thresholding_rtl_0_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_0_axi_wrapper Thresholding_rtl_0
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_10_mh_ne84b/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_10_mh_ne84b/StreamingFIFO_rtl_10.v
create_bd_cell -type module -reference StreamingFIFO_rtl_10 StreamingFIFO_rtl_10
create_bd_cell -type hier StreamingFIFO_rtl_9_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_9_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_9_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_9_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_9_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_9_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_9_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_9_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_9_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_9_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_9_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_9_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_9_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_9_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_9_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_e7l_1car/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_e7l_1car/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_e7l_1car/StreamingDataWidthConverter_rtl_3.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_3 StreamingDataWidthConverter_rtl_3
create_bd_cell -type hier StreamingFIFO_rtl_9_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_9_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_9_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_9_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_9_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_9_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_9_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_9_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_9_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_9_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_9_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_9_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_9_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_9_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_9_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_11_r9cppy_w/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_11_r9cppy_w/StreamingFIFO_rtl_11.v
create_bd_cell -type module -reference StreamingFIFO_rtl_11 StreamingFIFO_rtl_11
create_bd_cell -type hier StreamingFIFO_rtl_9_2
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_9_2/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_9_2/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_9_2/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_9_2/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_9_2/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_rtl_9_2/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_9_2/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_9_2/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_2/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_9_2/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_2/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_9_2/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_9_2/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_9_2/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_9_2/ap_clk] [get_bd_pins StreamingFIFO_rtl_9_2/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_xqwbchp5/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_xqwbchp5/ConvolutionInputGenerator_rtl_1_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_xqwbchp5/ConvolutionInputGenerator_rtl_1_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_xqwbchp5/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_1 ConvolutionInputGenerator_rtl_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_9_3_noxwuel_/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_9_3_noxwuel_/StreamingFIFO_rtl_9_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_9_3 StreamingFIFO_rtl_9_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_12_7485fqux/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_12_7485fqux/StreamingFIFO_rtl_12.v
create_bd_cell -type module -reference StreamingFIFO_rtl_12 StreamingFIFO_rtl_12
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_9_4_4n0ixwj5/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_9_4_4n0ixwj5/StreamingFIFO_rtl_9_4.v
create_bd_cell -type module -reference StreamingFIFO_rtl_9_4 StreamingFIFO_rtl_9_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_z11kc7wz/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_z11kc7wz/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_z11kc7wz/StreamingDataWidthConverter_rtl_4.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_4 StreamingDataWidthConverter_rtl_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_13_uo2ls_r0/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_13_uo2ls_r0/StreamingFIFO_rtl_13.v
create_bd_cell -type module -reference StreamingFIFO_rtl_13 StreamingFIFO_rtl_13
create_bd_cell -type hier MVAU_hls_1
create_bd_pin -dir I -type clk /MVAU_hls_1/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_1:1.0 /MVAU_hls_1/MVAU_hls_1
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_1/MVAU_hls_1_wstrm
set_property -dict [list CONFIG.DEPTH {1152} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_1_8486u_wu/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_1/MVAU_hls_1_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_1/MVAU_hls_1_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_1/MVAU_hls_1/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_1/ap_rst_n] [get_bd_pins MVAU_hls_1/MVAU_hls_1_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_1/ap_clk] [get_bd_pins MVAU_hls_1/MVAU_hls_1_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_1/ap_rst_n] [get_bd_pins MVAU_hls_1/MVAU_hls_1/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_1/ap_clk] [get_bd_pins MVAU_hls_1/MVAU_hls_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_1/in0_V] [get_bd_intf_pins MVAU_hls_1/MVAU_hls_1/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_1/out_V] [get_bd_intf_pins MVAU_hls_1/MVAU_hls_1/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_14_ndwvwxva/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_14_ndwvwxva/StreamingFIFO_rtl_14.v
create_bd_cell -type module -reference StreamingFIFO_rtl_14 StreamingFIFO_rtl_14
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_ka4kcvnh/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_ka4kcvnh/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_ka4kcvnh/StreamingDataWidthConverter_rtl_5.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_5 StreamingDataWidthConverter_rtl_5
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_15_2aajs16y/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_15_2aajs16y/StreamingFIFO_rtl_15.v
create_bd_cell -type module -reference StreamingFIFO_rtl_15 StreamingFIFO_rtl_15
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_2_v_jmj_wn/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_2_v_jmj_wn/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_2_v_jmj_wn/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_2_v_jmj_wn/FMPadding_rtl_2.v
create_bd_cell -type module -reference FMPadding_rtl_2 FMPadding_rtl_2
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_16_pq76nla_/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_16_pq76nla_/StreamingFIFO_rtl_16.v
create_bd_cell -type module -reference StreamingFIFO_rtl_16 StreamingFIFO_rtl_16
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_xk0az05w/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_xk0az05w/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_xk0az05w/StreamingDataWidthConverter_rtl_6.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_6 StreamingDataWidthConverter_rtl_6
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_17_lci4gtxm/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_17_lci4gtxm/StreamingFIFO_rtl_17.v
create_bd_cell -type module -reference StreamingFIFO_rtl_17 StreamingFIFO_rtl_17
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bu9myzoc/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bu9myzoc/ConvolutionInputGenerator_rtl_2_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bu9myzoc/ConvolutionInputGenerator_rtl_2_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bu9myzoc/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_2 ConvolutionInputGenerator_rtl_2
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_18_ycm76dw0/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_18_ycm76dw0/StreamingFIFO_rtl_18.v
create_bd_cell -type module -reference StreamingFIFO_rtl_18 StreamingFIFO_rtl_18
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_jrja_wcz/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_jrja_wcz/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_jrja_wcz/StreamingDataWidthConverter_rtl_7.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_7 StreamingDataWidthConverter_rtl_7
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_19_s9b8xw7c/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_19_s9b8xw7c/StreamingFIFO_rtl_19.v
create_bd_cell -type module -reference StreamingFIFO_rtl_19 StreamingFIFO_rtl_19
create_bd_cell -type hier MVAU_hls_2
create_bd_pin -dir I -type clk /MVAU_hls_2/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_2/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_2/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_2/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_2:1.0 /MVAU_hls_2/MVAU_hls_2
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_2/MVAU_hls_2_wstrm
set_property -dict [list CONFIG.DEPTH {1152} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_2_ojkdg6eh/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_2/MVAU_hls_2_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_2/MVAU_hls_2_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_2/MVAU_hls_2/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_2/ap_rst_n] [get_bd_pins MVAU_hls_2/MVAU_hls_2_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_2/ap_clk] [get_bd_pins MVAU_hls_2/MVAU_hls_2_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_2/ap_rst_n] [get_bd_pins MVAU_hls_2/MVAU_hls_2/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_2/ap_clk] [get_bd_pins MVAU_hls_2/MVAU_hls_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_2/in0_V] [get_bd_intf_pins MVAU_hls_2/MVAU_hls_2/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_2/out_V] [get_bd_intf_pins MVAU_hls_2/MVAU_hls_2/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_20_obbj0ybb/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_20_obbj0ybb/StreamingFIFO_rtl_20.v
create_bd_cell -type module -reference StreamingFIFO_rtl_20 StreamingFIFO_rtl_20
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_1
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_1 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_1_8i9b86x_/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_1 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_1_8i9b86x_/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_1 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_1_8i9b86x_/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_1 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_1_8i9b86x_/Thresholding_rtl_1_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_1_axi_wrapper Thresholding_rtl_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_21_0gtj1pxf/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_21_0gtj1pxf/StreamingFIFO_rtl_21.v
create_bd_cell -type module -reference StreamingFIFO_rtl_21 StreamingFIFO_rtl_21
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_0:1.0 AddStreams_hls_0
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_22_qqj6sc3p/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_22_qqj6sc3p/StreamingFIFO_rtl_22.v
create_bd_cell -type module -reference StreamingFIFO_rtl_22 StreamingFIFO_rtl_22
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_1:1.0 DuplicateStreams_hls_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_23_s35ugbbs/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_23_s35ugbbs/StreamingFIFO_rtl_23.v
create_bd_cell -type module -reference StreamingFIFO_rtl_23 StreamingFIFO_rtl_23
create_bd_cell -type hier StreamingFIFO_rtl_24_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_24_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_24_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_24_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_24_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_24_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_24_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_24_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_24_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_24_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_24_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_24_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_24_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_24_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_24_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_24_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_24_0/fifo/s_axis_aclk]
create_bd_cell -type hier StreamingFIFO_rtl_24_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_24_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_24_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_24_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_24_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_24_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_24_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_24_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_24_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_24_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_24_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_24_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_24_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_24_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_24_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_24_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_24_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_mui13s9v/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_mui13s9v/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_mui13s9v/StreamingDataWidthConverter_rtl_8.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_8 StreamingDataWidthConverter_rtl_8
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_24_2_yowvqlv0/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_24_2_yowvqlv0/StreamingFIFO_rtl_24_2.v
create_bd_cell -type module -reference StreamingFIFO_rtl_24_2 StreamingFIFO_rtl_24_2
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_25_sce2iute/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_25_sce2iute/StreamingFIFO_rtl_25.v
create_bd_cell -type module -reference StreamingFIFO_rtl_25 StreamingFIFO_rtl_25
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_24_3_acvdzyme/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_24_3_acvdzyme/StreamingFIFO_rtl_24_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_24_3 StreamingFIFO_rtl_24_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_3_eaxkv96_/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_3_eaxkv96_/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_3_eaxkv96_/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_3_eaxkv96_/FMPadding_rtl_3.v
create_bd_cell -type module -reference FMPadding_rtl_3 FMPadding_rtl_3
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_2
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_2 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_2_iy6wlzir/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_2 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_2_iy6wlzir/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_2 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_2_iy6wlzir/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_2 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_2_iy6wlzir/Thresholding_rtl_2_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_2_axi_wrapper Thresholding_rtl_2
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_27_pq5rbagm/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_27_pq5rbagm/StreamingFIFO_rtl_27.v
create_bd_cell -type module -reference StreamingFIFO_rtl_27 StreamingFIFO_rtl_27
create_bd_cell -type hier StreamingFIFO_rtl_26_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_26_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_26_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_26_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_26_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_26_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_26_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_26_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_26_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_26_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_26_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_26_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_26_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_26_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_26_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_b4idg672/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_b4idg672/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_b4idg672/StreamingDataWidthConverter_rtl_9.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_9 StreamingDataWidthConverter_rtl_9
create_bd_cell -type hier StreamingFIFO_rtl_26_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_26_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_26_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_26_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_26_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_26_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_26_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_26_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_26_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_26_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_26_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_26_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_26_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_26_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_26_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_28_ka8dale8/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_28_ka8dale8/StreamingFIFO_rtl_28.v
create_bd_cell -type module -reference StreamingFIFO_rtl_28 StreamingFIFO_rtl_28
create_bd_cell -type hier StreamingFIFO_rtl_26_2
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_26_2/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_26_2/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_26_2/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_26_2/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_26_2/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_rtl_26_2/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_26_2/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_26_2/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_2/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_26_2/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_2/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_26_2/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_26_2/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_26_2/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_26_2/ap_clk] [get_bd_pins StreamingFIFO_rtl_26_2/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_ndpkxap2/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_ndpkxap2/ConvolutionInputGenerator_rtl_3_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_ndpkxap2/ConvolutionInputGenerator_rtl_3_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_ndpkxap2/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_3 ConvolutionInputGenerator_rtl_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_26_3_8choqfwu/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_26_3_8choqfwu/StreamingFIFO_rtl_26_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_26_3 StreamingFIFO_rtl_26_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_29_o93e3v6n/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_29_o93e3v6n/StreamingFIFO_rtl_29.v
create_bd_cell -type module -reference StreamingFIFO_rtl_29 StreamingFIFO_rtl_29
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_26_4_cfonq7qb/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_26_4_cfonq7qb/StreamingFIFO_rtl_26_4.v
create_bd_cell -type module -reference StreamingFIFO_rtl_26_4 StreamingFIFO_rtl_26_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_1n4uot3a/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_1n4uot3a/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_1n4uot3a/StreamingDataWidthConverter_rtl_10.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_10 StreamingDataWidthConverter_rtl_10
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_30_bfs88znt/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_30_bfs88znt/StreamingFIFO_rtl_30.v
create_bd_cell -type module -reference StreamingFIFO_rtl_30 StreamingFIFO_rtl_30
create_bd_cell -type hier MVAU_hls_3
create_bd_pin -dir I -type clk /MVAU_hls_3/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_3/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_3/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_3/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_3:1.0 /MVAU_hls_3/MVAU_hls_3
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_3/MVAU_hls_3_wstrm
set_property -dict [list CONFIG.DEPTH {1152} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_3_x_edkatj/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_3/MVAU_hls_3_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_3/MVAU_hls_3_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_3/MVAU_hls_3/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_3/ap_rst_n] [get_bd_pins MVAU_hls_3/MVAU_hls_3_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_3/ap_clk] [get_bd_pins MVAU_hls_3/MVAU_hls_3_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_3/ap_rst_n] [get_bd_pins MVAU_hls_3/MVAU_hls_3/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_3/ap_clk] [get_bd_pins MVAU_hls_3/MVAU_hls_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_3/in0_V] [get_bd_intf_pins MVAU_hls_3/MVAU_hls_3/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_3/out_V] [get_bd_intf_pins MVAU_hls_3/MVAU_hls_3/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_31__sofxllg/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_31__sofxllg/StreamingFIFO_rtl_31.v
create_bd_cell -type module -reference StreamingFIFO_rtl_31 StreamingFIFO_rtl_31
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_bhaowea_/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_bhaowea_/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_bhaowea_/StreamingDataWidthConverter_rtl_11.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_11 StreamingDataWidthConverter_rtl_11
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_32_mx52jtqp/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_32_mx52jtqp/StreamingFIFO_rtl_32.v
create_bd_cell -type module -reference StreamingFIFO_rtl_32 StreamingFIFO_rtl_32
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_4_n1h4yhms/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_4_n1h4yhms/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_4_n1h4yhms/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_4_n1h4yhms/FMPadding_rtl_4.v
create_bd_cell -type module -reference FMPadding_rtl_4 FMPadding_rtl_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_33_nh93nj3b/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_33_nh93nj3b/StreamingFIFO_rtl_33.v
create_bd_cell -type module -reference StreamingFIFO_rtl_33 StreamingFIFO_rtl_33
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_nr4738dt/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_nr4738dt/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_nr4738dt/StreamingDataWidthConverter_rtl_12.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_12 StreamingDataWidthConverter_rtl_12
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_34_nhu_rgvl/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_34_nhu_rgvl/StreamingFIFO_rtl_34.v
create_bd_cell -type module -reference StreamingFIFO_rtl_34 StreamingFIFO_rtl_34
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_4__3b5uk8l/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_4__3b5uk8l/ConvolutionInputGenerator_rtl_4_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_4__3b5uk8l/ConvolutionInputGenerator_rtl_4_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_4__3b5uk8l/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_4 ConvolutionInputGenerator_rtl_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_35_r6bwz5l5/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_35_r6bwz5l5/StreamingFIFO_rtl_35.v
create_bd_cell -type module -reference StreamingFIFO_rtl_35 StreamingFIFO_rtl_35
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_b211st0o/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_b211st0o/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_b211st0o/StreamingDataWidthConverter_rtl_13.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_13 StreamingDataWidthConverter_rtl_13
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_36_a_6jvjm_/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_36_a_6jvjm_/StreamingFIFO_rtl_36.v
create_bd_cell -type module -reference StreamingFIFO_rtl_36 StreamingFIFO_rtl_36
create_bd_cell -type hier MVAU_hls_4
create_bd_pin -dir I -type clk /MVAU_hls_4/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_4/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_4/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_4/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_4:1.0 /MVAU_hls_4/MVAU_hls_4
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_4/MVAU_hls_4_wstrm
set_property -dict [list CONFIG.DEPTH {1152} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_4_95g1v0nz/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_4/MVAU_hls_4_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_4/MVAU_hls_4_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_4/MVAU_hls_4/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_4/ap_rst_n] [get_bd_pins MVAU_hls_4/MVAU_hls_4_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_4/ap_clk] [get_bd_pins MVAU_hls_4/MVAU_hls_4_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_4/ap_rst_n] [get_bd_pins MVAU_hls_4/MVAU_hls_4/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_4/ap_clk] [get_bd_pins MVAU_hls_4/MVAU_hls_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_4/in0_V] [get_bd_intf_pins MVAU_hls_4/MVAU_hls_4/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_4/out_V] [get_bd_intf_pins MVAU_hls_4/MVAU_hls_4/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_37_wy9q8v86/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_37_wy9q8v86/StreamingFIFO_rtl_37.v
create_bd_cell -type module -reference StreamingFIFO_rtl_37 StreamingFIFO_rtl_37
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_3
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_3 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_3_v0yolh85/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_3 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_3_v0yolh85/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_3 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_3_v0yolh85/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_3 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_3_v0yolh85/Thresholding_rtl_3_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_3_axi_wrapper Thresholding_rtl_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_38_g_blcgmg/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_38_g_blcgmg/StreamingFIFO_rtl_38.v
create_bd_cell -type module -reference StreamingFIFO_rtl_38 StreamingFIFO_rtl_38
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_1:1.0 AddStreams_hls_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_39_22h6podm/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_39_22h6podm/StreamingFIFO_rtl_39.v
create_bd_cell -type module -reference StreamingFIFO_rtl_39 StreamingFIFO_rtl_39
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_2:1.0 DuplicateStreams_hls_2
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_40_pkalewa1/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_40_pkalewa1/StreamingFIFO_rtl_40.v
create_bd_cell -type module -reference StreamingFIFO_rtl_40 StreamingFIFO_rtl_40
create_bd_cell -type hier StreamingFIFO_rtl_41_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_41_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_41_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_41_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_41_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_41_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_41_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_41_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_41_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_41_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_41_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_41_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_41_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_41_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_41_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_41_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_41_0/fifo/s_axis_aclk]
create_bd_cell -type hier StreamingFIFO_rtl_41_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_41_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_41_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_41_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_41_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_41_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_41_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_41_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_41_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_41_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_41_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_41_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_41_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_41_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_41_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_41_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_41_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_d92ry9la/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_d92ry9la/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_d92ry9la/StreamingDataWidthConverter_rtl_14.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_14 StreamingDataWidthConverter_rtl_14
create_bd_cell -type hier StreamingFIFO_rtl_41_2
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_41_2/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_41_2/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_41_2/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_41_2/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_41_2/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_rtl_41_2/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_41_2/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_41_2/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_41_2/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_41_2/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_41_2/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_41_2/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_41_2/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_41_2/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_41_2/ap_clk] [get_bd_pins StreamingFIFO_rtl_41_2/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_42_x6p9reo_/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_42_x6p9reo_/StreamingFIFO_rtl_42.v
create_bd_cell -type module -reference StreamingFIFO_rtl_42 StreamingFIFO_rtl_42
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_41_3_ws8cw0r9/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_41_3_ws8cw0r9/StreamingFIFO_rtl_41_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_41_3 StreamingFIFO_rtl_41_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_5_iyenndhg/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_5_iyenndhg/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_5_iyenndhg/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_5_iyenndhg/FMPadding_rtl_5.v
create_bd_cell -type module -reference FMPadding_rtl_5 FMPadding_rtl_5
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_4
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_4 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_4_g70agtgr/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_4 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_4_g70agtgr/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_4 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_4_g70agtgr/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_4 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_4_g70agtgr/Thresholding_rtl_4_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_4_axi_wrapper Thresholding_rtl_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_44_32mo6ag1/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_44_32mo6ag1/StreamingFIFO_rtl_44.v
create_bd_cell -type module -reference StreamingFIFO_rtl_44 StreamingFIFO_rtl_44
create_bd_cell -type hier StreamingFIFO_rtl_43_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_43_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_43_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_43_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_43_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_43_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_43_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_43_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_43_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_43_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_43_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_43_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_43_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_43_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_43_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_6sig2lta/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_6sig2lta/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_6sig2lta/StreamingDataWidthConverter_rtl_15.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_15 StreamingDataWidthConverter_rtl_15
create_bd_cell -type hier StreamingFIFO_rtl_43_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_43_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_43_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_43_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_43_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_43_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_43_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_43_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_43_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_43_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_43_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_43_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_43_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_43_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_43_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_45_09gu78l9/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_45_09gu78l9/StreamingFIFO_rtl_45.v
create_bd_cell -type module -reference StreamingFIFO_rtl_45 StreamingFIFO_rtl_45
create_bd_cell -type hier StreamingFIFO_rtl_43_2
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_43_2/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_43_2/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_43_2/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_43_2/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_43_2/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_rtl_43_2/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_43_2/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_43_2/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_2/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_43_2/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_2/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_43_2/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_43_2/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_43_2/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_43_2/ap_clk] [get_bd_pins StreamingFIFO_rtl_43_2/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_z28rfpnc/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_z28rfpnc/ConvolutionInputGenerator_rtl_5_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_z28rfpnc/ConvolutionInputGenerator_rtl_5_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_z28rfpnc/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_5 ConvolutionInputGenerator_rtl_5
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_43_3_4kzzz411/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_43_3_4kzzz411/StreamingFIFO_rtl_43_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_43_3 StreamingFIFO_rtl_43_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_46_k2n2t6ek/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_46_k2n2t6ek/StreamingFIFO_rtl_46.v
create_bd_cell -type module -reference StreamingFIFO_rtl_46 StreamingFIFO_rtl_46
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_43_4_r8t67tbs/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_43_4_r8t67tbs/StreamingFIFO_rtl_43_4.v
create_bd_cell -type module -reference StreamingFIFO_rtl_43_4 StreamingFIFO_rtl_43_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_xs1jc0bk/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_xs1jc0bk/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_xs1jc0bk/StreamingDataWidthConverter_rtl_16.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_16 StreamingDataWidthConverter_rtl_16
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_47_c8tfe2_p/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_47_c8tfe2_p/StreamingFIFO_rtl_47.v
create_bd_cell -type module -reference StreamingFIFO_rtl_47 StreamingFIFO_rtl_47
create_bd_cell -type hier MVAU_hls_5
create_bd_pin -dir I -type clk /MVAU_hls_5/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_5/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_5/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_5/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_5:1.0 /MVAU_hls_5/MVAU_hls_5
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_5/MVAU_hls_5_wstrm
set_property -dict [list CONFIG.DEPTH {1152} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_5__1vbqib1/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_5/MVAU_hls_5_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_5/MVAU_hls_5_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_5/MVAU_hls_5/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_5/ap_rst_n] [get_bd_pins MVAU_hls_5/MVAU_hls_5_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_5/ap_clk] [get_bd_pins MVAU_hls_5/MVAU_hls_5_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_5/ap_rst_n] [get_bd_pins MVAU_hls_5/MVAU_hls_5/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_5/ap_clk] [get_bd_pins MVAU_hls_5/MVAU_hls_5/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_5/in0_V] [get_bd_intf_pins MVAU_hls_5/MVAU_hls_5/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_5/out_V] [get_bd_intf_pins MVAU_hls_5/MVAU_hls_5/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_48__abxusbe/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_48__abxusbe/StreamingFIFO_rtl_48.v
create_bd_cell -type module -reference StreamingFIFO_rtl_48 StreamingFIFO_rtl_48
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_003uohi9/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_003uohi9/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_003uohi9/StreamingDataWidthConverter_rtl_17.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_17 StreamingDataWidthConverter_rtl_17
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_49_nrry240k/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_49_nrry240k/StreamingFIFO_rtl_49.v
create_bd_cell -type module -reference StreamingFIFO_rtl_49 StreamingFIFO_rtl_49
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_6_b9vpjcyd/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_6_b9vpjcyd/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_6_b9vpjcyd/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_6_b9vpjcyd/FMPadding_rtl_6.v
create_bd_cell -type module -reference FMPadding_rtl_6 FMPadding_rtl_6
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_50_491tfy48/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_50_491tfy48/StreamingFIFO_rtl_50.v
create_bd_cell -type module -reference StreamingFIFO_rtl_50 StreamingFIFO_rtl_50
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_3f44s_yk/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_3f44s_yk/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_3f44s_yk/StreamingDataWidthConverter_rtl_18.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_18 StreamingDataWidthConverter_rtl_18
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_51_gok7inzs/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_51_gok7inzs/StreamingFIFO_rtl_51.v
create_bd_cell -type module -reference StreamingFIFO_rtl_51 StreamingFIFO_rtl_51
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_a4lt1uub/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_a4lt1uub/ConvolutionInputGenerator_rtl_6_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_a4lt1uub/ConvolutionInputGenerator_rtl_6_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_a4lt1uub/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_6 ConvolutionInputGenerator_rtl_6
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_52_jq2xos9a/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_52_jq2xos9a/StreamingFIFO_rtl_52.v
create_bd_cell -type module -reference StreamingFIFO_rtl_52 StreamingFIFO_rtl_52
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_qi_k711a/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_qi_k711a/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_qi_k711a/StreamingDataWidthConverter_rtl_19.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_19 StreamingDataWidthConverter_rtl_19
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_53_xclug2g2/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_53_xclug2g2/StreamingFIFO_rtl_53.v
create_bd_cell -type module -reference StreamingFIFO_rtl_53 StreamingFIFO_rtl_53
create_bd_cell -type hier MVAU_hls_6
create_bd_pin -dir I -type clk /MVAU_hls_6/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_6/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_6/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_6/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_6:1.0 /MVAU_hls_6/MVAU_hls_6
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_6/MVAU_hls_6_wstrm
set_property -dict [list CONFIG.DEPTH {1152} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_6_9eqktu8b/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_6/MVAU_hls_6_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_6/MVAU_hls_6_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_6/MVAU_hls_6/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_6/ap_rst_n] [get_bd_pins MVAU_hls_6/MVAU_hls_6_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_6/ap_clk] [get_bd_pins MVAU_hls_6/MVAU_hls_6_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_6/ap_rst_n] [get_bd_pins MVAU_hls_6/MVAU_hls_6/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_6/ap_clk] [get_bd_pins MVAU_hls_6/MVAU_hls_6/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_6/in0_V] [get_bd_intf_pins MVAU_hls_6/MVAU_hls_6/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_6/out_V] [get_bd_intf_pins MVAU_hls_6/MVAU_hls_6/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_54_yvn59cde/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_54_yvn59cde/StreamingFIFO_rtl_54.v
create_bd_cell -type module -reference StreamingFIFO_rtl_54 StreamingFIFO_rtl_54
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_5
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_5 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_5_olpysdt9/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_5 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_5_olpysdt9/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_5 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_5_olpysdt9/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_5 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_5_olpysdt9/Thresholding_rtl_5_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_5_axi_wrapper Thresholding_rtl_5
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_55_9jz9mk1k/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_55_9jz9mk1k/StreamingFIFO_rtl_55.v
create_bd_cell -type module -reference StreamingFIFO_rtl_55 StreamingFIFO_rtl_55
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_2:1.0 AddStreams_hls_2
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_56_tl82yu_k/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_56_tl82yu_k/StreamingFIFO_rtl_56.v
create_bd_cell -type module -reference StreamingFIFO_rtl_56 StreamingFIFO_rtl_56
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_3:1.0 DuplicateStreams_hls_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_57__r88z30c/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_57__r88z30c/StreamingFIFO_rtl_57.v
create_bd_cell -type module -reference StreamingFIFO_rtl_57 StreamingFIFO_rtl_57
create_bd_cell -type hier StreamingFIFO_rtl_58_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_58_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_58_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_58_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_58_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_58_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_58_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_58_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_58_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_58_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_58_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_58_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_58_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_58_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_58_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_58_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_58_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_58_1_dlt6gcgp/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_58_1_dlt6gcgp/StreamingFIFO_rtl_58_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_58_1 StreamingFIFO_rtl_58_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_20__t54l8ci/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_20__t54l8ci/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_20__t54l8ci/StreamingDataWidthConverter_rtl_20.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_20 StreamingDataWidthConverter_rtl_20
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_m6_0soa5/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_m6_0soa5/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_m6_0soa5/StreamingDataWidthConverter_rtl_21.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_21 StreamingDataWidthConverter_rtl_21
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_59__jinoxta/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_59__jinoxta/StreamingFIFO_rtl_59.v
create_bd_cell -type module -reference StreamingFIFO_rtl_59 StreamingFIFO_rtl_59
create_bd_cell -type hier StreamingFIFO_rtl_60_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_60_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_60_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_60_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_60_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_60_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_60_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_60_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {2}] [get_bd_cells /StreamingFIFO_rtl_60_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_60_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_60_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_60_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_60_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_60_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_60_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_60_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_60_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_7_icfo4yie/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_7_icfo4yie/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_7_icfo4yie/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_7_icfo4yie/FMPadding_rtl_7.v
create_bd_cell -type module -reference FMPadding_rtl_7 FMPadding_rtl_7
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_60_1_8smhe69p/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_60_1_8smhe69p/StreamingFIFO_rtl_60_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_60_1 StreamingFIFO_rtl_60_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_62_k_jm55iq/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_62_k_jm55iq/StreamingFIFO_rtl_62.v
create_bd_cell -type module -reference StreamingFIFO_rtl_62 StreamingFIFO_rtl_62
create_bd_cell -type hier MVAU_hls_7
create_bd_pin -dir I -type clk /MVAU_hls_7/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_7/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_7/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_7/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_7:1.0 /MVAU_hls_7/MVAU_hls_7
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_7/MVAU_hls_7_wstrm
set_property -dict [list CONFIG.DEPTH {1024} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_7_4ip2fjsw/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_7/MVAU_hls_7_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_7/MVAU_hls_7_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_7/MVAU_hls_7/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_7/ap_rst_n] [get_bd_pins MVAU_hls_7/MVAU_hls_7_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_7/ap_clk] [get_bd_pins MVAU_hls_7/MVAU_hls_7_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_7/ap_rst_n] [get_bd_pins MVAU_hls_7/MVAU_hls_7/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_7/ap_clk] [get_bd_pins MVAU_hls_7/MVAU_hls_7/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_7/in0_V] [get_bd_intf_pins MVAU_hls_7/MVAU_hls_7/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_7/out_V] [get_bd_intf_pins MVAU_hls_7/MVAU_hls_7/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_m4gxjvo3/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_m4gxjvo3/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_m4gxjvo3/StreamingDataWidthConverter_rtl_22.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_22 StreamingDataWidthConverter_rtl_22
create_bd_cell -type hier StreamingFIFO_rtl_61_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_61_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_61_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_61_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_61_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_61_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {4096}] [get_bd_cells /StreamingFIFO_rtl_61_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_61_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_61_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_61_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_61_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_61_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_61_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_61_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_61_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_61_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_61_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_63_7rkj26aa/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_63_7rkj26aa/StreamingFIFO_rtl_63.v
create_bd_cell -type module -reference StreamingFIFO_rtl_63 StreamingFIFO_rtl_63
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_61_1_7cf4648f/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_61_1_7cf4648f/StreamingFIFO_rtl_61_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_61_1 StreamingFIFO_rtl_61_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_qjdofw0c/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_qjdofw0c/ConvolutionInputGenerator_rtl_7_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_qjdofw0c/ConvolutionInputGenerator_rtl_7_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_qjdofw0c/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_7 ConvolutionInputGenerator_rtl_7
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_64_9lvx6os2/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_64_9lvx6os2/StreamingFIFO_rtl_64.v
create_bd_cell -type module -reference StreamingFIFO_rtl_64 StreamingFIFO_rtl_64
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_660lh9c4/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_660lh9c4/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_660lh9c4/StreamingDataWidthConverter_rtl_23.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_23 StreamingDataWidthConverter_rtl_23
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_65_ssv7uf6y/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_65_ssv7uf6y/StreamingFIFO_rtl_65.v
create_bd_cell -type module -reference StreamingFIFO_rtl_65 StreamingFIFO_rtl_65
create_bd_cell -type hier MVAU_hls_8
create_bd_pin -dir I -type clk /MVAU_hls_8/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_8/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_8/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_8/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_8:1.0 /MVAU_hls_8/MVAU_hls_8
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_8/MVAU_hls_8_wstrm
set_property -dict [list CONFIG.DEPTH {1024} CONFIG.WIDTH {56} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_8_82fbwwld/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_8/MVAU_hls_8_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_8/MVAU_hls_8_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_8/MVAU_hls_8/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_8/ap_rst_n] [get_bd_pins MVAU_hls_8/MVAU_hls_8_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_8/ap_clk] [get_bd_pins MVAU_hls_8/MVAU_hls_8_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_8/ap_rst_n] [get_bd_pins MVAU_hls_8/MVAU_hls_8/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_8/ap_clk] [get_bd_pins MVAU_hls_8/MVAU_hls_8/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_8/in0_V] [get_bd_intf_pins MVAU_hls_8/MVAU_hls_8/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_8/out_V] [get_bd_intf_pins MVAU_hls_8/MVAU_hls_8/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_66_s03hnz6z/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_66_s03hnz6z/StreamingFIFO_rtl_66.v
create_bd_cell -type module -reference StreamingFIFO_rtl_66 StreamingFIFO_rtl_66
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_24_db7fkp_b/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_24_db7fkp_b/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_24_db7fkp_b/StreamingDataWidthConverter_rtl_24.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_24 StreamingDataWidthConverter_rtl_24
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_67_ype23g_z/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_67_ype23g_z/StreamingFIFO_rtl_67.v
create_bd_cell -type module -reference StreamingFIFO_rtl_67 StreamingFIFO_rtl_67
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_8_24__s444/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_8_24__s444/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_8_24__s444/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_8_24__s444/FMPadding_rtl_8.v
create_bd_cell -type module -reference FMPadding_rtl_8 FMPadding_rtl_8
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_68_l9zk_9wm/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_68_l9zk_9wm/StreamingFIFO_rtl_68.v
create_bd_cell -type module -reference StreamingFIFO_rtl_68 StreamingFIFO_rtl_68
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_25__yorluai/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_25__yorluai/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_25__yorluai/StreamingDataWidthConverter_rtl_25.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_25 StreamingDataWidthConverter_rtl_25
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_69_v37pesr4/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_69_v37pesr4/StreamingFIFO_rtl_69.v
create_bd_cell -type module -reference StreamingFIFO_rtl_69 StreamingFIFO_rtl_69
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_kqbraeoo/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_kqbraeoo/ConvolutionInputGenerator_rtl_8_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_kqbraeoo/ConvolutionInputGenerator_rtl_8_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_kqbraeoo/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_8 ConvolutionInputGenerator_rtl_8
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_70_upgi_7id/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_70_upgi_7id/StreamingFIFO_rtl_70.v
create_bd_cell -type module -reference StreamingFIFO_rtl_70 StreamingFIFO_rtl_70
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_26_3oojzkbg/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_26_3oojzkbg/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_26_3oojzkbg/StreamingDataWidthConverter_rtl_26.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_26 StreamingDataWidthConverter_rtl_26
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_71_px7mhjs0/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_71_px7mhjs0/StreamingFIFO_rtl_71.v
create_bd_cell -type module -reference StreamingFIFO_rtl_71 StreamingFIFO_rtl_71
create_bd_cell -type hier MVAU_hls_9
create_bd_pin -dir I -type clk /MVAU_hls_9/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_9/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_9/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_9/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_9:1.0 /MVAU_hls_9/MVAU_hls_9
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_9/MVAU_hls_9_wstrm
set_property -dict [list CONFIG.DEPTH {1024} CONFIG.WIDTH {112} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_9_o1q62z4r/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_9/MVAU_hls_9_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_9/MVAU_hls_9_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_9/MVAU_hls_9/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_9/ap_rst_n] [get_bd_pins MVAU_hls_9/MVAU_hls_9_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_9/ap_clk] [get_bd_pins MVAU_hls_9/MVAU_hls_9_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_9/ap_rst_n] [get_bd_pins MVAU_hls_9/MVAU_hls_9/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_9/ap_clk] [get_bd_pins MVAU_hls_9/MVAU_hls_9/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_9/in0_V] [get_bd_intf_pins MVAU_hls_9/MVAU_hls_9/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_9/out_V] [get_bd_intf_pins MVAU_hls_9/MVAU_hls_9/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_72_cyngq8af/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_72_cyngq8af/StreamingFIFO_rtl_72.v
create_bd_cell -type module -reference StreamingFIFO_rtl_72 StreamingFIFO_rtl_72
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_27_r7z5qo0y/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_27_r7z5qo0y/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_27_r7z5qo0y/StreamingDataWidthConverter_rtl_27.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_27 StreamingDataWidthConverter_rtl_27
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_73_nkh11npa/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_73_nkh11npa/StreamingFIFO_rtl_73.v
create_bd_cell -type module -reference StreamingFIFO_rtl_73 StreamingFIFO_rtl_73
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_6
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_6 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_6_lmyyd8fg/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_6 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_6_lmyyd8fg/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_6 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_6_lmyyd8fg/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_6 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_6_lmyyd8fg/Thresholding_rtl_6_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_6_axi_wrapper Thresholding_rtl_6
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_74_y6x9fhuk/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_74_y6x9fhuk/StreamingFIFO_rtl_74.v
create_bd_cell -type module -reference StreamingFIFO_rtl_74 StreamingFIFO_rtl_74
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_3:1.0 AddStreams_hls_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_75_dq4b8myz/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_75_dq4b8myz/StreamingFIFO_rtl_75.v
create_bd_cell -type module -reference StreamingFIFO_rtl_75 StreamingFIFO_rtl_75
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_4:1.0 DuplicateStreams_hls_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_76_xz6izvbe/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_76_xz6izvbe/StreamingFIFO_rtl_76.v
create_bd_cell -type module -reference StreamingFIFO_rtl_76 StreamingFIFO_rtl_76
create_bd_cell -type hier StreamingFIFO_rtl_77_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_77_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_77_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_77_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_77_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_77_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {8192}] [get_bd_cells /StreamingFIFO_rtl_77_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_77_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_77_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_77_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_77_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_77_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_77_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_77_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_77_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_77_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_77_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_77_1_ilwhpeok/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_77_1_ilwhpeok/StreamingFIFO_rtl_77_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_77_1 StreamingFIFO_rtl_77_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_28_5m2ltuws/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_28_5m2ltuws/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_28_5m2ltuws/StreamingDataWidthConverter_rtl_28.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_28 StreamingDataWidthConverter_rtl_28
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_7
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_7 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_7_r3y57nkz/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_7 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_7_r3y57nkz/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_7 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_7_r3y57nkz/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_7 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_7_r3y57nkz/Thresholding_rtl_7_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_7_axi_wrapper Thresholding_rtl_7
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_78_xqmvc5p8/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_78_xqmvc5p8/StreamingFIFO_rtl_78.v
create_bd_cell -type module -reference StreamingFIFO_rtl_78 StreamingFIFO_rtl_78
create_bd_cell -type hier StreamingFIFO_rtl_79_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_79_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_79_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_79_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_79_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_79_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {8192}] [get_bd_cells /StreamingFIFO_rtl_79_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_79_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_79_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_79_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_79_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_79_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_79_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_79_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_79_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_79_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_79_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_9_60fumufr/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_9_60fumufr/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_9_60fumufr/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_9_60fumufr/FMPadding_rtl_9.v
create_bd_cell -type module -reference FMPadding_rtl_9 FMPadding_rtl_9
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_79_1_fv4jr0sy/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_79_1_fv4jr0sy/StreamingFIFO_rtl_79_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_79_1 StreamingFIFO_rtl_79_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_80_9tco9_rm/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_80_9tco9_rm/StreamingFIFO_rtl_80.v
create_bd_cell -type module -reference StreamingFIFO_rtl_80 StreamingFIFO_rtl_80
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_29_p3t325tv/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_29_p3t325tv/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_29_p3t325tv/StreamingDataWidthConverter_rtl_29.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_29 StreamingDataWidthConverter_rtl_29
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_81_n98pjbki/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_81_n98pjbki/StreamingFIFO_rtl_81.v
create_bd_cell -type module -reference StreamingFIFO_rtl_81 StreamingFIFO_rtl_81
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_9_m21sx3v6/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_9_m21sx3v6/ConvolutionInputGenerator_rtl_9_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_9_m21sx3v6/ConvolutionInputGenerator_rtl_9_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_9_m21sx3v6/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_9 ConvolutionInputGenerator_rtl_9
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_82_92q0dd0q/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_82_92q0dd0q/StreamingFIFO_rtl_82.v
create_bd_cell -type module -reference StreamingFIFO_rtl_82 StreamingFIFO_rtl_82
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_30_j9y7c1nk/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_30_j9y7c1nk/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_30_j9y7c1nk/StreamingDataWidthConverter_rtl_30.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_30 StreamingDataWidthConverter_rtl_30
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_83_20rfn6ki/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_83_20rfn6ki/StreamingFIFO_rtl_83.v
create_bd_cell -type module -reference StreamingFIFO_rtl_83 StreamingFIFO_rtl_83
create_bd_cell -type hier MVAU_hls_10
create_bd_pin -dir I -type clk /MVAU_hls_10/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_10/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_10/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_10/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_10:1.0 /MVAU_hls_10/MVAU_hls_10
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_10/MVAU_hls_10_wstrm
set_property -dict [list CONFIG.DEPTH {1024} CONFIG.WIDTH {112} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_10_aio3b3dh/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_10/MVAU_hls_10_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_10/MVAU_hls_10_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_10/MVAU_hls_10/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_10/ap_rst_n] [get_bd_pins MVAU_hls_10/MVAU_hls_10_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_10/ap_clk] [get_bd_pins MVAU_hls_10/MVAU_hls_10_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_10/ap_rst_n] [get_bd_pins MVAU_hls_10/MVAU_hls_10/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_10/ap_clk] [get_bd_pins MVAU_hls_10/MVAU_hls_10/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_10/in0_V] [get_bd_intf_pins MVAU_hls_10/MVAU_hls_10/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_10/out_V] [get_bd_intf_pins MVAU_hls_10/MVAU_hls_10/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_84_2g1hskre/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_84_2g1hskre/StreamingFIFO_rtl_84.v
create_bd_cell -type module -reference StreamingFIFO_rtl_84 StreamingFIFO_rtl_84
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_31_hyxnb0zw/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_31_hyxnb0zw/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_31_hyxnb0zw/StreamingDataWidthConverter_rtl_31.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_31 StreamingDataWidthConverter_rtl_31
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_85_x5swdxrm/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_85_x5swdxrm/StreamingFIFO_rtl_85.v
create_bd_cell -type module -reference StreamingFIFO_rtl_85 StreamingFIFO_rtl_85
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_10_yg4ny4vn/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_10_yg4ny4vn/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_10_yg4ny4vn/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_10_yg4ny4vn/FMPadding_rtl_10.v
create_bd_cell -type module -reference FMPadding_rtl_10 FMPadding_rtl_10
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_86_e6bhiwu2/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_86_e6bhiwu2/StreamingFIFO_rtl_86.v
create_bd_cell -type module -reference StreamingFIFO_rtl_86 StreamingFIFO_rtl_86
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_32_wzt2hagm/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_32_wzt2hagm/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_32_wzt2hagm/StreamingDataWidthConverter_rtl_32.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_32 StreamingDataWidthConverter_rtl_32
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_87_1jj81x8a/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_87_1jj81x8a/StreamingFIFO_rtl_87.v
create_bd_cell -type module -reference StreamingFIFO_rtl_87 StreamingFIFO_rtl_87
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_10_2rkzyc9a/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_10_2rkzyc9a/ConvolutionInputGenerator_rtl_10_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_10_2rkzyc9a/ConvolutionInputGenerator_rtl_10_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_10_2rkzyc9a/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_10 ConvolutionInputGenerator_rtl_10
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_88_yt0nzv1u/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_88_yt0nzv1u/StreamingFIFO_rtl_88.v
create_bd_cell -type module -reference StreamingFIFO_rtl_88 StreamingFIFO_rtl_88
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_33_uyza7w3r/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_33_uyza7w3r/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_33_uyza7w3r/StreamingDataWidthConverter_rtl_33.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_33 StreamingDataWidthConverter_rtl_33
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_89_ip6bpsgq/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_89_ip6bpsgq/StreamingFIFO_rtl_89.v
create_bd_cell -type module -reference StreamingFIFO_rtl_89 StreamingFIFO_rtl_89
create_bd_cell -type hier MVAU_hls_11
create_bd_pin -dir I -type clk /MVAU_hls_11/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_11/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_11/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_11/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_11:1.0 /MVAU_hls_11/MVAU_hls_11
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_11/MVAU_hls_11_wstrm
set_property -dict [list CONFIG.DEPTH {1024} CONFIG.WIDTH {112} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_11_8zzumbv6/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_11/MVAU_hls_11_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_11/MVAU_hls_11_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_11/MVAU_hls_11/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_11/ap_rst_n] [get_bd_pins MVAU_hls_11/MVAU_hls_11_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_11/ap_clk] [get_bd_pins MVAU_hls_11/MVAU_hls_11_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_11/ap_rst_n] [get_bd_pins MVAU_hls_11/MVAU_hls_11/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_11/ap_clk] [get_bd_pins MVAU_hls_11/MVAU_hls_11/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_11/in0_V] [get_bd_intf_pins MVAU_hls_11/MVAU_hls_11/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_11/out_V] [get_bd_intf_pins MVAU_hls_11/MVAU_hls_11/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_90_z89bdw85/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_90_z89bdw85/StreamingFIFO_rtl_90.v
create_bd_cell -type module -reference StreamingFIFO_rtl_90 StreamingFIFO_rtl_90
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_34_kd02_b09/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_34_kd02_b09/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_34_kd02_b09/StreamingDataWidthConverter_rtl_34.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_34 StreamingDataWidthConverter_rtl_34
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_91_dhcui_rt/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_91_dhcui_rt/StreamingFIFO_rtl_91.v
create_bd_cell -type module -reference StreamingFIFO_rtl_91 StreamingFIFO_rtl_91
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_8
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_8 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_8_fghw9w_z/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_8 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_8_fghw9w_z/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_8 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_8_fghw9w_z/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_8 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_8_fghw9w_z/Thresholding_rtl_8_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_8_axi_wrapper Thresholding_rtl_8
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_92_7j561w1b/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_92_7j561w1b/StreamingFIFO_rtl_92.v
create_bd_cell -type module -reference StreamingFIFO_rtl_92 StreamingFIFO_rtl_92
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_4:1.0 AddStreams_hls_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_93_fqt7dm3x/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_93_fqt7dm3x/StreamingFIFO_rtl_93.v
create_bd_cell -type module -reference StreamingFIFO_rtl_93 StreamingFIFO_rtl_93
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_5:1.0 DuplicateStreams_hls_5
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_94_574xliq0/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_94_574xliq0/StreamingFIFO_rtl_94.v
create_bd_cell -type module -reference StreamingFIFO_rtl_94 StreamingFIFO_rtl_94
create_bd_cell -type hier StreamingFIFO_rtl_95_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_95_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_95_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_95_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_95_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_95_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {8192}] [get_bd_cells /StreamingFIFO_rtl_95_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_95_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_95_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_95_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_95_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_95_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_95_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_95_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_95_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_95_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_95_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_95_1_trl8cr3y/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_95_1_trl8cr3y/StreamingFIFO_rtl_95_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_95_1 StreamingFIFO_rtl_95_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_35_g4qsnpfy/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_35_g4qsnpfy/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_35_g4qsnpfy/StreamingDataWidthConverter_rtl_35.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_35 StreamingDataWidthConverter_rtl_35
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_9
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_9 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_9_k9434tyc/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_9 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_9_k9434tyc/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_9 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_9_k9434tyc/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_9 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_9_k9434tyc/Thresholding_rtl_9_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_9_axi_wrapper Thresholding_rtl_9
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_96_kgehaswx/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_96_kgehaswx/StreamingFIFO_rtl_96.v
create_bd_cell -type module -reference StreamingFIFO_rtl_96 StreamingFIFO_rtl_96
create_bd_cell -type hier StreamingFIFO_rtl_97_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_97_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_97_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_97_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_97_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_97_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {8192}] [get_bd_cells /StreamingFIFO_rtl_97_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_97_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_97_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_97_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_97_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_97_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_97_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_97_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_97_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_97_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_97_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_11_4op9r58p/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_11_4op9r58p/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_11_4op9r58p/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_11_4op9r58p/FMPadding_rtl_11.v
create_bd_cell -type module -reference FMPadding_rtl_11 FMPadding_rtl_11
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_97_1_v6uykx2e/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_97_1_v6uykx2e/StreamingFIFO_rtl_97_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_97_1 StreamingFIFO_rtl_97_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_98_9q69z4jq/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_98_9q69z4jq/StreamingFIFO_rtl_98.v
create_bd_cell -type module -reference StreamingFIFO_rtl_98 StreamingFIFO_rtl_98
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_36_dk3ckdu_/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_36_dk3ckdu_/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_36_dk3ckdu_/StreamingDataWidthConverter_rtl_36.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_36 StreamingDataWidthConverter_rtl_36
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_99_jswye2uk/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_99_jswye2uk/StreamingFIFO_rtl_99.v
create_bd_cell -type module -reference StreamingFIFO_rtl_99 StreamingFIFO_rtl_99
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_11_no2xft9b/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_11_no2xft9b/ConvolutionInputGenerator_rtl_11_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_11_no2xft9b/ConvolutionInputGenerator_rtl_11_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_11_no2xft9b/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_11 ConvolutionInputGenerator_rtl_11
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_100_mvk37fd5/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_100_mvk37fd5/StreamingFIFO_rtl_100.v
create_bd_cell -type module -reference StreamingFIFO_rtl_100 StreamingFIFO_rtl_100
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_37_nz5ma4ir/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_37_nz5ma4ir/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_37_nz5ma4ir/StreamingDataWidthConverter_rtl_37.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_37 StreamingDataWidthConverter_rtl_37
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_101_ojlrkl_s/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_101_ojlrkl_s/StreamingFIFO_rtl_101.v
create_bd_cell -type module -reference StreamingFIFO_rtl_101 StreamingFIFO_rtl_101
create_bd_cell -type hier MVAU_hls_12
create_bd_pin -dir I -type clk /MVAU_hls_12/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_12/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_12/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_12/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_12:1.0 /MVAU_hls_12/MVAU_hls_12
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_12/MVAU_hls_12_wstrm
set_property -dict [list CONFIG.DEPTH {1024} CONFIG.WIDTH {112} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_12_bivf2h0h/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_12/MVAU_hls_12_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_12/MVAU_hls_12_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_12/MVAU_hls_12/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_12/ap_rst_n] [get_bd_pins MVAU_hls_12/MVAU_hls_12_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_12/ap_clk] [get_bd_pins MVAU_hls_12/MVAU_hls_12_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_12/ap_rst_n] [get_bd_pins MVAU_hls_12/MVAU_hls_12/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_12/ap_clk] [get_bd_pins MVAU_hls_12/MVAU_hls_12/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_12/in0_V] [get_bd_intf_pins MVAU_hls_12/MVAU_hls_12/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_12/out_V] [get_bd_intf_pins MVAU_hls_12/MVAU_hls_12/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_102_u4idxkzl/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_102_u4idxkzl/StreamingFIFO_rtl_102.v
create_bd_cell -type module -reference StreamingFIFO_rtl_102 StreamingFIFO_rtl_102
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_38_m0et4em5/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_38_m0et4em5/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_38_m0et4em5/StreamingDataWidthConverter_rtl_38.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_38 StreamingDataWidthConverter_rtl_38
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_103_vlubdbse/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_103_vlubdbse/StreamingFIFO_rtl_103.v
create_bd_cell -type module -reference StreamingFIFO_rtl_103 StreamingFIFO_rtl_103
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_12_ah3mjrqb/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_12_ah3mjrqb/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_12_ah3mjrqb/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_12_ah3mjrqb/FMPadding_rtl_12.v
create_bd_cell -type module -reference FMPadding_rtl_12 FMPadding_rtl_12
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_104_14nw0lwq/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_104_14nw0lwq/StreamingFIFO_rtl_104.v
create_bd_cell -type module -reference StreamingFIFO_rtl_104 StreamingFIFO_rtl_104
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_39_yjrge5u0/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_39_yjrge5u0/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_39_yjrge5u0/StreamingDataWidthConverter_rtl_39.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_39 StreamingDataWidthConverter_rtl_39
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_105_cewseyll/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_105_cewseyll/StreamingFIFO_rtl_105.v
create_bd_cell -type module -reference StreamingFIFO_rtl_105 StreamingFIFO_rtl_105
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_12_000vomn7/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_12_000vomn7/ConvolutionInputGenerator_rtl_12_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_12_000vomn7/ConvolutionInputGenerator_rtl_12_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_12_000vomn7/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_12 ConvolutionInputGenerator_rtl_12
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_106_oku1f428/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_106_oku1f428/StreamingFIFO_rtl_106.v
create_bd_cell -type module -reference StreamingFIFO_rtl_106 StreamingFIFO_rtl_106
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_40_9_uyjds5/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_40_9_uyjds5/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_40_9_uyjds5/StreamingDataWidthConverter_rtl_40.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_40 StreamingDataWidthConverter_rtl_40
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_107_wihr7g0n/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_107_wihr7g0n/StreamingFIFO_rtl_107.v
create_bd_cell -type module -reference StreamingFIFO_rtl_107 StreamingFIFO_rtl_107
create_bd_cell -type hier MVAU_hls_13
create_bd_pin -dir I -type clk /MVAU_hls_13/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_13/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_13/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_13/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_13:1.0 /MVAU_hls_13/MVAU_hls_13
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_13/MVAU_hls_13_wstrm
set_property -dict [list CONFIG.DEPTH {1024} CONFIG.WIDTH {112} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_13_pjlw_vfj/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_13/MVAU_hls_13_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_13/MVAU_hls_13_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_13/MVAU_hls_13/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_13/ap_rst_n] [get_bd_pins MVAU_hls_13/MVAU_hls_13_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_13/ap_clk] [get_bd_pins MVAU_hls_13/MVAU_hls_13_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_13/ap_rst_n] [get_bd_pins MVAU_hls_13/MVAU_hls_13/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_13/ap_clk] [get_bd_pins MVAU_hls_13/MVAU_hls_13/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_13/in0_V] [get_bd_intf_pins MVAU_hls_13/MVAU_hls_13/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_13/out_V] [get_bd_intf_pins MVAU_hls_13/MVAU_hls_13/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_108_92ue7hkt/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_108_92ue7hkt/StreamingFIFO_rtl_108.v
create_bd_cell -type module -reference StreamingFIFO_rtl_108 StreamingFIFO_rtl_108
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_41_l20ga6gs/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_41_l20ga6gs/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_41_l20ga6gs/StreamingDataWidthConverter_rtl_41.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_41 StreamingDataWidthConverter_rtl_41
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_109_ztt6q5m5/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_109_ztt6q5m5/StreamingFIFO_rtl_109.v
create_bd_cell -type module -reference StreamingFIFO_rtl_109 StreamingFIFO_rtl_109
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_10
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_10 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_10_2hnimac4/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_10 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_10_2hnimac4/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_10 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_10_2hnimac4/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_10 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_10_2hnimac4/Thresholding_rtl_10_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_10_axi_wrapper Thresholding_rtl_10
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_110_zj7tlq5l/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_110_zj7tlq5l/StreamingFIFO_rtl_110.v
create_bd_cell -type module -reference StreamingFIFO_rtl_110 StreamingFIFO_rtl_110
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_5:1.0 AddStreams_hls_5
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_111_5rgt3j4z/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_111_5rgt3j4z/StreamingFIFO_rtl_111.v
create_bd_cell -type module -reference StreamingFIFO_rtl_111 StreamingFIFO_rtl_111
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_6:1.0 DuplicateStreams_hls_6
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_112_xxa3i1be/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_112_xxa3i1be/StreamingFIFO_rtl_112.v
create_bd_cell -type module -reference StreamingFIFO_rtl_112 StreamingFIFO_rtl_112
create_bd_cell -type hier StreamingFIFO_rtl_113_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_113_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_113_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_113_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_113_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_113_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_113_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_113_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_113_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_113_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_113_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_113_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_113_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_113_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_113_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_113_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_113_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_113_1_wtczzlxh/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_113_1_wtczzlxh/StreamingFIFO_rtl_113_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_113_1 StreamingFIFO_rtl_113_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_14_807y08b4/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_14_807y08b4/ConvolutionInputGenerator_rtl_14_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_14_807y08b4/ConvolutionInputGenerator_rtl_14_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_14_807y08b4/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_14 ConvolutionInputGenerator_rtl_14
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_13_k7nb74bz/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_13_k7nb74bz/ConvolutionInputGenerator_rtl_13_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_13_k7nb74bz/ConvolutionInputGenerator_rtl_13_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_13_k7nb74bz/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_13 ConvolutionInputGenerator_rtl_13
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_115_epx1dxxu/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_115_epx1dxxu/StreamingFIFO_rtl_115.v
create_bd_cell -type module -reference StreamingFIFO_rtl_115 StreamingFIFO_rtl_115
create_bd_cell -type hier StreamingFIFO_rtl_114_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_114_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_114_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_114_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_114_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_114_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_114_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_114_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_114_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_114_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_114_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_114_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_114_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_114_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_114_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_114_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_114_0/fifo/s_axis_aclk]
create_bd_cell -type ip -vlnv xilinx.com:hls:Pool_hls_0:1.0 Pool_hls_0
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_114_1_kf7u6jog/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_114_1_kf7u6jog/StreamingFIFO_rtl_114_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_114_1 StreamingFIFO_rtl_114_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_117_i8r5vf3n/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_117_i8r5vf3n/StreamingFIFO_rtl_117.v
create_bd_cell -type module -reference StreamingFIFO_rtl_117 StreamingFIFO_rtl_117
create_bd_cell -type hier MVAU_hls_14
create_bd_pin -dir I -type clk /MVAU_hls_14/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_14/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_14/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_14/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_14:1.0 /MVAU_hls_14/MVAU_hls_14
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_14/MVAU_hls_14_wstrm
set_property -dict [list CONFIG.DEPTH {4096} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_14_74dnaw5a/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_14/MVAU_hls_14_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_14/MVAU_hls_14_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_14/MVAU_hls_14/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_14/ap_rst_n] [get_bd_pins MVAU_hls_14/MVAU_hls_14_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_14/ap_clk] [get_bd_pins MVAU_hls_14/MVAU_hls_14_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_14/ap_rst_n] [get_bd_pins MVAU_hls_14/MVAU_hls_14/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_14/ap_clk] [get_bd_pins MVAU_hls_14/MVAU_hls_14/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_14/in0_V] [get_bd_intf_pins MVAU_hls_14/MVAU_hls_14/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_14/out_V] [get_bd_intf_pins MVAU_hls_14/MVAU_hls_14/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_42_cq_xjusi/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_42_cq_xjusi/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_42_cq_xjusi/StreamingDataWidthConverter_rtl_42.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_42 StreamingDataWidthConverter_rtl_42
create_bd_cell -type hier StreamingFIFO_rtl_116_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_116_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_116_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_116_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_116_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_116_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {8192}] [get_bd_cells /StreamingFIFO_rtl_116_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_116_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_116_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_116_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_116_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_116_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_116_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_116_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_116_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_116_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_116_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_118_7g8qx5wv/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_118_7g8qx5wv/StreamingFIFO_rtl_118.v
create_bd_cell -type module -reference StreamingFIFO_rtl_118 StreamingFIFO_rtl_118
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_116_1_sw54um1c/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_116_1_sw54um1c/StreamingFIFO_rtl_116_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_116_1 StreamingFIFO_rtl_116_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_13__913iho8/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_13__913iho8/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_13__913iho8/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_13__913iho8/FMPadding_rtl_13.v
create_bd_cell -type module -reference FMPadding_rtl_13 FMPadding_rtl_13
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_119_s3j1xjv8/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_119_s3j1xjv8/StreamingFIFO_rtl_119.v
create_bd_cell -type module -reference StreamingFIFO_rtl_119 StreamingFIFO_rtl_119
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_43_8aihilpy/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_43_8aihilpy/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_43_8aihilpy/StreamingDataWidthConverter_rtl_43.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_43 StreamingDataWidthConverter_rtl_43
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_120_w36rz_lb/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_120_w36rz_lb/StreamingFIFO_rtl_120.v
create_bd_cell -type module -reference StreamingFIFO_rtl_120 StreamingFIFO_rtl_120
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_15_83ecxbdg/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_15_83ecxbdg/ConvolutionInputGenerator_rtl_15_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_15_83ecxbdg/ConvolutionInputGenerator_rtl_15_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_15_83ecxbdg/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_15 ConvolutionInputGenerator_rtl_15
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_121_rvk4_491/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_121_rvk4_491/StreamingFIFO_rtl_121.v
create_bd_cell -type module -reference StreamingFIFO_rtl_121 StreamingFIFO_rtl_121
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_44_5a7gyl7p/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_44_5a7gyl7p/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_44_5a7gyl7p/StreamingDataWidthConverter_rtl_44.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_44 StreamingDataWidthConverter_rtl_44
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_122_iq7_w3m0/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_122_iq7_w3m0/StreamingFIFO_rtl_122.v
create_bd_cell -type module -reference StreamingFIFO_rtl_122 StreamingFIFO_rtl_122
create_bd_cell -type hier MVAU_hls_15
create_bd_pin -dir I -type clk /MVAU_hls_15/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_15/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_15/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_15/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_15:1.0 /MVAU_hls_15/MVAU_hls_15
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_15/MVAU_hls_15_wstrm
set_property -dict [list CONFIG.DEPTH {4608} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_15_085aahi1/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_15/MVAU_hls_15_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_15/MVAU_hls_15_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_15/MVAU_hls_15/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_15/ap_rst_n] [get_bd_pins MVAU_hls_15/MVAU_hls_15_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_15/ap_clk] [get_bd_pins MVAU_hls_15/MVAU_hls_15_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_15/ap_rst_n] [get_bd_pins MVAU_hls_15/MVAU_hls_15/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_15/ap_clk] [get_bd_pins MVAU_hls_15/MVAU_hls_15/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_15/in0_V] [get_bd_intf_pins MVAU_hls_15/MVAU_hls_15/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_15/out_V] [get_bd_intf_pins MVAU_hls_15/MVAU_hls_15/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_123_fqj0rtbb/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_123_fqj0rtbb/StreamingFIFO_rtl_123.v
create_bd_cell -type module -reference StreamingFIFO_rtl_123 StreamingFIFO_rtl_123
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_45_seufkt83/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_45_seufkt83/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_45_seufkt83/StreamingDataWidthConverter_rtl_45.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_45 StreamingDataWidthConverter_rtl_45
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_124_r_muxmk8/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_124_r_muxmk8/StreamingFIFO_rtl_124.v
create_bd_cell -type module -reference StreamingFIFO_rtl_124 StreamingFIFO_rtl_124
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_14_6ma2kt9x/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_14_6ma2kt9x/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_14_6ma2kt9x/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_14_6ma2kt9x/FMPadding_rtl_14.v
create_bd_cell -type module -reference FMPadding_rtl_14 FMPadding_rtl_14
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_125_w8crk7p8/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_125_w8crk7p8/StreamingFIFO_rtl_125.v
create_bd_cell -type module -reference StreamingFIFO_rtl_125 StreamingFIFO_rtl_125
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_46_zybaecvb/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_46_zybaecvb/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_46_zybaecvb/StreamingDataWidthConverter_rtl_46.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_46 StreamingDataWidthConverter_rtl_46
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_126_y5joki8z/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_126_y5joki8z/StreamingFIFO_rtl_126.v
create_bd_cell -type module -reference StreamingFIFO_rtl_126 StreamingFIFO_rtl_126
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_16_uk9cgmf0/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_16_uk9cgmf0/ConvolutionInputGenerator_rtl_16_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_16_uk9cgmf0/ConvolutionInputGenerator_rtl_16_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_16_uk9cgmf0/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_16 ConvolutionInputGenerator_rtl_16
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_127_lito559x/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_127_lito559x/StreamingFIFO_rtl_127.v
create_bd_cell -type module -reference StreamingFIFO_rtl_127 StreamingFIFO_rtl_127
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_47_v371wfp1/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_47_v371wfp1/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_47_v371wfp1/StreamingDataWidthConverter_rtl_47.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_47 StreamingDataWidthConverter_rtl_47
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_128_lrqnur_o/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_128_lrqnur_o/StreamingFIFO_rtl_128.v
create_bd_cell -type module -reference StreamingFIFO_rtl_128 StreamingFIFO_rtl_128
create_bd_cell -type hier MVAU_hls_16
create_bd_pin -dir I -type clk /MVAU_hls_16/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_16/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_16/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_16/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_16:1.0 /MVAU_hls_16/MVAU_hls_16
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_16/MVAU_hls_16_wstrm
set_property -dict [list CONFIG.DEPTH {4608} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_16_5c6fqr6w/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_16/MVAU_hls_16_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_16/MVAU_hls_16_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_16/MVAU_hls_16/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_16/ap_rst_n] [get_bd_pins MVAU_hls_16/MVAU_hls_16_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_16/ap_clk] [get_bd_pins MVAU_hls_16/MVAU_hls_16_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_16/ap_rst_n] [get_bd_pins MVAU_hls_16/MVAU_hls_16/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_16/ap_clk] [get_bd_pins MVAU_hls_16/MVAU_hls_16/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_16/in0_V] [get_bd_intf_pins MVAU_hls_16/MVAU_hls_16/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_16/out_V] [get_bd_intf_pins MVAU_hls_16/MVAU_hls_16/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_129_0ua_1fxq/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_129_0ua_1fxq/StreamingFIFO_rtl_129.v
create_bd_cell -type module -reference StreamingFIFO_rtl_129 StreamingFIFO_rtl_129
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_11
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_11 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_11_cvj8zx1u/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_11 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_11_cvj8zx1u/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_11 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_11_cvj8zx1u/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_11 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_11_cvj8zx1u/Thresholding_rtl_11_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_11_axi_wrapper Thresholding_rtl_11
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_130_dxr94xa0/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_130_dxr94xa0/StreamingFIFO_rtl_130.v
create_bd_cell -type module -reference StreamingFIFO_rtl_130 StreamingFIFO_rtl_130
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_6:1.0 AddStreams_hls_6
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_131_6fwl_678/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_131_6fwl_678/StreamingFIFO_rtl_131.v
create_bd_cell -type module -reference StreamingFIFO_rtl_131 StreamingFIFO_rtl_131
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_7:1.0 DuplicateStreams_hls_7
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_132__vni8hbi/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_132__vni8hbi/StreamingFIFO_rtl_132.v
create_bd_cell -type module -reference StreamingFIFO_rtl_132 StreamingFIFO_rtl_132
create_bd_cell -type hier StreamingFIFO_rtl_133_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_133_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_133_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_133_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_133_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_133_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_133_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_133_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_133_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_133_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_133_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_133_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_133_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_133_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_133_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_133_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_133_0/fifo/s_axis_aclk]
create_bd_cell -type hier StreamingFIFO_rtl_133_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_133_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_133_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_133_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_133_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_133_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_133_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_133_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_133_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_133_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_133_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_133_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_133_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_133_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_133_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_133_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_133_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_48_q2gwgnyf/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_48_q2gwgnyf/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_48_q2gwgnyf/StreamingDataWidthConverter_rtl_48.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_48 StreamingDataWidthConverter_rtl_48
create_bd_cell -type hier StreamingFIFO_rtl_133_2
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_133_2/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_133_2/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_133_2/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_133_2/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_133_2/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_rtl_133_2/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_133_2/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_133_2/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_133_2/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_133_2/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_133_2/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_133_2/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_133_2/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_133_2/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_133_2/ap_clk] [get_bd_pins StreamingFIFO_rtl_133_2/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_134_lcbud166/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_134_lcbud166/StreamingFIFO_rtl_134.v
create_bd_cell -type module -reference StreamingFIFO_rtl_134 StreamingFIFO_rtl_134
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_133_3_7dkvax_h/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_133_3_7dkvax_h/StreamingFIFO_rtl_133_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_133_3 StreamingFIFO_rtl_133_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_15_hu840ju3/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_15_hu840ju3/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_15_hu840ju3/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_15_hu840ju3/FMPadding_rtl_15.v
create_bd_cell -type module -reference FMPadding_rtl_15 FMPadding_rtl_15
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_12
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_12 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_12_gljexoyk/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_12 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_12_gljexoyk/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_12 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_12_gljexoyk/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_12 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_12_gljexoyk/Thresholding_rtl_12_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_12_axi_wrapper Thresholding_rtl_12
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_136_i8zdshm8/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_136_i8zdshm8/StreamingFIFO_rtl_136.v
create_bd_cell -type module -reference StreamingFIFO_rtl_136 StreamingFIFO_rtl_136
create_bd_cell -type hier StreamingFIFO_rtl_135_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_135_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_135_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_135_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_135_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_135_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_135_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_135_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_135_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_135_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_135_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_135_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_135_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_135_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_135_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_49_iy48q5go/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_49_iy48q5go/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_49_iy48q5go/StreamingDataWidthConverter_rtl_49.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_49 StreamingDataWidthConverter_rtl_49
create_bd_cell -type hier StreamingFIFO_rtl_135_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_135_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_135_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_135_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_135_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_135_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_135_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_135_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_135_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_135_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_135_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_135_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_135_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_135_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_135_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_137_1vilhdny/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_137_1vilhdny/StreamingFIFO_rtl_137.v
create_bd_cell -type module -reference StreamingFIFO_rtl_137 StreamingFIFO_rtl_137
create_bd_cell -type hier StreamingFIFO_rtl_135_2
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_135_2/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_135_2/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_135_2/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_135_2/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_135_2/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_rtl_135_2/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_135_2/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_135_2/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_2/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_135_2/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_2/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_135_2/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_135_2/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_135_2/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_135_2/ap_clk] [get_bd_pins StreamingFIFO_rtl_135_2/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_17_0cu11p2t/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_17_0cu11p2t/ConvolutionInputGenerator_rtl_17_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_17_0cu11p2t/ConvolutionInputGenerator_rtl_17_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_17_0cu11p2t/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_17 ConvolutionInputGenerator_rtl_17
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_135_3_z7mibcer/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_135_3_z7mibcer/StreamingFIFO_rtl_135_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_135_3 StreamingFIFO_rtl_135_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_138_o8qmwwyj/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_138_o8qmwwyj/StreamingFIFO_rtl_138.v
create_bd_cell -type module -reference StreamingFIFO_rtl_138 StreamingFIFO_rtl_138
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_135_4_y7l3e6it/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_135_4_y7l3e6it/StreamingFIFO_rtl_135_4.v
create_bd_cell -type module -reference StreamingFIFO_rtl_135_4 StreamingFIFO_rtl_135_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_50_swy9sxco/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_50_swy9sxco/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_50_swy9sxco/StreamingDataWidthConverter_rtl_50.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_50 StreamingDataWidthConverter_rtl_50
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_139_wu19b6jq/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_139_wu19b6jq/StreamingFIFO_rtl_139.v
create_bd_cell -type module -reference StreamingFIFO_rtl_139 StreamingFIFO_rtl_139
create_bd_cell -type hier MVAU_hls_17
create_bd_pin -dir I -type clk /MVAU_hls_17/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_17/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_17/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_17/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_17:1.0 /MVAU_hls_17/MVAU_hls_17
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_17/MVAU_hls_17_wstrm
set_property -dict [list CONFIG.DEPTH {4608} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_17_c1k9e8pu/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_17/MVAU_hls_17_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_17/MVAU_hls_17_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_17/MVAU_hls_17/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_17/ap_rst_n] [get_bd_pins MVAU_hls_17/MVAU_hls_17_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_17/ap_clk] [get_bd_pins MVAU_hls_17/MVAU_hls_17_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_17/ap_rst_n] [get_bd_pins MVAU_hls_17/MVAU_hls_17/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_17/ap_clk] [get_bd_pins MVAU_hls_17/MVAU_hls_17/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_17/in0_V] [get_bd_intf_pins MVAU_hls_17/MVAU_hls_17/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_17/out_V] [get_bd_intf_pins MVAU_hls_17/MVAU_hls_17/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_140_5kg5zbfk/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_140_5kg5zbfk/StreamingFIFO_rtl_140.v
create_bd_cell -type module -reference StreamingFIFO_rtl_140 StreamingFIFO_rtl_140
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_51_awr5nvlo/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_51_awr5nvlo/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_51_awr5nvlo/StreamingDataWidthConverter_rtl_51.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_51 StreamingDataWidthConverter_rtl_51
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_141_w8oigp_k/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_141_w8oigp_k/StreamingFIFO_rtl_141.v
create_bd_cell -type module -reference StreamingFIFO_rtl_141 StreamingFIFO_rtl_141
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_16_jo0_sogo/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_16_jo0_sogo/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_16_jo0_sogo/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_16_jo0_sogo/FMPadding_rtl_16.v
create_bd_cell -type module -reference FMPadding_rtl_16 FMPadding_rtl_16
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_142_dhvecefs/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_142_dhvecefs/StreamingFIFO_rtl_142.v
create_bd_cell -type module -reference StreamingFIFO_rtl_142 StreamingFIFO_rtl_142
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_52_i_j7wxc6/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_52_i_j7wxc6/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_52_i_j7wxc6/StreamingDataWidthConverter_rtl_52.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_52 StreamingDataWidthConverter_rtl_52
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_143_lxr2xmza/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_143_lxr2xmza/StreamingFIFO_rtl_143.v
create_bd_cell -type module -reference StreamingFIFO_rtl_143 StreamingFIFO_rtl_143
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_18_h8kty6mh/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_18_h8kty6mh/ConvolutionInputGenerator_rtl_18_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_18_h8kty6mh/ConvolutionInputGenerator_rtl_18_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_18_h8kty6mh/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_18 ConvolutionInputGenerator_rtl_18
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_144_xtlyrgod/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_144_xtlyrgod/StreamingFIFO_rtl_144.v
create_bd_cell -type module -reference StreamingFIFO_rtl_144 StreamingFIFO_rtl_144
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_53_oqr67rl3/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_53_oqr67rl3/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_53_oqr67rl3/StreamingDataWidthConverter_rtl_53.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_53 StreamingDataWidthConverter_rtl_53
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_145_14atb_09/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_145_14atb_09/StreamingFIFO_rtl_145.v
create_bd_cell -type module -reference StreamingFIFO_rtl_145 StreamingFIFO_rtl_145
create_bd_cell -type hier MVAU_hls_18
create_bd_pin -dir I -type clk /MVAU_hls_18/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_18/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_18/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_18/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_18:1.0 /MVAU_hls_18/MVAU_hls_18
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_18/MVAU_hls_18_wstrm
set_property -dict [list CONFIG.DEPTH {4608} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_18_079om15r/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_18/MVAU_hls_18_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_18/MVAU_hls_18_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_18/MVAU_hls_18/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_18/ap_rst_n] [get_bd_pins MVAU_hls_18/MVAU_hls_18_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_18/ap_clk] [get_bd_pins MVAU_hls_18/MVAU_hls_18_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_18/ap_rst_n] [get_bd_pins MVAU_hls_18/MVAU_hls_18/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_18/ap_clk] [get_bd_pins MVAU_hls_18/MVAU_hls_18/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_18/in0_V] [get_bd_intf_pins MVAU_hls_18/MVAU_hls_18/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_18/out_V] [get_bd_intf_pins MVAU_hls_18/MVAU_hls_18/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_146_b9q8xzng/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_146_b9q8xzng/StreamingFIFO_rtl_146.v
create_bd_cell -type module -reference StreamingFIFO_rtl_146 StreamingFIFO_rtl_146
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_13
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_13 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_13_5ka4xhnq/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_13 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_13_5ka4xhnq/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_13 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_13_5ka4xhnq/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_13 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_13_5ka4xhnq/Thresholding_rtl_13_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_13_axi_wrapper Thresholding_rtl_13
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_147_g8_y_toc/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_147_g8_y_toc/StreamingFIFO_rtl_147.v
create_bd_cell -type module -reference StreamingFIFO_rtl_147 StreamingFIFO_rtl_147
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_7:1.0 AddStreams_hls_7
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_148_2y3nh3wl/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_148_2y3nh3wl/StreamingFIFO_rtl_148.v
create_bd_cell -type module -reference StreamingFIFO_rtl_148 StreamingFIFO_rtl_148
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_8:1.0 DuplicateStreams_hls_8
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_149_o0vm1g2_/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_149_o0vm1g2_/StreamingFIFO_rtl_149.v
create_bd_cell -type module -reference StreamingFIFO_rtl_149 StreamingFIFO_rtl_149
create_bd_cell -type hier StreamingFIFO_rtl_150_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_150_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_150_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_150_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_150_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_150_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_150_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_150_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_150_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_150_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_150_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_150_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_150_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_150_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_150_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_150_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_150_0/fifo/s_axis_aclk]
create_bd_cell -type hier StreamingFIFO_rtl_150_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_150_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_150_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_150_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_150_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_150_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_150_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_150_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_150_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_150_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_150_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_150_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_150_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_150_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_150_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_150_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_150_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_54_9p6tv0z4/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_54_9p6tv0z4/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_54_9p6tv0z4/StreamingDataWidthConverter_rtl_54.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_54 StreamingDataWidthConverter_rtl_54
create_bd_cell -type hier StreamingFIFO_rtl_150_2
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_150_2/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_150_2/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_150_2/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_150_2/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_150_2/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_rtl_150_2/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_150_2/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_150_2/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_150_2/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_150_2/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_150_2/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_150_2/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_150_2/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_150_2/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_150_2/ap_clk] [get_bd_pins StreamingFIFO_rtl_150_2/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_151_yjz9lx0m/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_151_yjz9lx0m/StreamingFIFO_rtl_151.v
create_bd_cell -type module -reference StreamingFIFO_rtl_151 StreamingFIFO_rtl_151
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_150_3_nqqa05cz/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_150_3_nqqa05cz/StreamingFIFO_rtl_150_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_150_3 StreamingFIFO_rtl_150_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_17_2o7fy7ps/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_17_2o7fy7ps/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_17_2o7fy7ps/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_17_2o7fy7ps/FMPadding_rtl_17.v
create_bd_cell -type module -reference FMPadding_rtl_17 FMPadding_rtl_17
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_14
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_14 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_14_1dv6ebk6/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_14 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_14_1dv6ebk6/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_14 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_14_1dv6ebk6/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_14 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_14_1dv6ebk6/Thresholding_rtl_14_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_14_axi_wrapper Thresholding_rtl_14
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_153_2x64i5bx/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_153_2x64i5bx/StreamingFIFO_rtl_153.v
create_bd_cell -type module -reference StreamingFIFO_rtl_153 StreamingFIFO_rtl_153
create_bd_cell -type hier StreamingFIFO_rtl_152_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_152_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_152_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_152_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_152_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_152_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_152_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_152_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_152_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_152_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_152_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_152_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_152_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_152_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_152_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_55_w7pg9qo8/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_55_w7pg9qo8/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_55_w7pg9qo8/StreamingDataWidthConverter_rtl_55.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_55 StreamingDataWidthConverter_rtl_55
create_bd_cell -type hier StreamingFIFO_rtl_152_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_152_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_152_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_152_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_152_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_152_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_152_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_152_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_152_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_152_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_152_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_152_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_152_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_152_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_152_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_154_kn8g2q_0/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_154_kn8g2q_0/StreamingFIFO_rtl_154.v
create_bd_cell -type module -reference StreamingFIFO_rtl_154 StreamingFIFO_rtl_154
create_bd_cell -type hier StreamingFIFO_rtl_152_2
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_152_2/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_152_2/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_152_2/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_152_2/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_152_2/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_rtl_152_2/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_152_2/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_152_2/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_2/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_152_2/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_2/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_152_2/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_152_2/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_152_2/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_152_2/ap_clk] [get_bd_pins StreamingFIFO_rtl_152_2/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_19_s7mptbff/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_19_s7mptbff/ConvolutionInputGenerator_rtl_19_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_19_s7mptbff/ConvolutionInputGenerator_rtl_19_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_19_s7mptbff/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_19 ConvolutionInputGenerator_rtl_19
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_152_3_qzoxw603/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_152_3_qzoxw603/StreamingFIFO_rtl_152_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_152_3 StreamingFIFO_rtl_152_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_155_su5lhtqn/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_155_su5lhtqn/StreamingFIFO_rtl_155.v
create_bd_cell -type module -reference StreamingFIFO_rtl_155 StreamingFIFO_rtl_155
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_152_4_m1fq2vkk/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_152_4_m1fq2vkk/StreamingFIFO_rtl_152_4.v
create_bd_cell -type module -reference StreamingFIFO_rtl_152_4 StreamingFIFO_rtl_152_4
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_56_89kewog_/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_56_89kewog_/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_56_89kewog_/StreamingDataWidthConverter_rtl_56.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_56 StreamingDataWidthConverter_rtl_56
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_156_54wsanwq/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_156_54wsanwq/StreamingFIFO_rtl_156.v
create_bd_cell -type module -reference StreamingFIFO_rtl_156 StreamingFIFO_rtl_156
create_bd_cell -type hier MVAU_hls_19
create_bd_pin -dir I -type clk /MVAU_hls_19/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_19/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_19/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_19/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_19:1.0 /MVAU_hls_19/MVAU_hls_19
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_19/MVAU_hls_19_wstrm
set_property -dict [list CONFIG.DEPTH {4608} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_19_a76lfgfe/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_19/MVAU_hls_19_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_19/MVAU_hls_19_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_19/MVAU_hls_19/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_19/ap_rst_n] [get_bd_pins MVAU_hls_19/MVAU_hls_19_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_19/ap_clk] [get_bd_pins MVAU_hls_19/MVAU_hls_19_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_19/ap_rst_n] [get_bd_pins MVAU_hls_19/MVAU_hls_19/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_19/ap_clk] [get_bd_pins MVAU_hls_19/MVAU_hls_19/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_19/in0_V] [get_bd_intf_pins MVAU_hls_19/MVAU_hls_19/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_19/out_V] [get_bd_intf_pins MVAU_hls_19/MVAU_hls_19/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_157_do3uj1ce/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_157_do3uj1ce/StreamingFIFO_rtl_157.v
create_bd_cell -type module -reference StreamingFIFO_rtl_157 StreamingFIFO_rtl_157
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_57_n8eu61j2/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_57_n8eu61j2/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_57_n8eu61j2/StreamingDataWidthConverter_rtl_57.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_57 StreamingDataWidthConverter_rtl_57
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_158__wi4ihlb/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_158__wi4ihlb/StreamingFIFO_rtl_158.v
create_bd_cell -type module -reference StreamingFIFO_rtl_158 StreamingFIFO_rtl_158
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_18__2late6t/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_18__2late6t/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_18__2late6t/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_18__2late6t/FMPadding_rtl_18.v
create_bd_cell -type module -reference FMPadding_rtl_18 FMPadding_rtl_18
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_159_o_cnf6bm/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_159_o_cnf6bm/StreamingFIFO_rtl_159.v
create_bd_cell -type module -reference StreamingFIFO_rtl_159 StreamingFIFO_rtl_159
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_58_1ly83qnh/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_58_1ly83qnh/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_58_1ly83qnh/StreamingDataWidthConverter_rtl_58.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_58 StreamingDataWidthConverter_rtl_58
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_160_gfa5febk/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_160_gfa5febk/StreamingFIFO_rtl_160.v
create_bd_cell -type module -reference StreamingFIFO_rtl_160 StreamingFIFO_rtl_160
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_20_iu_nv_t_/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_20_iu_nv_t_/ConvolutionInputGenerator_rtl_20_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_20_iu_nv_t_/ConvolutionInputGenerator_rtl_20_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_20_iu_nv_t_/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_20 ConvolutionInputGenerator_rtl_20
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_161_rmnllwnw/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_161_rmnllwnw/StreamingFIFO_rtl_161.v
create_bd_cell -type module -reference StreamingFIFO_rtl_161 StreamingFIFO_rtl_161
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_59_k8umd15_/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_59_k8umd15_/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_59_k8umd15_/StreamingDataWidthConverter_rtl_59.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_59 StreamingDataWidthConverter_rtl_59
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_162_u7y1mmb_/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_162_u7y1mmb_/StreamingFIFO_rtl_162.v
create_bd_cell -type module -reference StreamingFIFO_rtl_162 StreamingFIFO_rtl_162
create_bd_cell -type hier MVAU_hls_20
create_bd_pin -dir I -type clk /MVAU_hls_20/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_20/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_20/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_20/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_20:1.0 /MVAU_hls_20/MVAU_hls_20
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_20/MVAU_hls_20_wstrm
set_property -dict [list CONFIG.DEPTH {4608} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_20_pog3c8z2/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_20/MVAU_hls_20_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_20/MVAU_hls_20_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_20/MVAU_hls_20/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_20/ap_rst_n] [get_bd_pins MVAU_hls_20/MVAU_hls_20_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_20/ap_clk] [get_bd_pins MVAU_hls_20/MVAU_hls_20_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_20/ap_rst_n] [get_bd_pins MVAU_hls_20/MVAU_hls_20/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_20/ap_clk] [get_bd_pins MVAU_hls_20/MVAU_hls_20/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_20/in0_V] [get_bd_intf_pins MVAU_hls_20/MVAU_hls_20/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_20/out_V] [get_bd_intf_pins MVAU_hls_20/MVAU_hls_20/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_163_nmz8bkcy/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_163_nmz8bkcy/StreamingFIFO_rtl_163.v
create_bd_cell -type module -reference StreamingFIFO_rtl_163 StreamingFIFO_rtl_163
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_15
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_15 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_15_mf_bd4ej/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_15 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_15_mf_bd4ej/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_15 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_15_mf_bd4ej/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_15 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_15_mf_bd4ej/Thresholding_rtl_15_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_15_axi_wrapper Thresholding_rtl_15
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_164_sd41bb4_/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_164_sd41bb4_/StreamingFIFO_rtl_164.v
create_bd_cell -type module -reference StreamingFIFO_rtl_164 StreamingFIFO_rtl_164
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_8:1.0 AddStreams_hls_8
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_165_jabhyov8/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_165_jabhyov8/StreamingFIFO_rtl_165.v
create_bd_cell -type module -reference StreamingFIFO_rtl_165 StreamingFIFO_rtl_165
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_21_1rqlwuxh/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_21_1rqlwuxh/ConvolutionInputGenerator_rtl_21_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_21_1rqlwuxh/ConvolutionInputGenerator_rtl_21_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_21_1rqlwuxh/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_21 ConvolutionInputGenerator_rtl_21
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_166_g0_6jybb/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_166_g0_6jybb/StreamingFIFO_rtl_166.v
create_bd_cell -type module -reference StreamingFIFO_rtl_166 StreamingFIFO_rtl_166
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_60_hiw_cs1j/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_60_hiw_cs1j/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_60_hiw_cs1j/StreamingDataWidthConverter_rtl_60.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_60 StreamingDataWidthConverter_rtl_60
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_167_b32uho93/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_167_b32uho93/StreamingFIFO_rtl_167.v
create_bd_cell -type module -reference StreamingFIFO_rtl_167 StreamingFIFO_rtl_167
create_bd_cell -type hier MVAU_hls_21
create_bd_pin -dir I -type clk /MVAU_hls_21/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_21/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_21/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_21/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_21:1.0 /MVAU_hls_21/MVAU_hls_21
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_21/MVAU_hls_21_wstrm
set_property -dict [list CONFIG.DEPTH {4096} CONFIG.WIDTH {24} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_21_mchypkvs/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_21/MVAU_hls_21_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_21/MVAU_hls_21_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_21/MVAU_hls_21/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_21/ap_rst_n] [get_bd_pins MVAU_hls_21/MVAU_hls_21_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_21/ap_clk] [get_bd_pins MVAU_hls_21/MVAU_hls_21_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_21/ap_rst_n] [get_bd_pins MVAU_hls_21/MVAU_hls_21/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_21/ap_clk] [get_bd_pins MVAU_hls_21/MVAU_hls_21/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_21/in0_V] [get_bd_intf_pins MVAU_hls_21/MVAU_hls_21/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_21/out_V] [get_bd_intf_pins MVAU_hls_21/MVAU_hls_21/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_168_x0ndhrna/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_168_x0ndhrna/StreamingFIFO_rtl_168.v
create_bd_cell -type module -reference StreamingFIFO_rtl_168 StreamingFIFO_rtl_168
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_9:1.0 DuplicateStreams_hls_9
create_bd_cell -type hier StreamingFIFO_rtl_169_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_169_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_169_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_169_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_169_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_169_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_169_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_169_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_169_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_169_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_169_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_169_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_169_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_169_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_169_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_169_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_169_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_170_x_xn0h0w/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_170_x_xn0h0w/StreamingFIFO_rtl_170.v
create_bd_cell -type module -reference StreamingFIFO_rtl_170 StreamingFIFO_rtl_170
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_169_1_dv44494n/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_169_1_dv44494n/StreamingFIFO_rtl_169_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_169_1 StreamingFIFO_rtl_169_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_22_8lt96hdf/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_22_8lt96hdf/ConvolutionInputGenerator_rtl_22_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_22_8lt96hdf/ConvolutionInputGenerator_rtl_22_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_22_8lt96hdf/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_22 ConvolutionInputGenerator_rtl_22
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_23_e7dxqu5m/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_23_e7dxqu5m/ConvolutionInputGenerator_rtl_23_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_23_e7dxqu5m/ConvolutionInputGenerator_rtl_23_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_23_e7dxqu5m/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_23 ConvolutionInputGenerator_rtl_23
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_171_98jtxlzs/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_171_98jtxlzs/StreamingFIFO_rtl_171.v
create_bd_cell -type module -reference StreamingFIFO_rtl_171 StreamingFIFO_rtl_171
create_bd_cell -type hier StreamingFIFO_rtl_172_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_172_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_172_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_172_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_172_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_172_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_172_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_172_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_172_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_172_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_172_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_172_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_172_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_172_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_172_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_172_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_172_0/fifo/s_axis_aclk]
create_bd_cell -type ip -vlnv xilinx.com:hls:Pool_hls_1:1.0 Pool_hls_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_172_1_n002a2lz/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_172_1_n002a2lz/StreamingFIFO_rtl_172_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_172_1 StreamingFIFO_rtl_172_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_173_aohuhumq/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_173_aohuhumq/StreamingFIFO_rtl_173.v
create_bd_cell -type module -reference StreamingFIFO_rtl_173 StreamingFIFO_rtl_173
create_bd_cell -type hier MVAU_hls_22
create_bd_pin -dir I -type clk /MVAU_hls_22/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_22/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_22/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_22/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_22:1.0 /MVAU_hls_22/MVAU_hls_22
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_22/MVAU_hls_22_wstrm
set_property -dict [list CONFIG.DEPTH {4096} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_22_47h_hkqt/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_22/MVAU_hls_22_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_22/MVAU_hls_22_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_22/MVAU_hls_22/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_22/ap_rst_n] [get_bd_pins MVAU_hls_22/MVAU_hls_22_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_22/ap_clk] [get_bd_pins MVAU_hls_22/MVAU_hls_22_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_22/ap_rst_n] [get_bd_pins MVAU_hls_22/MVAU_hls_22/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_22/ap_clk] [get_bd_pins MVAU_hls_22/MVAU_hls_22/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_22/in0_V] [get_bd_intf_pins MVAU_hls_22/MVAU_hls_22/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_22/out_V] [get_bd_intf_pins MVAU_hls_22/MVAU_hls_22/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_61_tl_8vki8/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_61_tl_8vki8/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_61_tl_8vki8/StreamingDataWidthConverter_rtl_61.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_61 StreamingDataWidthConverter_rtl_61
create_bd_cell -type hier StreamingFIFO_rtl_174_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_174_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_174_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_174_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_174_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_174_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {4096}] [get_bd_cells /StreamingFIFO_rtl_174_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_174_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_174_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_174_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_174_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_174_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_174_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_174_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_174_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_174_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_174_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_175_ju17xjdc/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_175_ju17xjdc/StreamingFIFO_rtl_175.v
create_bd_cell -type module -reference StreamingFIFO_rtl_175 StreamingFIFO_rtl_175
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_174_1_kpjjnqar/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_174_1_kpjjnqar/StreamingFIFO_rtl_174_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_174_1 StreamingFIFO_rtl_174_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_19_scfug6eo/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_19_scfug6eo/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_19_scfug6eo/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_19_scfug6eo/FMPadding_rtl_19.v
create_bd_cell -type module -reference FMPadding_rtl_19 FMPadding_rtl_19
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_176_bma6yda8/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_176_bma6yda8/StreamingFIFO_rtl_176.v
create_bd_cell -type module -reference StreamingFIFO_rtl_176 StreamingFIFO_rtl_176
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_62_huc3jrrc/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_62_huc3jrrc/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_62_huc3jrrc/StreamingDataWidthConverter_rtl_62.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_62 StreamingDataWidthConverter_rtl_62
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_177_1j53m4yi/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_177_1j53m4yi/StreamingFIFO_rtl_177.v
create_bd_cell -type module -reference StreamingFIFO_rtl_177 StreamingFIFO_rtl_177
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_24_74aclc_t/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_24_74aclc_t/ConvolutionInputGenerator_rtl_24_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_24_74aclc_t/ConvolutionInputGenerator_rtl_24_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_24_74aclc_t/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_24 ConvolutionInputGenerator_rtl_24
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_178_cri1e6de/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_178_cri1e6de/StreamingFIFO_rtl_178.v
create_bd_cell -type module -reference StreamingFIFO_rtl_178 StreamingFIFO_rtl_178
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_63_9sedfje6/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_63_9sedfje6/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_63_9sedfje6/StreamingDataWidthConverter_rtl_63.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_63 StreamingDataWidthConverter_rtl_63
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_179_1jr062ym/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_179_1jr062ym/StreamingFIFO_rtl_179.v
create_bd_cell -type module -reference StreamingFIFO_rtl_179 StreamingFIFO_rtl_179
create_bd_cell -type hier MVAU_hls_23
create_bd_pin -dir I -type clk /MVAU_hls_23/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_23/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_23/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_23/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_23:1.0 /MVAU_hls_23/MVAU_hls_23
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_23/MVAU_hls_23_wstrm
set_property -dict [list CONFIG.DEPTH {18432} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_23_w534p2q9/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_23/MVAU_hls_23_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_23/MVAU_hls_23_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_23/MVAU_hls_23/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_23/ap_rst_n] [get_bd_pins MVAU_hls_23/MVAU_hls_23_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_23/ap_clk] [get_bd_pins MVAU_hls_23/MVAU_hls_23_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_23/ap_rst_n] [get_bd_pins MVAU_hls_23/MVAU_hls_23/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_23/ap_clk] [get_bd_pins MVAU_hls_23/MVAU_hls_23/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_23/in0_V] [get_bd_intf_pins MVAU_hls_23/MVAU_hls_23/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_23/out_V] [get_bd_intf_pins MVAU_hls_23/MVAU_hls_23/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_180_a7v2jf4a/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_180_a7v2jf4a/StreamingFIFO_rtl_180.v
create_bd_cell -type module -reference StreamingFIFO_rtl_180 StreamingFIFO_rtl_180
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_64_j96uddd0/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_64_j96uddd0/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_64_j96uddd0/StreamingDataWidthConverter_rtl_64.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_64 StreamingDataWidthConverter_rtl_64
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_181_pej7i6l4/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_181_pej7i6l4/StreamingFIFO_rtl_181.v
create_bd_cell -type module -reference StreamingFIFO_rtl_181 StreamingFIFO_rtl_181
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_20_b__62lc5/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_20_b__62lc5/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_20_b__62lc5/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_20_b__62lc5/FMPadding_rtl_20.v
create_bd_cell -type module -reference FMPadding_rtl_20 FMPadding_rtl_20
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_182_y8lqfww9/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_182_y8lqfww9/StreamingFIFO_rtl_182.v
create_bd_cell -type module -reference StreamingFIFO_rtl_182 StreamingFIFO_rtl_182
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_65_iejcuont/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_65_iejcuont/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_65_iejcuont/StreamingDataWidthConverter_rtl_65.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_65 StreamingDataWidthConverter_rtl_65
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_183_4e_8eg5h/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_183_4e_8eg5h/StreamingFIFO_rtl_183.v
create_bd_cell -type module -reference StreamingFIFO_rtl_183 StreamingFIFO_rtl_183
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_25_uly87ple/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_25_uly87ple/ConvolutionInputGenerator_rtl_25_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_25_uly87ple/ConvolutionInputGenerator_rtl_25_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_25_uly87ple/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_25 ConvolutionInputGenerator_rtl_25
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_184_fz70ntvl/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_184_fz70ntvl/StreamingFIFO_rtl_184.v
create_bd_cell -type module -reference StreamingFIFO_rtl_184 StreamingFIFO_rtl_184
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_66__54jn3b5/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_66__54jn3b5/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_66__54jn3b5/StreamingDataWidthConverter_rtl_66.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_66 StreamingDataWidthConverter_rtl_66
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_185_xa_mim93/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_185_xa_mim93/StreamingFIFO_rtl_185.v
create_bd_cell -type module -reference StreamingFIFO_rtl_185 StreamingFIFO_rtl_185
create_bd_cell -type hier MVAU_hls_24
create_bd_pin -dir I -type clk /MVAU_hls_24/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_24/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_24/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_24/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_24:1.0 /MVAU_hls_24/MVAU_hls_24
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_24/MVAU_hls_24_wstrm
set_property -dict [list CONFIG.DEPTH {18432} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_24_8640hp42/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_24/MVAU_hls_24_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_24/MVAU_hls_24_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_24/MVAU_hls_24/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_24/ap_rst_n] [get_bd_pins MVAU_hls_24/MVAU_hls_24_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_24/ap_clk] [get_bd_pins MVAU_hls_24/MVAU_hls_24_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_24/ap_rst_n] [get_bd_pins MVAU_hls_24/MVAU_hls_24/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_24/ap_clk] [get_bd_pins MVAU_hls_24/MVAU_hls_24/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_24/in0_V] [get_bd_intf_pins MVAU_hls_24/MVAU_hls_24/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_24/out_V] [get_bd_intf_pins MVAU_hls_24/MVAU_hls_24/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_186_628k3dgj/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_186_628k3dgj/StreamingFIFO_rtl_186.v
create_bd_cell -type module -reference StreamingFIFO_rtl_186 StreamingFIFO_rtl_186
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_16
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_16 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_16_6sjejskl/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_16 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_16_6sjejskl/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_16 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_16_6sjejskl/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_16 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_16_6sjejskl/Thresholding_rtl_16_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_16_axi_wrapper Thresholding_rtl_16
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_187_6anxojjw/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_187_6anxojjw/StreamingFIFO_rtl_187.v
create_bd_cell -type module -reference StreamingFIFO_rtl_187 StreamingFIFO_rtl_187
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_9:1.0 AddStreams_hls_9
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_188_2oe_pvwi/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_188_2oe_pvwi/StreamingFIFO_rtl_188.v
create_bd_cell -type module -reference StreamingFIFO_rtl_188 StreamingFIFO_rtl_188
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_10:1.0 DuplicateStreams_hls_10
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_189_rnliuijw/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_189_rnliuijw/StreamingFIFO_rtl_189.v
create_bd_cell -type module -reference StreamingFIFO_rtl_189 StreamingFIFO_rtl_189
create_bd_cell -type hier StreamingFIFO_rtl_190_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_190_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_190_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_190_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_190_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_190_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_rtl_190_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_190_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_190_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_190_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_190_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_190_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_190_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_190_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_190_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_190_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_190_0/fifo/s_axis_aclk]
create_bd_cell -type hier StreamingFIFO_rtl_190_1
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_190_1/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_190_1/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_190_1/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_190_1/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_190_1/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_rtl_190_1/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_190_1/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_190_1/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_190_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_190_1/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_190_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_190_1/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_190_1/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_190_1/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_190_1/ap_clk] [get_bd_pins StreamingFIFO_rtl_190_1/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_67_3o8w946y/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_67_3o8w946y/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_67_3o8w946y/StreamingDataWidthConverter_rtl_67.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_67 StreamingDataWidthConverter_rtl_67
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_190_2_tj9r21uv/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_190_2_tj9r21uv/StreamingFIFO_rtl_190_2.v
create_bd_cell -type module -reference StreamingFIFO_rtl_190_2 StreamingFIFO_rtl_190_2
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_191_20akhhwr/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_191_20akhhwr/StreamingFIFO_rtl_191.v
create_bd_cell -type module -reference StreamingFIFO_rtl_191 StreamingFIFO_rtl_191
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_190_3_u7qtuslr/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_190_3_u7qtuslr/StreamingFIFO_rtl_190_3.v
create_bd_cell -type module -reference StreamingFIFO_rtl_190_3 StreamingFIFO_rtl_190_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_21_lsvr0qx9/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_21_lsvr0qx9/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_21_lsvr0qx9/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_21_lsvr0qx9/FMPadding_rtl_21.v
create_bd_cell -type module -reference FMPadding_rtl_21 FMPadding_rtl_21
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_17
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_17 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_17_lc07_iwx/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_17 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_17_lc07_iwx/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_17 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_17_lc07_iwx/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_17 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_17_lc07_iwx/Thresholding_rtl_17_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_17_axi_wrapper Thresholding_rtl_17
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_193_rf4qzqdv/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_193_rf4qzqdv/StreamingFIFO_rtl_193.v
create_bd_cell -type module -reference StreamingFIFO_rtl_193 StreamingFIFO_rtl_193
create_bd_cell -type hier StreamingFIFO_rtl_192_0
create_bd_pin -dir I -type clk /StreamingFIFO_rtl_192_0/ap_clk
create_bd_pin -dir I -type rst /StreamingFIFO_rtl_192_0/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_192_0/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_rtl_192_0/in0_V
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_rtl_192_0/fifo
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_rtl_192_0/fifo]
set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_rtl_192_0/fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_rtl_192_0/fifo]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_192_0/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_192_0/out_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_192_0/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_rtl_192_0/in0_V]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_192_0/ap_rst_n] [get_bd_pins StreamingFIFO_rtl_192_0/fifo/s_axis_aresetn]
connect_bd_net [get_bd_pins StreamingFIFO_rtl_192_0/ap_clk] [get_bd_pins StreamingFIFO_rtl_192_0/fifo/s_axis_aclk]
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_68_zt2xsfy5/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_68_zt2xsfy5/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_68_zt2xsfy5/StreamingDataWidthConverter_rtl_68.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_68 StreamingDataWidthConverter_rtl_68
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_192_1__t6ac1f7/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_192_1__t6ac1f7/StreamingFIFO_rtl_192_1.v
create_bd_cell -type module -reference StreamingFIFO_rtl_192_1 StreamingFIFO_rtl_192_1
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_194_8jile0_5/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_194_8jile0_5/StreamingFIFO_rtl_194.v
create_bd_cell -type module -reference StreamingFIFO_rtl_194 StreamingFIFO_rtl_194
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_26_onvw7xee/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_26_onvw7xee/ConvolutionInputGenerator_rtl_26_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_26_onvw7xee/ConvolutionInputGenerator_rtl_26_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_26_onvw7xee/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_26 ConvolutionInputGenerator_rtl_26
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_195_qa5povb4/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_195_qa5povb4/StreamingFIFO_rtl_195.v
create_bd_cell -type module -reference StreamingFIFO_rtl_195 StreamingFIFO_rtl_195
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_69_urn9u4mj/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_69_urn9u4mj/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_69_urn9u4mj/StreamingDataWidthConverter_rtl_69.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_69 StreamingDataWidthConverter_rtl_69
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_196_2jdz5cqp/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_196_2jdz5cqp/StreamingFIFO_rtl_196.v
create_bd_cell -type module -reference StreamingFIFO_rtl_196 StreamingFIFO_rtl_196
create_bd_cell -type hier MVAU_hls_25
create_bd_pin -dir I -type clk /MVAU_hls_25/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_25/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_25/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_25/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_25:1.0 /MVAU_hls_25/MVAU_hls_25
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_25/MVAU_hls_25_wstrm
set_property -dict [list CONFIG.DEPTH {18432} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_25_hy_f13s0/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_25/MVAU_hls_25_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_25/MVAU_hls_25_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_25/MVAU_hls_25/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_25/ap_rst_n] [get_bd_pins MVAU_hls_25/MVAU_hls_25_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_25/ap_clk] [get_bd_pins MVAU_hls_25/MVAU_hls_25_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_25/ap_rst_n] [get_bd_pins MVAU_hls_25/MVAU_hls_25/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_25/ap_clk] [get_bd_pins MVAU_hls_25/MVAU_hls_25/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_25/in0_V] [get_bd_intf_pins MVAU_hls_25/MVAU_hls_25/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_25/out_V] [get_bd_intf_pins MVAU_hls_25/MVAU_hls_25/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_197_0r06s5vs/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_197_0r06s5vs/StreamingFIFO_rtl_197.v
create_bd_cell -type module -reference StreamingFIFO_rtl_197 StreamingFIFO_rtl_197
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_70_78svfhmr/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_70_78svfhmr/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_70_78svfhmr/StreamingDataWidthConverter_rtl_70.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_70 StreamingDataWidthConverter_rtl_70
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_198__xcyy2c3/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_198__xcyy2c3/StreamingFIFO_rtl_198.v
create_bd_cell -type module -reference StreamingFIFO_rtl_198 StreamingFIFO_rtl_198
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_22_svregvv0/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_22_svregvv0/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_22_svregvv0/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_22_svregvv0/FMPadding_rtl_22.v
create_bd_cell -type module -reference FMPadding_rtl_22 FMPadding_rtl_22
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_199_vi9nek0k/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_199_vi9nek0k/StreamingFIFO_rtl_199.v
create_bd_cell -type module -reference StreamingFIFO_rtl_199 StreamingFIFO_rtl_199
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_71_zirq95hq/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_71_zirq95hq/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_71_zirq95hq/StreamingDataWidthConverter_rtl_71.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_71 StreamingDataWidthConverter_rtl_71
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_200_xh27392b/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_200_xh27392b/StreamingFIFO_rtl_200.v
create_bd_cell -type module -reference StreamingFIFO_rtl_200 StreamingFIFO_rtl_200
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_27_0yy18xt_/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_27_0yy18xt_/ConvolutionInputGenerator_rtl_27_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_27_0yy18xt_/ConvolutionInputGenerator_rtl_27_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_27_0yy18xt_/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_27 ConvolutionInputGenerator_rtl_27
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_201_a5b1dplm/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_201_a5b1dplm/StreamingFIFO_rtl_201.v
create_bd_cell -type module -reference StreamingFIFO_rtl_201 StreamingFIFO_rtl_201
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_72_0o8fyrac/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_72_0o8fyrac/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_72_0o8fyrac/StreamingDataWidthConverter_rtl_72.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_72 StreamingDataWidthConverter_rtl_72
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_202_r_bv0d0j/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_202_r_bv0d0j/StreamingFIFO_rtl_202.v
create_bd_cell -type module -reference StreamingFIFO_rtl_202 StreamingFIFO_rtl_202
create_bd_cell -type hier MVAU_hls_26
create_bd_pin -dir I -type clk /MVAU_hls_26/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_26/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_26/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_26/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_26:1.0 /MVAU_hls_26/MVAU_hls_26
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_26/MVAU_hls_26_wstrm
set_property -dict [list CONFIG.DEPTH {18432} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_26_1erhwhy8/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_26/MVAU_hls_26_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_26/MVAU_hls_26_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_26/MVAU_hls_26/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_26/ap_rst_n] [get_bd_pins MVAU_hls_26/MVAU_hls_26_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_26/ap_clk] [get_bd_pins MVAU_hls_26/MVAU_hls_26_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_26/ap_rst_n] [get_bd_pins MVAU_hls_26/MVAU_hls_26/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_26/ap_clk] [get_bd_pins MVAU_hls_26/MVAU_hls_26/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_26/in0_V] [get_bd_intf_pins MVAU_hls_26/MVAU_hls_26/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_26/out_V] [get_bd_intf_pins MVAU_hls_26/MVAU_hls_26/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_203_qbg58k7e/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_203_qbg58k7e/StreamingFIFO_rtl_203.v
create_bd_cell -type module -reference StreamingFIFO_rtl_203 StreamingFIFO_rtl_203
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_18
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_18 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_18_vxmuex7z/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_18 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_18_vxmuex7z/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_18 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_18_vxmuex7z/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_18 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_18_vxmuex7z/Thresholding_rtl_18_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_18_axi_wrapper Thresholding_rtl_18
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_204_j_3_cbvr/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_204_j_3_cbvr/StreamingFIFO_rtl_204.v
create_bd_cell -type module -reference StreamingFIFO_rtl_204 StreamingFIFO_rtl_204
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_10:1.0 AddStreams_hls_10
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_205_0e632avg/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_205_0e632avg/StreamingFIFO_rtl_205.v
create_bd_cell -type module -reference StreamingFIFO_rtl_205 StreamingFIFO_rtl_205
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_19
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_19 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_19_se4ikcsh/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_19 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_19_se4ikcsh/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_19 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_19_se4ikcsh/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_19 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_19_se4ikcsh/Thresholding_rtl_19_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_19_axi_wrapper Thresholding_rtl_19
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_206_z_m3lg9r/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_206_z_m3lg9r/StreamingFIFO_rtl_206.v
create_bd_cell -type module -reference StreamingFIFO_rtl_206 StreamingFIFO_rtl_206
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_73_71cims55/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_73_71cims55/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_73_71cims55/StreamingDataWidthConverter_rtl_73.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_73 StreamingDataWidthConverter_rtl_73
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_207_4193oaog/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_207_4193oaog/StreamingFIFO_rtl_207.v
create_bd_cell -type module -reference StreamingFIFO_rtl_207 StreamingFIFO_rtl_207
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_23_d267fua0/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_23_d267fua0/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_23_d267fua0/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_23_d267fua0/FMPadding_rtl_23.v
create_bd_cell -type module -reference FMPadding_rtl_23 FMPadding_rtl_23
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_208__1jwxbn7/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_208__1jwxbn7/StreamingFIFO_rtl_208.v
create_bd_cell -type module -reference StreamingFIFO_rtl_208 StreamingFIFO_rtl_208
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_74_sgqf_vto/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_74_sgqf_vto/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_74_sgqf_vto/StreamingDataWidthConverter_rtl_74.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_74 StreamingDataWidthConverter_rtl_74
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_209_0foa3rs_/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_209_0foa3rs_/StreamingFIFO_rtl_209.v
create_bd_cell -type module -reference StreamingFIFO_rtl_209 StreamingFIFO_rtl_209
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_28_x_9lttvf/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_28_x_9lttvf/ConvolutionInputGenerator_rtl_28_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_28_x_9lttvf/ConvolutionInputGenerator_rtl_28_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_28_x_9lttvf/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_28 ConvolutionInputGenerator_rtl_28
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_210_bznom9f3/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_210_bznom9f3/StreamingFIFO_rtl_210.v
create_bd_cell -type module -reference StreamingFIFO_rtl_210 StreamingFIFO_rtl_210
create_bd_cell -type hier MVAU_hls_27
create_bd_pin -dir I -type clk /MVAU_hls_27/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_27/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_27/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_27/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_27:1.0 /MVAU_hls_27/MVAU_hls_27
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_27/MVAU_hls_27_wstrm
set_property -dict [list CONFIG.DEPTH {1152} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_27_8wa4n40k/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_27/MVAU_hls_27_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_27/MVAU_hls_27_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_27/MVAU_hls_27/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_27/ap_rst_n] [get_bd_pins MVAU_hls_27/MVAU_hls_27_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_27/ap_clk] [get_bd_pins MVAU_hls_27/MVAU_hls_27_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_27/ap_rst_n] [get_bd_pins MVAU_hls_27/MVAU_hls_27/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_27/ap_clk] [get_bd_pins MVAU_hls_27/MVAU_hls_27/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_27/in0_V] [get_bd_intf_pins MVAU_hls_27/MVAU_hls_27/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_27/out_V] [get_bd_intf_pins MVAU_hls_27/MVAU_hls_27/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_211_3y61qj9j/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_211_3y61qj9j/StreamingFIFO_rtl_211.v
create_bd_cell -type module -reference StreamingFIFO_rtl_211 StreamingFIFO_rtl_211
create_bd_cell -type ip -vlnv xilinx.com:hls:DuplicateStreams_hls_11:1.0 DuplicateStreams_hls_11
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_212_koixq3t0/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_212_koixq3t0/StreamingFIFO_rtl_212.v
create_bd_cell -type module -reference StreamingFIFO_rtl_212 StreamingFIFO_rtl_212
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_213_yi0k9adq/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_213_yi0k9adq/StreamingFIFO_rtl_213.v
create_bd_cell -type module -reference StreamingFIFO_rtl_213 StreamingFIFO_rtl_213
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_29_pr9rmp5o/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_29_pr9rmp5o/ConvolutionInputGenerator_rtl_29_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_29_pr9rmp5o/ConvolutionInputGenerator_rtl_29_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_29_pr9rmp5o/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_29 ConvolutionInputGenerator_rtl_29
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_30_l8bw806k/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_30_l8bw806k/ConvolutionInputGenerator_rtl_30_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_30_l8bw806k/ConvolutionInputGenerator_rtl_30_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_30_l8bw806k/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_30 ConvolutionInputGenerator_rtl_30
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_214_pahdw07i/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_214_pahdw07i/StreamingFIFO_rtl_214.v
create_bd_cell -type module -reference StreamingFIFO_rtl_214 StreamingFIFO_rtl_214
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_215_0o3zfqwr/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_215_0o3zfqwr/StreamingFIFO_rtl_215.v
create_bd_cell -type module -reference StreamingFIFO_rtl_215 StreamingFIFO_rtl_215
create_bd_cell -type ip -vlnv xilinx.com:hls:Pool_hls_2:1.0 Pool_hls_2
create_bd_cell -type hier MVAU_hls_28
create_bd_pin -dir I -type clk /MVAU_hls_28/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_28/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_28/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_28/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_28:1.0 /MVAU_hls_28/MVAU_hls_28
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_28/MVAU_hls_28_wstrm
set_property -dict [list CONFIG.DEPTH {100} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_28_mi3h42xi/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_28/MVAU_hls_28_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_28/MVAU_hls_28_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_28/MVAU_hls_28/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_28/ap_rst_n] [get_bd_pins MVAU_hls_28/MVAU_hls_28_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_28/ap_clk] [get_bd_pins MVAU_hls_28/MVAU_hls_28_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_28/ap_rst_n] [get_bd_pins MVAU_hls_28/MVAU_hls_28/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_28/ap_clk] [get_bd_pins MVAU_hls_28/MVAU_hls_28/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_28/in0_V] [get_bd_intf_pins MVAU_hls_28/MVAU_hls_28/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_28/out_V] [get_bd_intf_pins MVAU_hls_28/MVAU_hls_28/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_216_cf475py7/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_216_cf475py7/StreamingFIFO_rtl_216.v
create_bd_cell -type module -reference StreamingFIFO_rtl_216 StreamingFIFO_rtl_216
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_217_qf6g0o6y/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_217_qf6g0o6y/StreamingFIFO_rtl_217.v
create_bd_cell -type module -reference StreamingFIFO_rtl_217 StreamingFIFO_rtl_217
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_75_d0yr_oio/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_75_d0yr_oio/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_75_d0yr_oio/StreamingDataWidthConverter_rtl_75.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_75 StreamingDataWidthConverter_rtl_75
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_218_taocnbhx/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_218_taocnbhx/StreamingFIFO_rtl_218.v
create_bd_cell -type module -reference StreamingFIFO_rtl_218 StreamingFIFO_rtl_218
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_24_39_l_xwq/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_24_39_l_xwq/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_24_39_l_xwq/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_24_39_l_xwq/FMPadding_rtl_24.v
create_bd_cell -type module -reference FMPadding_rtl_24 FMPadding_rtl_24
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_219_flvuotxd/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_219_flvuotxd/StreamingFIFO_rtl_219.v
create_bd_cell -type module -reference StreamingFIFO_rtl_219 StreamingFIFO_rtl_219
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_76_wrprjqi3/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_76_wrprjqi3/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_76_wrprjqi3/StreamingDataWidthConverter_rtl_76.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_76 StreamingDataWidthConverter_rtl_76
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_220_r7nf3z2j/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_220_r7nf3z2j/StreamingFIFO_rtl_220.v
create_bd_cell -type module -reference StreamingFIFO_rtl_220 StreamingFIFO_rtl_220
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_31_r4mjyllq/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_31_r4mjyllq/ConvolutionInputGenerator_rtl_31_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_31_r4mjyllq/ConvolutionInputGenerator_rtl_31_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_31_r4mjyllq/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_31 ConvolutionInputGenerator_rtl_31
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_221_bj6n7lzf/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_221_bj6n7lzf/StreamingFIFO_rtl_221.v
create_bd_cell -type module -reference StreamingFIFO_rtl_221 StreamingFIFO_rtl_221
create_bd_cell -type hier MVAU_hls_29
create_bd_pin -dir I -type clk /MVAU_hls_29/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_29/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_29/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_29/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_29:1.0 /MVAU_hls_29/MVAU_hls_29
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_29/MVAU_hls_29_wstrm
set_property -dict [list CONFIG.DEPTH {900} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_29_7uj4z9vc/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_29/MVAU_hls_29_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_29/MVAU_hls_29_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_29/MVAU_hls_29/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_29/ap_rst_n] [get_bd_pins MVAU_hls_29/MVAU_hls_29_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_29/ap_clk] [get_bd_pins MVAU_hls_29/MVAU_hls_29_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_29/ap_rst_n] [get_bd_pins MVAU_hls_29/MVAU_hls_29/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_29/ap_clk] [get_bd_pins MVAU_hls_29/MVAU_hls_29/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_29/in0_V] [get_bd_intf_pins MVAU_hls_29/MVAU_hls_29/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_29/out_V] [get_bd_intf_pins MVAU_hls_29/MVAU_hls_29/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_222_f3awwdd0/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_222_f3awwdd0/StreamingFIFO_rtl_222.v
create_bd_cell -type module -reference StreamingFIFO_rtl_222 StreamingFIFO_rtl_222
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_32_etwuchpm/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_32_etwuchpm/ConvolutionInputGenerator_rtl_32_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_32_etwuchpm/ConvolutionInputGenerator_rtl_32_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_32_etwuchpm/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_32 ConvolutionInputGenerator_rtl_32
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_223_86b0z7_5/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_223_86b0z7_5/StreamingFIFO_rtl_223.v
create_bd_cell -type module -reference StreamingFIFO_rtl_223 StreamingFIFO_rtl_223
create_bd_cell -type ip -vlnv xilinx.com:hls:Pool_hls_3:1.0 Pool_hls_3
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_224_qcabyadz/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_224_qcabyadz/StreamingFIFO_rtl_224.v
create_bd_cell -type module -reference StreamingFIFO_rtl_224 StreamingFIFO_rtl_224
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_77_qbk820f5/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_77_qbk820f5/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_77_qbk820f5/StreamingDataWidthConverter_rtl_77.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_77 StreamingDataWidthConverter_rtl_77
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_225_8rhfv2n7/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_225_8rhfv2n7/StreamingFIFO_rtl_225.v
create_bd_cell -type module -reference StreamingFIFO_rtl_225 StreamingFIFO_rtl_225
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_25_c_y0jgsb/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_25_c_y0jgsb/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_25_c_y0jgsb/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_25_c_y0jgsb/FMPadding_rtl_25.v
create_bd_cell -type module -reference FMPadding_rtl_25 FMPadding_rtl_25
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_226_033lv87d/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_226_033lv87d/StreamingFIFO_rtl_226.v
create_bd_cell -type module -reference StreamingFIFO_rtl_226 StreamingFIFO_rtl_226
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_78_9dgegqxr/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_78_9dgegqxr/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_78_9dgegqxr/StreamingDataWidthConverter_rtl_78.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_78 StreamingDataWidthConverter_rtl_78
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_227_7yhvs1km/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_227_7yhvs1km/StreamingFIFO_rtl_227.v
create_bd_cell -type module -reference StreamingFIFO_rtl_227 StreamingFIFO_rtl_227
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_33_xq6vozl2/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_33_xq6vozl2/ConvolutionInputGenerator_rtl_33_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_33_xq6vozl2/ConvolutionInputGenerator_rtl_33_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_33_xq6vozl2/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_33 ConvolutionInputGenerator_rtl_33
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_228_ukv4axzp/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_228_ukv4axzp/StreamingFIFO_rtl_228.v
create_bd_cell -type module -reference StreamingFIFO_rtl_228 StreamingFIFO_rtl_228
create_bd_cell -type hier MVAU_hls_30
create_bd_pin -dir I -type clk /MVAU_hls_30/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_30/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_30/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_30/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_30:1.0 /MVAU_hls_30/MVAU_hls_30
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_30/MVAU_hls_30_wstrm
set_property -dict [list CONFIG.DEPTH {22500} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_30_62dm5fkt/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_30/MVAU_hls_30_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_30/MVAU_hls_30_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_30/MVAU_hls_30/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_30/ap_rst_n] [get_bd_pins MVAU_hls_30/MVAU_hls_30_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_30/ap_clk] [get_bd_pins MVAU_hls_30/MVAU_hls_30_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_30/ap_rst_n] [get_bd_pins MVAU_hls_30/MVAU_hls_30/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_30/ap_clk] [get_bd_pins MVAU_hls_30/MVAU_hls_30/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_30/in0_V] [get_bd_intf_pins MVAU_hls_30/MVAU_hls_30/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_30/out_V] [get_bd_intf_pins MVAU_hls_30/MVAU_hls_30/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_229_mr990won/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_229_mr990won/StreamingFIFO_rtl_229.v
create_bd_cell -type module -reference StreamingFIFO_rtl_229 StreamingFIFO_rtl_229
file mkdir ./ip/verilog/rtl_ops/Thresholding_rtl_20
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_20 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_20_4m3g412c/axilite_if.v
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_20 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_20_4m3g412c/thresholding.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_20 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_20_4m3g412c/thresholding_axi.sv
add_files -copy_to ./ip/verilog/rtl_ops/Thresholding_rtl_20 -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_Thresholding_rtl_20_4m3g412c/Thresholding_rtl_20_axi_wrapper.v
create_bd_cell -type module -reference Thresholding_rtl_20_axi_wrapper Thresholding_rtl_20
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_230_tbz5bkhc/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_230_tbz5bkhc/StreamingFIFO_rtl_230.v
create_bd_cell -type module -reference StreamingFIFO_rtl_230 StreamingFIFO_rtl_230
create_bd_cell -type ip -vlnv xilinx.com:hls:AddStreams_hls_11:1.0 AddStreams_hls_11
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_231_k3o451eu/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_231_k3o451eu/StreamingFIFO_rtl_231.v
create_bd_cell -type module -reference StreamingFIFO_rtl_231 StreamingFIFO_rtl_231
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_79_1ou5zxj2/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_79_1ou5zxj2/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_79_1ou5zxj2/StreamingDataWidthConverter_rtl_79.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_79 StreamingDataWidthConverter_rtl_79
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_232_lk_p9fsi/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_232_lk_p9fsi/StreamingFIFO_rtl_232.v
create_bd_cell -type module -reference StreamingFIFO_rtl_232 StreamingFIFO_rtl_232
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_26_kyp6bgy2/fmpadding_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_26_kyp6bgy2/fmpadding.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_26_kyp6bgy2/axi2we.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_FMPadding_rtl_26_kyp6bgy2/FMPadding_rtl_26.v
create_bd_cell -type module -reference FMPadding_rtl_26 FMPadding_rtl_26
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_233_tzabp0vc/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_233_tzabp0vc/StreamingFIFO_rtl_233.v
create_bd_cell -type module -reference StreamingFIFO_rtl_233 StreamingFIFO_rtl_233
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_80_umqkeyec/dwc_axi.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_80_umqkeyec/dwc.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_80_umqkeyec/StreamingDataWidthConverter_rtl_80.v
create_bd_cell -type module -reference StreamingDataWidthConverter_rtl_80 StreamingDataWidthConverter_rtl_80
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_234_4_wiug2p/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_234_4_wiug2p/StreamingFIFO_rtl_234.v
create_bd_cell -type module -reference StreamingFIFO_rtl_234 StreamingFIFO_rtl_234
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_34_en3gkcwl/swg_pkg.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_34_en3gkcwl/ConvolutionInputGenerator_rtl_34_wrapper.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_34_en3gkcwl/ConvolutionInputGenerator_rtl_34_impl.sv
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_34_en3gkcwl/swg_common.sv
create_bd_cell -type module -reference ConvolutionInputGenerator_rtl_34 ConvolutionInputGenerator_rtl_34
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_235_en5s84tk/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_235_en5s84tk/StreamingFIFO_rtl_235.v
create_bd_cell -type module -reference StreamingFIFO_rtl_235 StreamingFIFO_rtl_235
create_bd_cell -type hier MVAU_hls_31
create_bd_pin -dir I -type clk /MVAU_hls_31/ap_clk
create_bd_pin -dir I -type rst /MVAU_hls_31/ap_rst_n
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_31/out_V
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MVAU_hls_31/in0_V
create_bd_cell -type ip -vlnv xilinx.com:hls:MVAU_hls_31:1.0 /MVAU_hls_31/MVAU_hls_31
create_bd_cell -type ip -vlnv amd.com:finn:memstream:1.0 /MVAU_hls_31/MVAU_hls_31_wstrm
set_property -dict [list CONFIG.DEPTH {300} CONFIG.WIDTH {8} CONFIG.INIT_FILE {/home/rz/project/finn/build_dir/code_gen_ipgen_MVAU_hls_31_plpzghoc/memblock.dat} CONFIG.RAM_STYLE {auto} ] [get_bd_cells /MVAU_hls_31/MVAU_hls_31_wstrm]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_31/MVAU_hls_31_wstrm/m_axis_0] [get_bd_intf_pins MVAU_hls_31/MVAU_hls_31/weights_V]
connect_bd_net [get_bd_pins MVAU_hls_31/ap_rst_n] [get_bd_pins MVAU_hls_31/MVAU_hls_31_wstrm/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_31/ap_clk] [get_bd_pins MVAU_hls_31/MVAU_hls_31_wstrm/ap_clk]
connect_bd_net [get_bd_pins MVAU_hls_31/ap_rst_n] [get_bd_pins MVAU_hls_31/MVAU_hls_31/ap_rst_n]
connect_bd_net [get_bd_pins MVAU_hls_31/ap_clk] [get_bd_pins MVAU_hls_31/MVAU_hls_31/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_31/in0_V] [get_bd_intf_pins MVAU_hls_31/MVAU_hls_31/in0_V]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_31/out_V] [get_bd_intf_pins MVAU_hls_31/MVAU_hls_31/out_V]
save_bd_design
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_236_1985i0ts/Q_srl.v
add_files -norecurse /home/rz/project/finn/build_dir/code_gen_ipgen_StreamingFIFO_rtl_236_1985i0ts/StreamingFIFO_rtl_236.v
create_bd_cell -type module -reference StreamingFIFO_rtl_236 StreamingFIFO_rtl_236
make_bd_pins_external [get_bd_pins StreamingFIFO_rtl_0/ap_clk]
set_property name ap_clk [get_bd_ports ap_clk_0]
make_bd_pins_external [get_bd_pins StreamingFIFO_rtl_0/ap_rst_n]
set_property name ap_rst_n [get_bd_ports ap_rst_n_0]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_0/out_V] [get_bd_intf_pins FMPadding_rtl_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_1/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_2/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_3/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_4/out_V] [get_bd_intf_pins MVAU_hls_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_5/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_5/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_5/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_5/out_V] [get_bd_intf_pins DuplicateStreams_hls_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_6/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_6/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_0/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_6/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_7_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_7_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_0/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_7_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_7_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_7_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_7_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_7_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_6/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_7_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_7_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_7_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_7_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_8/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_8/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_8/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_7_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_7_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_7_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_7_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_8/out_V] [get_bd_intf_pins FMPadding_rtl_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_7_3/out_V] [get_bd_intf_pins Thresholding_rtl_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_10/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_10/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_10/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_9_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_9_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_9_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_10/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_9_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_9_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_9_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_11/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_11/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_11/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_9_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_9_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_9_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_11/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_9_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_9_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_9_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_12/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_12/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_12/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_9_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_9_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_9_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_12/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_13/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_13/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_4/out_V] [get_bd_intf_pins StreamingFIFO_rtl_13/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_13/out_V] [get_bd_intf_pins MVAU_hls_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_14/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_14/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_14/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_5/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_5/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_14/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_5/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_15/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_15/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_5/out_V] [get_bd_intf_pins StreamingFIFO_rtl_15/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_15/out_V] [get_bd_intf_pins FMPadding_rtl_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_16/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_16/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_16/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_6/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_6/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_16/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_6/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_17/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_17/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_6/out_V] [get_bd_intf_pins StreamingFIFO_rtl_17/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_17/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_18/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_18/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_18/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_7/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_7/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_18/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_7/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_19/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_19/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_7/out_V] [get_bd_intf_pins StreamingFIFO_rtl_19/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_19/out_V] [get_bd_intf_pins MVAU_hls_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_20/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_20/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_20/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_20/out_V] [get_bd_intf_pins Thresholding_rtl_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_21/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_21/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_21/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_21/out_V] [get_bd_intf_pins AddStreams_hls_0/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_9_4/out_V] [get_bd_intf_pins AddStreams_hls_0/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_22/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_22/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_22/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_22/out_V] [get_bd_intf_pins DuplicateStreams_hls_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_23/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_23/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_1/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_23/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_24_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_24_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_1/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_24_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_24_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_24_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_24_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_24_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_8/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_8/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_23/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_8/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_24_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_24_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_24_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_24_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_25/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_25/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_8/out_V] [get_bd_intf_pins StreamingFIFO_rtl_25/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_24_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_24_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_24_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_24_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_25/out_V] [get_bd_intf_pins FMPadding_rtl_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_24_3/out_V] [get_bd_intf_pins Thresholding_rtl_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_27/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_27/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_27/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_26_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_26_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_26_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_9/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_9/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_27/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_9/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_26_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_26_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_26_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_28/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_28/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_9/out_V] [get_bd_intf_pins StreamingFIFO_rtl_28/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_26_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_26_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_26_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_28/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_26_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_26_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_26_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_29/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_29/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_29/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_26_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_26_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_26_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_10/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_10/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_29/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_10/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_30/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_30/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_10/out_V] [get_bd_intf_pins StreamingFIFO_rtl_30/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_30/out_V] [get_bd_intf_pins MVAU_hls_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_31/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_31/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_31/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_11/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_11/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_31/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_11/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_32/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_32/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_11/out_V] [get_bd_intf_pins StreamingFIFO_rtl_32/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_32/out_V] [get_bd_intf_pins FMPadding_rtl_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_33/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_33/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_4/out_V] [get_bd_intf_pins StreamingFIFO_rtl_33/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_12/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_12/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_33/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_12/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_34/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_34/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_12/out_V] [get_bd_intf_pins StreamingFIFO_rtl_34/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_34/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_35/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_35/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_4/out_V] [get_bd_intf_pins StreamingFIFO_rtl_35/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_13/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_13/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_35/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_13/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_36/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_36/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_13/out_V] [get_bd_intf_pins StreamingFIFO_rtl_36/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_36/out_V] [get_bd_intf_pins MVAU_hls_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_37/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_37/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_4/out_V] [get_bd_intf_pins StreamingFIFO_rtl_37/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_37/out_V] [get_bd_intf_pins Thresholding_rtl_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_38/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_38/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_38/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_38/out_V] [get_bd_intf_pins AddStreams_hls_1/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_26_4/out_V] [get_bd_intf_pins AddStreams_hls_1/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_39/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_39/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_39/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_39/out_V] [get_bd_intf_pins DuplicateStreams_hls_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_40/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_40/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_2/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_40/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_41_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_41_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_2/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_41_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_41_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_41_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_41_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_41_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_14/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_14/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_40/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_14/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_41_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_41_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_41_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_41_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_42/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_42/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_14/out_V] [get_bd_intf_pins StreamingFIFO_rtl_42/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_41_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_41_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_41_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_41_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_5/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_5/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_42/out_V] [get_bd_intf_pins FMPadding_rtl_5/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_41_3/out_V] [get_bd_intf_pins Thresholding_rtl_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_44/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_44/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_5/out_V] [get_bd_intf_pins StreamingFIFO_rtl_44/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_43_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_43_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_4/out_V] [get_bd_intf_pins StreamingFIFO_rtl_43_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_15/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_15/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_44/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_15/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_43_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_43_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_43_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_45/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_45/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_15/out_V] [get_bd_intf_pins StreamingFIFO_rtl_45/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_43_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_43_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_43_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_5/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_5/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_45/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_5/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_43_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_43_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_43_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_46/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_46/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_5/out_V] [get_bd_intf_pins StreamingFIFO_rtl_46/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_43_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_43_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_43_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_16/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_16/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_46/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_16/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_47/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_47/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_16/out_V] [get_bd_intf_pins StreamingFIFO_rtl_47/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_5/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_5/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_47/out_V] [get_bd_intf_pins MVAU_hls_5/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_48/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_48/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_5/out_V] [get_bd_intf_pins StreamingFIFO_rtl_48/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_17/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_17/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_48/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_17/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_49/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_49/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_17/out_V] [get_bd_intf_pins StreamingFIFO_rtl_49/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_6/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_6/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_49/out_V] [get_bd_intf_pins FMPadding_rtl_6/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_50/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_50/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_6/out_V] [get_bd_intf_pins StreamingFIFO_rtl_50/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_18/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_18/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_50/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_18/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_51/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_51/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_18/out_V] [get_bd_intf_pins StreamingFIFO_rtl_51/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_6/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_6/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_51/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_6/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_52/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_52/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_6/out_V] [get_bd_intf_pins StreamingFIFO_rtl_52/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_19/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_19/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_52/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_19/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_53/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_53/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_19/out_V] [get_bd_intf_pins StreamingFIFO_rtl_53/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_6/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_6/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_53/out_V] [get_bd_intf_pins MVAU_hls_6/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_54/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_54/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_6/out_V] [get_bd_intf_pins StreamingFIFO_rtl_54/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_5/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_5/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_54/out_V] [get_bd_intf_pins Thresholding_rtl_5/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_55/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_55/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_5/out_V] [get_bd_intf_pins StreamingFIFO_rtl_55/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_55/out_V] [get_bd_intf_pins AddStreams_hls_2/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_43_4/out_V] [get_bd_intf_pins AddStreams_hls_2/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_56/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_56/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_56/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_56/out_V] [get_bd_intf_pins DuplicateStreams_hls_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_57/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_57/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_3/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_57/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_58_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_58_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_3/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_58_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_58_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_58_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_58_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_58_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_20/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_20/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_57/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_20/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_21/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_21/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_58_1/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_21/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_59/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_59/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_20/out_V] [get_bd_intf_pins StreamingFIFO_rtl_59/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_60_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_60_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_21/out_V] [get_bd_intf_pins StreamingFIFO_rtl_60_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_7/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_7/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_59/out_V] [get_bd_intf_pins FMPadding_rtl_7/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_60_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_60_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_60_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_60_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_62/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_62/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_7/out_V] [get_bd_intf_pins StreamingFIFO_rtl_62/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_7/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_7/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_60_1/out_V] [get_bd_intf_pins MVAU_hls_7/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_22/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_22/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_62/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_22/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_61_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_61_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_7/out_V] [get_bd_intf_pins StreamingFIFO_rtl_61_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_63/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_63/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_22/out_V] [get_bd_intf_pins StreamingFIFO_rtl_63/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_61_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_61_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_61_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_61_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_7/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_7/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_63/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_7/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_64/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_64/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_7/out_V] [get_bd_intf_pins StreamingFIFO_rtl_64/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_23/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_23/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_64/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_23/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_65/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_65/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_23/out_V] [get_bd_intf_pins StreamingFIFO_rtl_65/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_8/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_8/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_65/out_V] [get_bd_intf_pins MVAU_hls_8/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_66/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_66/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_8/out_V] [get_bd_intf_pins StreamingFIFO_rtl_66/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_24/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_24/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_66/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_24/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_67/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_67/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_24/out_V] [get_bd_intf_pins StreamingFIFO_rtl_67/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_8/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_8/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_67/out_V] [get_bd_intf_pins FMPadding_rtl_8/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_68/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_68/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_8/out_V] [get_bd_intf_pins StreamingFIFO_rtl_68/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_25/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_25/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_68/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_25/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_69/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_69/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_25/out_V] [get_bd_intf_pins StreamingFIFO_rtl_69/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_8/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_8/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_69/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_8/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_70/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_70/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_8/out_V] [get_bd_intf_pins StreamingFIFO_rtl_70/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_26/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_26/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_70/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_26/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_71/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_71/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_26/out_V] [get_bd_intf_pins StreamingFIFO_rtl_71/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_9/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_9/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_71/out_V] [get_bd_intf_pins MVAU_hls_9/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_72/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_72/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_9/out_V] [get_bd_intf_pins StreamingFIFO_rtl_72/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_27/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_27/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_72/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_27/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_73/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_73/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_27/out_V] [get_bd_intf_pins StreamingFIFO_rtl_73/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_6/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_6/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_73/out_V] [get_bd_intf_pins Thresholding_rtl_6/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_74/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_74/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_6/out_V] [get_bd_intf_pins StreamingFIFO_rtl_74/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_74/out_V] [get_bd_intf_pins AddStreams_hls_3/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_61_1/out_V] [get_bd_intf_pins AddStreams_hls_3/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_75/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_75/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_75/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_75/out_V] [get_bd_intf_pins DuplicateStreams_hls_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_76/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_76/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_4/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_76/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_77_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_77_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_4/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_77_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_77_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_77_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_77_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_77_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_28/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_28/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_76/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_28/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_7/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_7/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_77_1/out_V] [get_bd_intf_pins Thresholding_rtl_7/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_78/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_78/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_28/out_V] [get_bd_intf_pins StreamingFIFO_rtl_78/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_79_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_79_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_7/out_V] [get_bd_intf_pins StreamingFIFO_rtl_79_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_9/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_9/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_78/out_V] [get_bd_intf_pins FMPadding_rtl_9/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_79_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_79_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_79_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_79_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_80/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_80/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_9/out_V] [get_bd_intf_pins StreamingFIFO_rtl_80/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_29/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_29/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_80/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_29/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_81/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_81/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_29/out_V] [get_bd_intf_pins StreamingFIFO_rtl_81/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_9/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_9/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_81/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_9/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_82/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_82/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_9/out_V] [get_bd_intf_pins StreamingFIFO_rtl_82/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_30/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_30/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_82/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_30/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_83/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_83/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_30/out_V] [get_bd_intf_pins StreamingFIFO_rtl_83/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_10/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_10/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_83/out_V] [get_bd_intf_pins MVAU_hls_10/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_84/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_84/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_10/out_V] [get_bd_intf_pins StreamingFIFO_rtl_84/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_31/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_31/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_84/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_31/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_85/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_85/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_31/out_V] [get_bd_intf_pins StreamingFIFO_rtl_85/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_10/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_10/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_85/out_V] [get_bd_intf_pins FMPadding_rtl_10/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_86/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_86/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_10/out_V] [get_bd_intf_pins StreamingFIFO_rtl_86/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_32/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_32/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_86/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_32/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_87/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_87/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_32/out_V] [get_bd_intf_pins StreamingFIFO_rtl_87/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_10/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_10/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_87/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_10/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_88/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_88/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_10/out_V] [get_bd_intf_pins StreamingFIFO_rtl_88/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_33/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_33/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_88/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_33/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_89/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_89/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_33/out_V] [get_bd_intf_pins StreamingFIFO_rtl_89/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_11/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_11/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_89/out_V] [get_bd_intf_pins MVAU_hls_11/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_90/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_90/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_11/out_V] [get_bd_intf_pins StreamingFIFO_rtl_90/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_34/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_34/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_90/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_34/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_91/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_91/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_34/out_V] [get_bd_intf_pins StreamingFIFO_rtl_91/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_8/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_8/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_91/out_V] [get_bd_intf_pins Thresholding_rtl_8/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_92/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_92/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_8/out_V] [get_bd_intf_pins StreamingFIFO_rtl_92/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_92/out_V] [get_bd_intf_pins AddStreams_hls_4/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_79_1/out_V] [get_bd_intf_pins AddStreams_hls_4/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_93/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_93/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_4/out_V] [get_bd_intf_pins StreamingFIFO_rtl_93/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_5/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_5/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_93/out_V] [get_bd_intf_pins DuplicateStreams_hls_5/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_94/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_94/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_5/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_94/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_95_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_95_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_5/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_95_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_95_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_95_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_95_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_95_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_35/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_35/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_94/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_35/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_9/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_9/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_95_1/out_V] [get_bd_intf_pins Thresholding_rtl_9/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_96/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_96/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_35/out_V] [get_bd_intf_pins StreamingFIFO_rtl_96/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_97_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_97_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_9/out_V] [get_bd_intf_pins StreamingFIFO_rtl_97_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_11/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_11/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_96/out_V] [get_bd_intf_pins FMPadding_rtl_11/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_97_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_97_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_97_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_97_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_98/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_98/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_11/out_V] [get_bd_intf_pins StreamingFIFO_rtl_98/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_36/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_36/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_98/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_36/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_99/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_99/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_36/out_V] [get_bd_intf_pins StreamingFIFO_rtl_99/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_11/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_11/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_99/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_11/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_100/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_100/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_11/out_V] [get_bd_intf_pins StreamingFIFO_rtl_100/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_37/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_37/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_100/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_37/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_101/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_101/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_37/out_V] [get_bd_intf_pins StreamingFIFO_rtl_101/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_12/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_12/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_101/out_V] [get_bd_intf_pins MVAU_hls_12/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_102/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_102/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_12/out_V] [get_bd_intf_pins StreamingFIFO_rtl_102/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_38/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_38/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_102/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_38/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_103/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_103/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_38/out_V] [get_bd_intf_pins StreamingFIFO_rtl_103/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_12/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_12/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_103/out_V] [get_bd_intf_pins FMPadding_rtl_12/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_104/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_104/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_12/out_V] [get_bd_intf_pins StreamingFIFO_rtl_104/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_39/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_39/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_104/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_39/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_105/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_105/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_39/out_V] [get_bd_intf_pins StreamingFIFO_rtl_105/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_12/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_12/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_105/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_12/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_106/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_106/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_12/out_V] [get_bd_intf_pins StreamingFIFO_rtl_106/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_40/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_40/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_106/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_40/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_107/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_107/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_40/out_V] [get_bd_intf_pins StreamingFIFO_rtl_107/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_13/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_13/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_107/out_V] [get_bd_intf_pins MVAU_hls_13/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_108/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_108/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_13/out_V] [get_bd_intf_pins StreamingFIFO_rtl_108/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_41/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_41/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_108/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_41/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_109/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_109/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_41/out_V] [get_bd_intf_pins StreamingFIFO_rtl_109/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_10/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_10/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_109/out_V] [get_bd_intf_pins Thresholding_rtl_10/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_110/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_110/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_10/out_V] [get_bd_intf_pins StreamingFIFO_rtl_110/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_5/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_5/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_110/out_V] [get_bd_intf_pins AddStreams_hls_5/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_97_1/out_V] [get_bd_intf_pins AddStreams_hls_5/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_111/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_111/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_5/out_V] [get_bd_intf_pins StreamingFIFO_rtl_111/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_6/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_6/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_111/out_V] [get_bd_intf_pins DuplicateStreams_hls_6/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_112/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_112/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_6/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_112/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_113_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_113_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_6/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_113_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_113_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_113_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_113_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_113_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_14/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_14/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_112/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_14/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_13/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_13/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_113_1/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_13/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_115/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_115/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_14/out_V] [get_bd_intf_pins StreamingFIFO_rtl_115/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_114_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_114_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_13/out_V] [get_bd_intf_pins StreamingFIFO_rtl_114_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Pool_hls_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Pool_hls_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_115/out_V] [get_bd_intf_pins Pool_hls_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_114_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_114_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_114_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_114_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_117/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_117/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Pool_hls_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_117/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_14/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_14/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_114_1/out_V] [get_bd_intf_pins MVAU_hls_14/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_42/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_42/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_117/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_42/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_116_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_116_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_14/out_V] [get_bd_intf_pins StreamingFIFO_rtl_116_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_118/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_118/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_42/out_V] [get_bd_intf_pins StreamingFIFO_rtl_118/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_116_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_116_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_116_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_116_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_13/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_13/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_118/out_V] [get_bd_intf_pins FMPadding_rtl_13/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_119/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_119/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_13/out_V] [get_bd_intf_pins StreamingFIFO_rtl_119/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_43/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_43/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_119/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_43/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_120/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_120/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_43/out_V] [get_bd_intf_pins StreamingFIFO_rtl_120/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_15/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_15/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_120/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_15/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_121/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_121/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_15/out_V] [get_bd_intf_pins StreamingFIFO_rtl_121/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_44/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_44/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_121/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_44/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_122/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_122/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_44/out_V] [get_bd_intf_pins StreamingFIFO_rtl_122/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_15/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_15/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_122/out_V] [get_bd_intf_pins MVAU_hls_15/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_123/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_123/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_15/out_V] [get_bd_intf_pins StreamingFIFO_rtl_123/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_45/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_45/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_123/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_45/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_124/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_124/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_45/out_V] [get_bd_intf_pins StreamingFIFO_rtl_124/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_14/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_14/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_124/out_V] [get_bd_intf_pins FMPadding_rtl_14/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_125/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_125/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_14/out_V] [get_bd_intf_pins StreamingFIFO_rtl_125/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_46/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_46/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_125/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_46/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_126/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_126/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_46/out_V] [get_bd_intf_pins StreamingFIFO_rtl_126/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_16/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_16/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_126/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_16/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_127/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_127/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_16/out_V] [get_bd_intf_pins StreamingFIFO_rtl_127/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_47/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_47/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_127/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_47/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_128/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_128/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_47/out_V] [get_bd_intf_pins StreamingFIFO_rtl_128/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_16/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_16/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_128/out_V] [get_bd_intf_pins MVAU_hls_16/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_129/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_129/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_16/out_V] [get_bd_intf_pins StreamingFIFO_rtl_129/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_11/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_11/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_129/out_V] [get_bd_intf_pins Thresholding_rtl_11/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_130/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_130/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_11/out_V] [get_bd_intf_pins StreamingFIFO_rtl_130/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_6/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_6/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_130/out_V] [get_bd_intf_pins AddStreams_hls_6/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_116_1/out_V] [get_bd_intf_pins AddStreams_hls_6/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_131/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_131/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_6/out_V] [get_bd_intf_pins StreamingFIFO_rtl_131/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_7/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_7/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_131/out_V] [get_bd_intf_pins DuplicateStreams_hls_7/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_132/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_132/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_7/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_132/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_133_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_133_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_7/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_133_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_133_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_133_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_133_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_133_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_48/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_48/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_132/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_48/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_133_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_133_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_133_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_133_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_134/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_134/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_48/out_V] [get_bd_intf_pins StreamingFIFO_rtl_134/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_133_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_133_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_133_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_133_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_15/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_15/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_134/out_V] [get_bd_intf_pins FMPadding_rtl_15/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_12/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_12/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_133_3/out_V] [get_bd_intf_pins Thresholding_rtl_12/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_136/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_136/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_15/out_V] [get_bd_intf_pins StreamingFIFO_rtl_136/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_135_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_135_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_12/out_V] [get_bd_intf_pins StreamingFIFO_rtl_135_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_49/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_49/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_136/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_49/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_135_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_135_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_135_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_137/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_137/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_49/out_V] [get_bd_intf_pins StreamingFIFO_rtl_137/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_135_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_135_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_135_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_17/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_17/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_137/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_17/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_135_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_135_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_135_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_138/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_138/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_17/out_V] [get_bd_intf_pins StreamingFIFO_rtl_138/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_135_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_135_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_135_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_50/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_50/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_138/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_50/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_139/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_139/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_50/out_V] [get_bd_intf_pins StreamingFIFO_rtl_139/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_17/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_17/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_139/out_V] [get_bd_intf_pins MVAU_hls_17/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_140/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_140/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_17/out_V] [get_bd_intf_pins StreamingFIFO_rtl_140/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_51/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_51/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_140/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_51/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_141/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_141/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_51/out_V] [get_bd_intf_pins StreamingFIFO_rtl_141/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_16/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_16/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_141/out_V] [get_bd_intf_pins FMPadding_rtl_16/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_142/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_142/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_16/out_V] [get_bd_intf_pins StreamingFIFO_rtl_142/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_52/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_52/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_142/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_52/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_143/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_143/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_52/out_V] [get_bd_intf_pins StreamingFIFO_rtl_143/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_18/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_18/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_143/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_18/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_144/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_144/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_18/out_V] [get_bd_intf_pins StreamingFIFO_rtl_144/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_53/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_53/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_144/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_53/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_145/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_145/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_53/out_V] [get_bd_intf_pins StreamingFIFO_rtl_145/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_18/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_18/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_145/out_V] [get_bd_intf_pins MVAU_hls_18/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_146/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_146/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_18/out_V] [get_bd_intf_pins StreamingFIFO_rtl_146/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_13/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_13/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_146/out_V] [get_bd_intf_pins Thresholding_rtl_13/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_147/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_147/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_13/out_V] [get_bd_intf_pins StreamingFIFO_rtl_147/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_7/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_7/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_147/out_V] [get_bd_intf_pins AddStreams_hls_7/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_135_4/out_V] [get_bd_intf_pins AddStreams_hls_7/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_148/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_148/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_7/out_V] [get_bd_intf_pins StreamingFIFO_rtl_148/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_8/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_8/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_148/out_V] [get_bd_intf_pins DuplicateStreams_hls_8/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_149/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_149/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_8/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_149/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_150_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_150_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_8/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_150_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_150_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_150_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_150_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_150_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_54/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_54/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_149/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_54/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_150_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_150_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_150_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_150_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_151/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_151/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_54/out_V] [get_bd_intf_pins StreamingFIFO_rtl_151/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_150_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_150_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_150_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_150_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_17/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_17/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_151/out_V] [get_bd_intf_pins FMPadding_rtl_17/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_14/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_14/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_150_3/out_V] [get_bd_intf_pins Thresholding_rtl_14/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_153/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_153/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_17/out_V] [get_bd_intf_pins StreamingFIFO_rtl_153/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_152_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_152_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_14/out_V] [get_bd_intf_pins StreamingFIFO_rtl_152_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_55/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_55/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_153/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_55/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_152_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_152_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_152_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_154/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_154/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_55/out_V] [get_bd_intf_pins StreamingFIFO_rtl_154/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_152_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_152_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_152_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_19/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_19/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_154/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_19/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_152_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_152_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_152_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_155/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_155/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_19/out_V] [get_bd_intf_pins StreamingFIFO_rtl_155/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_152_4/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_152_4/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_152_4/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_56/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_56/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_155/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_56/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_156/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_156/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_56/out_V] [get_bd_intf_pins StreamingFIFO_rtl_156/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_19/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_19/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_156/out_V] [get_bd_intf_pins MVAU_hls_19/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_157/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_157/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_19/out_V] [get_bd_intf_pins StreamingFIFO_rtl_157/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_57/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_57/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_157/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_57/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_158/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_158/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_57/out_V] [get_bd_intf_pins StreamingFIFO_rtl_158/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_18/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_18/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_158/out_V] [get_bd_intf_pins FMPadding_rtl_18/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_159/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_159/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_18/out_V] [get_bd_intf_pins StreamingFIFO_rtl_159/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_58/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_58/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_159/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_58/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_160/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_160/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_58/out_V] [get_bd_intf_pins StreamingFIFO_rtl_160/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_20/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_20/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_160/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_20/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_161/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_161/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_20/out_V] [get_bd_intf_pins StreamingFIFO_rtl_161/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_59/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_59/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_161/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_59/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_162/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_162/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_59/out_V] [get_bd_intf_pins StreamingFIFO_rtl_162/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_20/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_20/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_162/out_V] [get_bd_intf_pins MVAU_hls_20/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_163/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_163/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_20/out_V] [get_bd_intf_pins StreamingFIFO_rtl_163/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_15/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_15/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_163/out_V] [get_bd_intf_pins Thresholding_rtl_15/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_164/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_164/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_15/out_V] [get_bd_intf_pins StreamingFIFO_rtl_164/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_8/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_8/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_164/out_V] [get_bd_intf_pins AddStreams_hls_8/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_152_4/out_V] [get_bd_intf_pins AddStreams_hls_8/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_165/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_165/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_8/out_V] [get_bd_intf_pins StreamingFIFO_rtl_165/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_21/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_21/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_165/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_21/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_166/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_166/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_21/out_V] [get_bd_intf_pins StreamingFIFO_rtl_166/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_60/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_60/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_166/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_60/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_167/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_167/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_60/out_V] [get_bd_intf_pins StreamingFIFO_rtl_167/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_21/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_21/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_167/out_V] [get_bd_intf_pins MVAU_hls_21/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_168/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_168/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_21/out_V] [get_bd_intf_pins StreamingFIFO_rtl_168/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_9/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_9/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_168/out_V] [get_bd_intf_pins DuplicateStreams_hls_9/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_169_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_169_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_9/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_169_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_170/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_170/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_9/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_170/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_169_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_169_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_169_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_169_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_22/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_22/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_170/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_22/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_23/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_23/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_169_1/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_23/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_171/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_171/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_22/out_V] [get_bd_intf_pins StreamingFIFO_rtl_171/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_172_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_172_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_23/out_V] [get_bd_intf_pins StreamingFIFO_rtl_172_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Pool_hls_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Pool_hls_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_171/out_V] [get_bd_intf_pins Pool_hls_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_172_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_172_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_172_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_172_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_173/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_173/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Pool_hls_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_173/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_22/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_22/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_172_1/out_V] [get_bd_intf_pins MVAU_hls_22/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_61/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_61/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_173/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_61/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_174_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_174_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_22/out_V] [get_bd_intf_pins StreamingFIFO_rtl_174_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_175/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_175/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_61/out_V] [get_bd_intf_pins StreamingFIFO_rtl_175/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_174_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_174_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_174_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_174_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_19/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_19/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_175/out_V] [get_bd_intf_pins FMPadding_rtl_19/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_176/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_176/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_19/out_V] [get_bd_intf_pins StreamingFIFO_rtl_176/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_62/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_62/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_176/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_62/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_177/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_177/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_62/out_V] [get_bd_intf_pins StreamingFIFO_rtl_177/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_24/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_24/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_177/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_24/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_178/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_178/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_24/out_V] [get_bd_intf_pins StreamingFIFO_rtl_178/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_63/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_63/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_178/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_63/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_179/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_179/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_63/out_V] [get_bd_intf_pins StreamingFIFO_rtl_179/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_23/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_23/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_179/out_V] [get_bd_intf_pins MVAU_hls_23/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_180/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_180/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_23/out_V] [get_bd_intf_pins StreamingFIFO_rtl_180/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_64/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_64/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_180/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_64/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_181/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_181/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_64/out_V] [get_bd_intf_pins StreamingFIFO_rtl_181/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_20/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_20/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_181/out_V] [get_bd_intf_pins FMPadding_rtl_20/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_182/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_182/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_20/out_V] [get_bd_intf_pins StreamingFIFO_rtl_182/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_65/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_65/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_182/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_65/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_183/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_183/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_65/out_V] [get_bd_intf_pins StreamingFIFO_rtl_183/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_25/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_25/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_183/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_25/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_184/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_184/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_25/out_V] [get_bd_intf_pins StreamingFIFO_rtl_184/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_66/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_66/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_184/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_66/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_185/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_185/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_66/out_V] [get_bd_intf_pins StreamingFIFO_rtl_185/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_24/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_24/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_185/out_V] [get_bd_intf_pins MVAU_hls_24/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_186/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_186/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_24/out_V] [get_bd_intf_pins StreamingFIFO_rtl_186/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_16/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_16/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_186/out_V] [get_bd_intf_pins Thresholding_rtl_16/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_187/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_187/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_16/out_V] [get_bd_intf_pins StreamingFIFO_rtl_187/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_9/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_9/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_187/out_V] [get_bd_intf_pins AddStreams_hls_9/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_174_1/out_V] [get_bd_intf_pins AddStreams_hls_9/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_188/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_188/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_9/out_V] [get_bd_intf_pins StreamingFIFO_rtl_188/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_10/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_10/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_188/out_V] [get_bd_intf_pins DuplicateStreams_hls_10/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_189/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_189/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_10/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_189/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_190_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_190_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_10/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_190_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_190_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_190_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_190_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_190_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_67/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_67/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_189/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_67/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_190_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_190_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_190_1/out_V] [get_bd_intf_pins StreamingFIFO_rtl_190_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_191/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_191/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_67/out_V] [get_bd_intf_pins StreamingFIFO_rtl_191/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_190_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_190_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_190_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_190_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_21/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_21/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_191/out_V] [get_bd_intf_pins FMPadding_rtl_21/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_17/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_17/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_190_3/out_V] [get_bd_intf_pins Thresholding_rtl_17/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_193/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_193/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_21/out_V] [get_bd_intf_pins StreamingFIFO_rtl_193/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_192_0/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_192_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_17/out_V] [get_bd_intf_pins StreamingFIFO_rtl_192_0/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_68/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_68/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_193/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_68/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_192_1/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_192_1/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_192_0/out_V] [get_bd_intf_pins StreamingFIFO_rtl_192_1/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_194/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_194/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_68/out_V] [get_bd_intf_pins StreamingFIFO_rtl_194/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_26/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_26/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_194/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_26/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_195/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_195/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_26/out_V] [get_bd_intf_pins StreamingFIFO_rtl_195/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_69/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_69/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_195/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_69/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_196/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_196/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_69/out_V] [get_bd_intf_pins StreamingFIFO_rtl_196/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_25/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_25/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_196/out_V] [get_bd_intf_pins MVAU_hls_25/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_197/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_197/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_25/out_V] [get_bd_intf_pins StreamingFIFO_rtl_197/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_70/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_70/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_197/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_70/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_198/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_198/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_70/out_V] [get_bd_intf_pins StreamingFIFO_rtl_198/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_22/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_22/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_198/out_V] [get_bd_intf_pins FMPadding_rtl_22/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_199/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_199/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_22/out_V] [get_bd_intf_pins StreamingFIFO_rtl_199/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_71/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_71/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_199/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_71/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_200/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_200/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_71/out_V] [get_bd_intf_pins StreamingFIFO_rtl_200/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_27/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_27/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_200/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_27/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_201/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_201/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_27/out_V] [get_bd_intf_pins StreamingFIFO_rtl_201/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_72/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_72/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_201/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_72/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_202/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_202/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_72/out_V] [get_bd_intf_pins StreamingFIFO_rtl_202/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_26/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_26/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_202/out_V] [get_bd_intf_pins MVAU_hls_26/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_203/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_203/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_26/out_V] [get_bd_intf_pins StreamingFIFO_rtl_203/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_18/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_18/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_203/out_V] [get_bd_intf_pins Thresholding_rtl_18/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_204/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_204/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_18/out_V] [get_bd_intf_pins StreamingFIFO_rtl_204/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_10/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_10/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_204/out_V] [get_bd_intf_pins AddStreams_hls_10/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_192_1/out_V] [get_bd_intf_pins AddStreams_hls_10/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_205/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_205/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_10/out_V] [get_bd_intf_pins StreamingFIFO_rtl_205/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_19/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_19/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_205/out_V] [get_bd_intf_pins Thresholding_rtl_19/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_206/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_206/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_19/out_V] [get_bd_intf_pins StreamingFIFO_rtl_206/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_73/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_73/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_206/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_73/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_207/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_207/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_73/out_V] [get_bd_intf_pins StreamingFIFO_rtl_207/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_23/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_23/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_207/out_V] [get_bd_intf_pins FMPadding_rtl_23/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_208/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_208/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_23/out_V] [get_bd_intf_pins StreamingFIFO_rtl_208/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_74/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_74/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_208/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_74/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_209/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_209/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_74/out_V] [get_bd_intf_pins StreamingFIFO_rtl_209/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_28/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_28/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_209/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_28/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_210/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_210/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_28/out_V] [get_bd_intf_pins StreamingFIFO_rtl_210/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_27/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_27/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_210/out_V] [get_bd_intf_pins MVAU_hls_27/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_211/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_211/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_27/out_V] [get_bd_intf_pins StreamingFIFO_rtl_211/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins DuplicateStreams_hls_11/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins DuplicateStreams_hls_11/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_211/out_V] [get_bd_intf_pins DuplicateStreams_hls_11/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_212/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_212/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_11/out1_V] [get_bd_intf_pins StreamingFIFO_rtl_212/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_213/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_213/ap_clk]
connect_bd_intf_net [get_bd_intf_pins DuplicateStreams_hls_11/out0_V] [get_bd_intf_pins StreamingFIFO_rtl_213/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_29/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_29/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_213/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_29/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_30/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_30/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_212/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_30/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_214/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_214/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_29/out_V] [get_bd_intf_pins StreamingFIFO_rtl_214/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_215/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_215/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_30/out_V] [get_bd_intf_pins StreamingFIFO_rtl_215/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Pool_hls_2/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Pool_hls_2/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_214/out_V] [get_bd_intf_pins Pool_hls_2/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_28/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_28/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_215/out_V] [get_bd_intf_pins MVAU_hls_28/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_216/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_216/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Pool_hls_2/out_V] [get_bd_intf_pins StreamingFIFO_rtl_216/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_217/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_217/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_28/out_V] [get_bd_intf_pins StreamingFIFO_rtl_217/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_75/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_75/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_216/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_75/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_218/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_218/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_75/out_V] [get_bd_intf_pins StreamingFIFO_rtl_218/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_24/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_24/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_218/out_V] [get_bd_intf_pins FMPadding_rtl_24/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_219/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_219/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_24/out_V] [get_bd_intf_pins StreamingFIFO_rtl_219/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_76/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_76/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_219/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_76/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_220/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_220/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_76/out_V] [get_bd_intf_pins StreamingFIFO_rtl_220/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_31/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_31/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_220/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_31/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_221/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_221/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_31/out_V] [get_bd_intf_pins StreamingFIFO_rtl_221/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_29/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_29/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_221/out_V] [get_bd_intf_pins MVAU_hls_29/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_222/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_222/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_29/out_V] [get_bd_intf_pins StreamingFIFO_rtl_222/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_32/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_32/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_222/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_32/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_223/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_223/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_32/out_V] [get_bd_intf_pins StreamingFIFO_rtl_223/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Pool_hls_3/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Pool_hls_3/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_223/out_V] [get_bd_intf_pins Pool_hls_3/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_224/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_224/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Pool_hls_3/out_V] [get_bd_intf_pins StreamingFIFO_rtl_224/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_77/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_77/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_224/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_77/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_225/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_225/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_77/out_V] [get_bd_intf_pins StreamingFIFO_rtl_225/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_25/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_25/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_225/out_V] [get_bd_intf_pins FMPadding_rtl_25/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_226/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_226/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_25/out_V] [get_bd_intf_pins StreamingFIFO_rtl_226/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_78/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_78/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_226/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_78/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_227/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_227/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_78/out_V] [get_bd_intf_pins StreamingFIFO_rtl_227/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_33/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_33/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_227/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_33/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_228/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_228/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_33/out_V] [get_bd_intf_pins StreamingFIFO_rtl_228/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_30/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_30/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_228/out_V] [get_bd_intf_pins MVAU_hls_30/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_229/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_229/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_30/out_V] [get_bd_intf_pins StreamingFIFO_rtl_229/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_rtl_20/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_rtl_20/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_229/out_V] [get_bd_intf_pins Thresholding_rtl_20/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_230/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_230/ap_clk]
connect_bd_intf_net [get_bd_intf_pins Thresholding_rtl_20/out_V] [get_bd_intf_pins StreamingFIFO_rtl_230/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins AddStreams_hls_11/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins AddStreams_hls_11/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_230/out_V] [get_bd_intf_pins AddStreams_hls_11/in0_V]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_217/out_V] [get_bd_intf_pins AddStreams_hls_11/in1_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_231/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_231/ap_clk]
connect_bd_intf_net [get_bd_intf_pins AddStreams_hls_11/out_V] [get_bd_intf_pins StreamingFIFO_rtl_231/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_79/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_79/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_231/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_79/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_232/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_232/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_79/out_V] [get_bd_intf_pins StreamingFIFO_rtl_232/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_rtl_26/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_rtl_26/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_232/out_V] [get_bd_intf_pins FMPadding_rtl_26/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_233/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_233/ap_clk]
connect_bd_intf_net [get_bd_intf_pins FMPadding_rtl_26/out_V] [get_bd_intf_pins StreamingFIFO_rtl_233/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_rtl_80/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_rtl_80/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_233/out_V] [get_bd_intf_pins StreamingDataWidthConverter_rtl_80/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_234/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_234/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_rtl_80/out_V] [get_bd_intf_pins StreamingFIFO_rtl_234/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_rtl_34/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_rtl_34/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_234/out_V] [get_bd_intf_pins ConvolutionInputGenerator_rtl_34/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_235/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_235/ap_clk]
connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_rtl_34/out_V] [get_bd_intf_pins StreamingFIFO_rtl_235/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MVAU_hls_31/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MVAU_hls_31/ap_clk]
connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_rtl_235/out_V] [get_bd_intf_pins MVAU_hls_31/in0_V]
connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_rtl_236/ap_rst_n]
connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_rtl_236/ap_clk]
connect_bd_intf_net [get_bd_intf_pins MVAU_hls_31/out_V] [get_bd_intf_pins StreamingFIFO_rtl_236/in0_V]
make_bd_intf_pins_external [get_bd_intf_pins StreamingFIFO_rtl_0/in0_V]
set_property name s_axis_0 [get_bd_intf_ports in0_V_0]
make_bd_intf_pins_external [get_bd_intf_pins StreamingFIFO_rtl_236/out_V]
set_property name m_axis_0 [get_bd_intf_ports out_V_0]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports /ap_clk]
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/rz/project/finn/build_dir/vivado_stitch_proj_i3j2gd2v/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd] -top
add_files -norecurse /home/rz/project/finn/build_dir/vivado_stitch_proj_i3j2gd2v/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
set_property top finn_design_wrapper [current_fileset]
ipx::package_project -root_dir /home/rz/project/finn/build_dir/vivado_stitch_proj_i3j2gd2v/ip -vendor xilinx_finn -library finn -taxonomy /UserIP -module finn_design -import_files
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
ipx::remove_segment -quiet m_axi_gmem0:APERTURE_0 [ipx::get_address_spaces m_axi_gmem0 -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
set_property value_resolve_type user [ipx::get_bus_parameters -of [ipx::get_bus_interfaces -of [ipx::current_core ]]]

set core [ipx::current_core]

# Add rudimentary driver
file copy -force data ip/
set file_group [ipx::add_file_group -type software_driver {} $core]
set_property type mdd       [ipx::add_file data/finn_design.mdd $file_group]
set_property type tclSource [ipx::add_file data/finn_design.tcl $file_group]

# Remove all XCI references to subcores
set impl_files [ipx::get_file_groups xilinx_implementation -of $core]
foreach xci [ipx::get_files -of $impl_files {*.xci}] {
    ipx::remove_file [get_property NAME $xci] $impl_files
}

# Construct a single flat memory map for each AXI-lite interface port
foreach port [get_bd_intf_ports -filter {CONFIG.PROTOCOL==AXI4LITE}] {
    set pin $port
    set awidth ""
    while { $awidth == "" } {
        set pins [get_bd_intf_pins -of [get_bd_intf_nets -boundary_type lower -of $pin]]
        set kill [lsearch $pins $pin]
        if { $kill >= 0 } { set pins [lreplace $pins $kill $kill] }
        if { [llength $pins] != 1 } { break }
        set pin [lindex $pins 0]
        set awidth [get_property CONFIG.ADDR_WIDTH $pin]
    }
    if { $awidth == "" } {
       puts "CRITICAL WARNING: Unable to construct address map for $port."
    } {
       set range [expr 2**$awidth]
       set range [expr $range < 4096 ? 4096 : $range]
       puts "INFO: Building address map for $port: 0+:$range"
       set name [get_property NAME $port]
       set addr_block [ipx::add_address_block Reg0 [ipx::add_memory_map $name $core]]
       set_property range $range $addr_block
       set_property slave_memory_map_ref $name [ipx::get_bus_interfaces $name -of $core]
    }
}

# Finalize and Save
ipx::update_checksums $core
ipx::save_core $core

# Remove stale subcore references from component.xml
file rename -force ip/component.xml ip/component.bak
set ifile [open ip/component.bak r]
set ofile [open ip/component.xml w]
set buf [list]
set kill 0
while { [eof $ifile] != 1 } {
    gets $ifile line
    if { [string match {*<spirit:fileSet>*} $line] == 1 } {
        foreach l $buf { puts $ofile $l }
        set buf [list $line]
    } elseif { [llength $buf] > 0 } {
        lappend buf $line

        if { [string match {*</spirit:fileSet>*} $line] == 1 } {
            if { $kill == 0 } { foreach l $buf { puts $ofile $l } }
            set buf [list]
            set kill 0
        } elseif { [string match {*<xilinx:subCoreRef>*} $line] == 1 } {
            set kill 1
        }
    } else {
        puts $ofile $line
    }
}
close $ifile
close $ofile

set all_v_files [get_files -filter {USED_IN_SYNTHESIS == 1 && (FILE_TYPE == Verilog || FILE_TYPE == SystemVerilog || FILE_TYPE =="Verilog Header")}]
set fp [open /home/rz/project/finn/build_dir/vivado_stitch_proj_i3j2gd2v/all_verilog_srcs.txt w]
foreach vf $all_v_files {puts $fp $vf}
close $fp
