;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, -100
	SUB 210, 60
	CMP 210, 0
	DAT #270, #60
	DAT #270, #60
	SLT 20, @12
	JMP @12, #200
	DAT #210, #60
	ADD -270, 60
	SLT 20, @12
	SUB 1, <-1
	MOV -1, <-26
	SUB 1, <-1
	JMZ @12, #200
	JMN 210, 60
	SUB -107, <-126
	SUB @0, @2
	DAT #121, #0
	ADD 210, 60
	SUB -107, <-126
	SUB @0, @2
	JMP 0, <2
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	MOV -7, <-20
	SUB -107, <-126
	SUB -107, <-126
	SUB @0, @2
	ADD 210, 60
	SUB 12, @15
	CMP -207, <-120
	SUB @0, @2
	SUB 12, @15
	SUB -107, <-126
	MOV -1, <-26
	SPL 0, <332
	JMP 0, #2
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-26
	MOV -7, <-20
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <-1
