%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta> <reloc>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$/tmp/xcXppoJLP.o
idloc IDLOC 5 8000 8000 4 2 1
reset_vec CODE 0 0 0 3 2 1
end_init CODE 0 25 25 2 2 1
config CONFIG 4 8007 8007 5 2 1
$dist/default/debug/RC_5.X.debug.o
cinit CODE 0 27 27 12 2 1
idloc IDLOC 5 8000 8000 4 2 1
text1 CODE 0 170 170 3 2 1
text2 CODE 0 106 106 10 2 1
text3 CODE 0 D8 D8 1D 2 1
text4 CODE 0 152 152 6 2 1
text5 CODE 0 13C 13C 8 2 1
text6 CODE 0 39 39 32 2 1
text7 CODE 0 158 158 6 2 1
text8 CODE 0 116 116 A 2 1
text9 CODE 0 B7 B7 21 2 1
nvCOMMON COMMON 1 7A 7A 2 1 1
text10 CODE 0 15E 15E 6 2 1
text11 CODE 0 164 164 6 2 1
text12 CODE 0 16A 16A 6 2 1
text13 CODE 0 120 120 A 2 1
text15 CODE 0 92 92 25 2 1
text16 CODE 0 144 144 8 2 1
text17 CODE 0 F5 F5 11 2 1
text18 CODE 0 12A 12A 9 2 1
text19 CODE 0 133 133 9 2 1
nvBANK0 BANK0 1 41 41 A 1 1
maintext CODE 0 6B 6B 27 2 1
cstackCOMMON COMMON 1 76 76 4 1 1
cstackBANK0 BANK0 1 4B 4B 2 1 1
intentry CODE 0 4 4 21 2 1
bssBANK0 BANK0 1 20 20 21 1 1
clrtext CODE 0 14C 14C 6 2 1
bssCOMMON COMMON 1 70 70 6 1 1
config CONFIG 4 8007 8007 5 2 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM 4D-6F 1
RAM A0-EF 1
RAM 120-16F 1
RAM 1A0-1EF 1
RAM 220-26F 1
RAM 2A0-2EF 1
RAM 320-32F 1
BANK0 4D-6F 1
BANK1 A0-EF 1
BANK2 120-16F 1
BANK3 1A0-1EF 1
BANK4 220-26F 1
BANK5 2A0-2EF 1
BANK6 320-32F 1
CONST 3-3 2
CONST 173-FFF 2
ENTRY 3-3 2
ENTRY 173-FFF 2
SFR10 500-56F 1
SFR11 580-5EF 1
SFR12 600-66F 1
SFR13 680-6EF 1
SFR14 700-76F 1
SFR15 780-7EF 1
SFR16 800-86F 1
SFR17 880-8EF 1
SFR18 900-96F 1
SFR19 980-9EF 1
SFR20 A00-A6F 1
SFR21 A80-AEF 1
SFR22 B00-B6F 1
SFR23 B80-BEF 1
SFR24 C00-C6F 1
SFR25 C80-CEF 1
SFR26 D00-D6F 1
SFR27 D80-DEF 1
SFR28 E00-E6F 1
SFR29 E80-EEF 1
SFR30 F00-F6F 1
SFR31 F80-FEF 1
SFR32 1000-106F 1
SFR33 1080-10EF 1
SFR34 1100-116F 1
SFR35 1180-11EF 1
SFR36 1200-126F 1
SFR37 1280-12EF 1
SFR38 1300-136F 1
SFR39 1380-13EF 1
SFR40 1400-146F 1
SFR41 1480-14EF 1
SFR42 1500-156F 1
SFR43 1580-15EF 1
SFR44 1600-166F 1
SFR45 1680-16EF 1
SFR46 1700-176F 1
SFR47 1780-17EF 1
SFR48 1800-186F 1
SFR49 1880-18EF 1
SFR50 1900-196F 1
SFR51 1980-19EF 1
SFR52 1A00-1A6F 1
SFR53 1A80-1AEF 1
SFR54 1B00-1B6F 1
SFR55 1B80-1BEF 1
SFR56 1C00-1C6F 1
SFR57 1C80-1CEF 1
SFR58 1D00-1D6F 1
SFR59 1D80-1DEF 1
SFR60 1E00-1E6F 1
SFR61 1E80-1EEF 1
SFR62 1F00-1F6F 1
SFR63 1F80-1FEF 1
CODE 3-3 2
CODE 173-FFF 2
SFR0 0-1F 1
SFR1 80-9F 1
SFR2 100-11F 1
SFR3 180-19F 1
SFR4 200-21F 1
SFR5 280-29F 1
SFR6 300-31F 1
SFR7 380-3EF 1
SFR8 400-46F 1
SFR9 480-4EF 1
BIGRAM 2000-21EF 1
COMMON 7C-7D 1
STRCODE 3-3 2
STRCODE 173-FFF 2
STRING 3-3 2
STRING 173-FFF 2
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/debug/RC_5.X.debug.o
27 cinit CODE >4212:/tmp/xcXeKIPdb.s
27 cinit CODE >4215:/tmp/xcXeKIPdb.s
27 cinit CODE >4257:/tmp/xcXeKIPdb.s
28 cinit CODE >4258:/tmp/xcXeKIPdb.s
29 cinit CODE >4259:/tmp/xcXeKIPdb.s
2A cinit CODE >4260:/tmp/xcXeKIPdb.s
2B cinit CODE >4261:/tmp/xcXeKIPdb.s
2C cinit CODE >4262:/tmp/xcXeKIPdb.s
2D cinit CODE >4266:/tmp/xcXeKIPdb.s
2E cinit CODE >4267:/tmp/xcXeKIPdb.s
2F cinit CODE >4268:/tmp/xcXeKIPdb.s
30 cinit CODE >4269:/tmp/xcXeKIPdb.s
31 cinit CODE >4270:/tmp/xcXeKIPdb.s
32 cinit CODE >4271:/tmp/xcXeKIPdb.s
35 cinit CODE >4277:/tmp/xcXeKIPdb.s
35 cinit CODE >4279:/tmp/xcXeKIPdb.s
36 cinit CODE >4280:/tmp/xcXeKIPdb.s
37 cinit CODE >4281:/tmp/xcXeKIPdb.s
4 intentry CODE >52:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/interrupt_manager.c
6 intentry CODE >55:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/interrupt_manager.c
F intentry CODE >57:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/interrupt_manager.c
12 intentry CODE >58:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/interrupt_manager.c
13 intentry CODE >59:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/interrupt_manager.c
17 intentry CODE >61:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/interrupt_manager.c
1F intentry CODE >63:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/interrupt_manager.c
22 intentry CODE >64:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/interrupt_manager.c
23 intentry CODE >73:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/interrupt_manager.c
23 intentry CODE >74:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/interrupt_manager.c
133 text19 CODE >146:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
133 text19 CODE >147:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
135 text19 CODE >149:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
137 text19 CODE >151:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
139 text19 CODE >152:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
13B text19 CODE >153:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
12A text18 CODE >132:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
12A text18 CODE >135:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
12F text18 CODE >137:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
132 text18 CODE >139:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
F5 text17 CODE >127:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
F5 text17 CODE >129:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
FA text17 CODE >132:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
FB text17 CODE >135:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
FD text17 CODE >136:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
FF text17 CODE >139:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
100 text17 CODE >140:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
101 text17 CODE >144:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
103 text17 CODE >145:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
105 text17 CODE >147:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
144 text16 CODE >149:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
144 text16 CODE >151:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
14B text16 CODE >152:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
92 text15 CODE >165:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
92 text15 CODE >169:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
94 text15 CODE >174:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
97 text15 CODE >174:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
99 text15 CODE >174:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
9D text15 CODE >176:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
AA text15 CODE >177:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
AD text15 CODE >178:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
AE text15 CODE >179:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
AE text15 CODE >181:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
B0 text15 CODE >182:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
B2 text15 CODE >183:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
B6 text15 CODE >190:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
120 text13 CODE >132:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
121 text13 CODE >134:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
121 text13 CODE >136:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
126 text13 CODE >138:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
129 text13 CODE >139:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
16A text12 CODE >165:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
16A text12 CODE >166:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
16F text12 CODE >167:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
164 text11 CODE >157:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
164 text11 CODE >158:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
169 text11 CODE >159:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
15E text10 CODE >161:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
15E text10 CODE >162:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
163 text10 CODE >163:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
B7 text9 CODE >66:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
B7 text9 CODE >71:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
BA text9 CODE >74:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
BC text9 CODE >77:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
BE text9 CODE >80:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
C0 text9 CODE >83:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
C1 text9 CODE >86:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
C8 text9 CODE >87:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
CF text9 CODE >88:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
D6 text9 CODE >90:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
D7 text9 CODE >92:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/eusart1.c
116 text8 CODE >59:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
116 text8 CODE >62:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
119 text8 CODE >64:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
11A text8 CODE >66:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
11B text8 CODE >68:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
11D text8 CODE >70:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
11E text8 CODE >72:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
11F text8 CODE >73:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
158 text7 CODE >158:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
158 text7 CODE >159:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
15D text7 CODE >160:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
39 text6 CODE >58:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
39 text6 CODE >63:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
3B text6 CODE >64:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
3C text6 CODE >65:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
3D text6 CODE >70:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
3F text6 CODE >71:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
41 text6 CODE >72:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
43 text6 CODE >77:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
46 text6 CODE >78:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
48 text6 CODE >79:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
4A text6 CODE >84:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
4B text6 CODE >85:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
4C text6 CODE >86:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
4E text6 CODE >91:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
4F text6 CODE >92:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
50 text6 CODE >93:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
51 text6 CODE >98:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
53 text6 CODE >99:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
54 text6 CODE >100:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
56 text6 CODE >105:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
58 text6 CODE >106:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
59 text6 CODE >107:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
5B text6 CODE >114:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
5C text6 CODE >116:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
5D text6 CODE >118:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
5E text6 CODE >123:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
65 text6 CODE >126:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
67 text6 CODE >129:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
6A text6 CODE >130:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/pin_manager.c
13C text5 CODE >75:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
13C text5 CODE >78:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
13E text5 CODE >80:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
13F text5 CODE >82:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
140 text5 CODE >84:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
141 text5 CODE >86:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
142 text5 CODE >88:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
143 text5 CODE >89:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
152 text4 CODE >193:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
152 text4 CODE >194:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
157 text4 CODE >195:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
D8 text3 CODE >64:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
D8 text3 CODE >69:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
DA text3 CODE >72:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
DB text3 CODE >75:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
DD text3 CODE >78:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
DF text3 CODE >81:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
E1 text3 CODE >84:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
E3 text3 CODE >87:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
E8 text3 CODE >90:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
EA text3 CODE >93:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
F1 text3 CODE >96:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
F4 text3 CODE >97:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
106 text2 CODE >50:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
106 text2 CODE >52:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
109 text2 CODE >53:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
10C text2 CODE >54:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
10F text2 CODE >55:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
112 text2 CODE >56:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
115 text2 CODE >57:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/mcc.c
170 text1 CODE >105:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
170 text1 CODE >108:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
172 text1 CODE >109:/home/mohit/MPLABXProjects/RC_5.X/mcc_generated_files/tmr1.c
6B maintext CODE >17:/home/mohit/MPLABXProjects/RC_5.X/main.c
6B maintext CODE >19:/home/mohit/MPLABXProjects/RC_5.X/main.c
6E maintext CODE >20:/home/mohit/MPLABXProjects/RC_5.X/main.c
71 maintext CODE >22:/home/mohit/MPLABXProjects/RC_5.X/main.c
72 maintext CODE >23:/home/mohit/MPLABXProjects/RC_5.X/main.c
73 maintext CODE >27:/home/mohit/MPLABXProjects/RC_5.X/main.c
79 maintext CODE >29:/home/mohit/MPLABXProjects/RC_5.X/main.c
7D maintext CODE >36:/home/mohit/MPLABXProjects/RC_5.X/main.c
81 maintext CODE >37:/home/mohit/MPLABXProjects/RC_5.X/main.c
83 maintext CODE >40:/home/mohit/MPLABXProjects/RC_5.X/main.c
14C clrtext CODE >4246:/tmp/xcXeKIPdb.s
14C clrtext CODE >4247:/tmp/xcXeKIPdb.s
14D clrtext CODE >4248:/tmp/xcXeKIPdb.s
14D clrtext CODE >4249:/tmp/xcXeKIPdb.s
14E clrtext CODE >4250:/tmp/xcXeKIPdb.s
14F clrtext CODE >4251:/tmp/xcXeKIPdb.s
150 clrtext CODE >4252:/tmp/xcXeKIPdb.s
151 clrtext CODE >4253:/tmp/xcXeKIPdb.s
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
___latbits 1 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__Hspace_0 173 0 ABS 0 - -
__Hspace_1 7C 0 ABS 0 - -
__Hspace_2 0 0 ABS 0 - -
__Hspace_3 0 0 ABS 0 - -
__Hspace_4 10013 0 ABS 0 - -
EUSART1_SetErrorHandler@interruptHandler 78 0 COMMON 1 cstackCOMMON dist/default/debug/RC_5.X.debug.o
_EUSART1_Initialize 16E 0 CODE 0 text9 dist/default/debug/RC_5.X.debug.o
__Heeprom_data 0 0 EEDATA 3 eeprom_data -
_T1CONbits 20E 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PMD_Initialize 278 0 CODE 0 text5 dist/default/debug/RC_5.X.debug.o
__end_of_PIN_MANAGER_IOC 266 0 CODE 0 text18 dist/default/debug/RC_5.X.debug.o
__Hstrings 0 0 ABS 0 strings -
_Buff 34 0 BANK0 1 bssBANK0 dist/default/debug/RC_5.X.debug.o
_LATA 18 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_LATB 19 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_LATC 1A 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PMD0 796 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PMD1 797 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PMD2 798 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PMD3 799 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PMD4 79A 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PMD5 79B 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_WPUA 1F39 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_WPUB 1F44 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_WPUC 1F4F 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
___sp 0 0 STACK 2 stack /tmp/xcXppoJLP.o
_main D6 0 CODE 0 maintext dist/default/debug/RC_5.X.debug.o
btemp 7E 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
start 4A 0 CODE 0 init /tmp/xcXppoJLP.o
__HbssCOMMON 0 0 ABS 0 bssCOMMON -
__Hpowerup 0 0 CODE 0 powerup -
__LnvCOMMON 0 0 ABS 0 nvCOMMON -
intlevel0 0 0 ENTRY 0 functab /tmp/xcXppoJLP.o
intlevel1 0 0 ENTRY 0 functab /tmp/xcXppoJLP.o
intlevel2 0 0 ENTRY 0 functab /tmp/xcXppoJLP.o
intlevel3 0 0 ENTRY 0 functab /tmp/xcXppoJLP.o
intlevel4 0 0 ENTRY 0 functab /tmp/xcXppoJLP.o
intlevel5 0 0 ENTRY 0 functab /tmp/xcXppoJLP.o
__LbssCOMMON 0 0 ABS 0 bssCOMMON -
_IOCCF3_ISR 266 0 CODE 0 text19 dist/default/debug/RC_5.X.debug.o
wtemp0 7E 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__Hfunctab 0 0 ENTRY 0 functab -
_IOCCF3_DefaultInterruptHandler 0 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_RC1STAbits 11D 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PIN_MANAGER_IOC 254 0 CODE 0 text18 dist/default/debug/RC_5.X.debug.o
__end_of_PMD_Initialize 288 0 CODE 0 text5 dist/default/debug/RC_5.X.debug.o
EUSART1_Write@txData 78 0 COMMON 1 cstackCOMMON dist/default/debug/RC_5.X.debug.o
_IOCCF3_SetInterruptHandler 2B0 0 CODE 0 text7 dist/default/debug/RC_5.X.debug.o
__Hclrtext 0 0 ABS 0 clrtext -
_ANSELA 1F38 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_ANSELB 1F43 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_ANSELC 1F4E 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__end_of_INTERRUPT_InterruptManager 4A 0 CODE 0 intentry dist/default/debug/RC_5.X.debug.o
IOCCF3_SetInterruptHandler@InterruptHandler 78 0 COMMON 1 cstackCOMMON dist/default/debug/RC_5.X.debug.o
__Lmaintext 0 0 ABS 0 maintext -
__LnvBANK0 0 0 ABS 0 nvBANK0 -
EUSART1_SetFramingErrorHandler@interruptHandler 78 0 COMMON 1 cstackCOMMON dist/default/debug/RC_5.X.debug.o
_INLVLA 1F3C 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_INLVLB 1F47 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_INLVLC 1F52 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__end_of_IOCCF3_ISR 278 0 CODE 0 text19 dist/default/debug/RC_5.X.debug.o
___stackhi 0 0 ABS 0 - /tmp/xcXppoJLP.o
___stacklo 0 0 ABS 0 - /tmp/xcXppoJLP.o
__HnvCOMMON 0 0 ABS 0 nvCOMMON -
_PIN_MANAGER_Initialize 72 0 CODE 0 text6 dist/default/debug/RC_5.X.debug.o
start_initialization 4E 0 CODE 0 cinit dist/default/debug/RC_5.X.debug.o
_eusart1RxLastError 74 0 COMMON 1 bssCOMMON dist/default/debug/RC_5.X.debug.o
_ODCONA 1F3A 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_ODCONB 1F45 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_ODCONC 1F50 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_OSCFRQ 893 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_RC1REG 119 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_RC1STA 11D 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_RC5PPS 1F25 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__end_of_SYSTEM_Initialize 22C 0 CODE 0 text2 dist/default/debug/RC_5.X.debug.o
clear_ram0 298 0 CODE 0 clrtext dist/default/debug/RC_5.X.debug.o
__pcstackBANK0 4B 0 BANK0 1 cstackBANK0 dist/default/debug/RC_5.X.debug.o
_T1GATE 210 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_T1GCON 20F 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_TMR1_Reload 288 0 CODE 0 text16 dist/default/debug/RC_5.X.debug.o
_TX1REG 11A 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_TX1STA 11E 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_EUSART1_DefaultFramingErrorHandler 0 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_EUSART1_DefaultOverrunErrorHandler 0 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__end_of_TMR1_SetInterruptHandler 2B0 0 CODE 0 text4 dist/default/debug/RC_5.X.debug.o
___int_sp 0 0 STACK 2 stack /tmp/xcXppoJLP.o
_EUSART1_Write 240 0 CODE 0 text13 dist/default/debug/RC_5.X.debug.o
__Hbank0 0 0 ABS 0 bank0 -
__Hbank1 0 0 ABS 0 bank1 -
__Hbank2 0 0 ABS 0 bank2 -
__Hbank3 0 0 ABS 0 bank3 -
__Hbank4 0 0 ABS 0 bank4 -
__Hbank5 0 0 ABS 0 bank5 -
__Hbank6 0 0 ABS 0 bank6 -
__Hbank7 0 0 BANK7 1 bank7 -
__Hbank8 0 0 BANK8 1 bank8 -
__Hbank9 0 0 BANK9 1 bank9 -
__Hcinit 72 0 CODE 0 cinit -
__Hidloc 10008 0 IDLOC 5 idloc -
__Hsfr10 0 0 ABS 0 sfr10 -
__Hsfr11 0 0 ABS 0 sfr11 -
__Hsfr12 0 0 ABS 0 sfr12 -
__Hsfr13 0 0 ABS 0 sfr13 -
__Hsfr14 0 0 ABS 0 sfr14 -
__Hsfr15 0 0 ABS 0 sfr15 -
__Hsfr16 0 0 ABS 0 sfr16 -
__Hsfr17 0 0 ABS 0 sfr17 -
__Hsfr18 0 0 ABS 0 sfr18 -
__Hsfr19 0 0 ABS 0 sfr19 -
__Hsfr20 0 0 ABS 0 sfr20 -
__Hsfr21 0 0 ABS 0 sfr21 -
__Hsfr22 0 0 ABS 0 sfr22 -
__Hsfr23 0 0 ABS 0 sfr23 -
__Hsfr24 0 0 ABS 0 sfr24 -
__Hsfr25 0 0 ABS 0 sfr25 -
__Hsfr26 0 0 ABS 0 sfr26 -
__Hsfr27 0 0 ABS 0 sfr27 -
__Hsfr28 0 0 ABS 0 sfr28 -
__Hsfr29 0 0 ABS 0 sfr29 -
__Hsfr30 0 0 ABS 0 sfr30 -
__Hsfr31 0 0 ABS 0 sfr31 -
__Hsfr32 0 0 ABS 0 sfr32 -
__Hsfr33 0 0 ABS 0 sfr33 -
__Hsfr34 0 0 ABS 0 sfr34 -
__Hsfr35 0 0 ABS 0 sfr35 -
__Hsfr36 0 0 ABS 0 sfr36 -
__Hsfr37 0 0 ABS 0 sfr37 -
__Hsfr38 0 0 ABS 0 sfr38 -
__Hsfr39 0 0 ABS 0 sfr39 -
__Hsfr40 0 0 ABS 0 sfr40 -
__Hsfr41 0 0 ABS 0 sfr41 -
__Hsfr42 0 0 ABS 0 sfr42 -
__Hsfr43 0 0 ABS 0 sfr43 -
__Hsfr44 0 0 ABS 0 sfr44 -
__Hsfr45 0 0 ABS 0 sfr45 -
__Hsfr46 0 0 ABS 0 sfr46 -
__Hsfr47 0 0 ABS 0 sfr47 -
__Hsfr48 0 0 ABS 0 sfr48 -
__Hsfr49 0 0 ABS 0 sfr49 -
__Hsfr50 0 0 ABS 0 sfr50 -
__Hsfr51 0 0 ABS 0 sfr51 -
__Hsfr52 0 0 ABS 0 sfr52 -
__Hsfr53 0 0 ABS 0 sfr53 -
__Hsfr54 0 0 ABS 0 sfr54 -
__Hsfr55 0 0 ABS 0 sfr55 -
__Hsfr56 0 0 ABS 0 sfr56 -
__Hsfr57 0 0 ABS 0 sfr57 -
__Hsfr58 0 0 ABS 0 sfr58 -
__Hsfr59 0 0 ABS 0 sfr59 -
__Hsfr60 0 0 ABS 0 sfr60 -
__Hsfr61 0 0 ABS 0 sfr61 -
__Hsfr62 0 0 ABS 0 sfr62 -
__Hsfr63 0 0 ABS 0 sfr63 -
__Hstack 0 0 STACK 2 stack -
__Hbank10 0 0 BANK10 1 bank10 -
__Hbank11 0 0 BANK11 1 bank11 -
__Hbank12 0 0 BANK12 1 bank12 -
__Hbank13 0 0 BANK13 1 bank13 -
__Hbank14 0 0 BANK14 1 bank14 -
__Hbank15 0 0 BANK15 1 bank15 -
__Hbank16 0 0 BANK16 1 bank16 -
__Hbank17 0 0 BANK17 1 bank17 -
__Hbank18 0 0 BANK18 1 bank18 -
__Hbank19 0 0 BANK19 1 bank19 -
__Hbank20 0 0 BANK20 1 bank20 -
__Hbank21 0 0 BANK21 1 bank21 -
__Hbank22 0 0 BANK22 1 bank22 -
__Hbank23 0 0 BANK23 1 bank23 -
__Hbank24 0 0 BANK24 1 bank24 -
__Hbank25 0 0 BANK25 1 bank25 -
__Hbank26 0 0 BANK26 1 bank26 -
__Hbank27 0 0 BANK27 1 bank27 -
__Hbank28 0 0 BANK28 1 bank28 -
__Hbank29 0 0 BANK29 1 bank29 -
__Hbank30 0 0 BANK30 1 bank30 -
__Hbank31 0 0 BANK31 1 bank31 -
__Hbank32 0 0 BANK32 1 bank32 -
__Hbank33 0 0 BANK33 1 bank33 -
__Hbank34 0 0 BANK34 1 bank34 -
__Hbank35 0 0 BANK35 1 bank35 -
__Hbank36 0 0 BANK36 1 bank36 -
__Hbank37 0 0 BANK37 1 bank37 -
__Hbank38 0 0 BANK38 1 bank38 -
__Hbank39 0 0 BANK39 1 bank39 -
__Hbank40 0 0 BANK40 1 bank40 -
__Hbank41 0 0 BANK41 1 bank41 -
__Hbank42 0 0 BANK42 1 bank42 -
__Hbank43 0 0 BANK43 1 bank43 -
__Hbank44 0 0 BANK44 1 bank44 -
__Hbank45 0 0 BANK45 1 bank45 -
__Hbank46 0 0 BANK46 1 bank46 -
__Hbank47 0 0 BANK47 1 bank47 -
__Hbank48 0 0 BANK48 1 bank48 -
__Hbank49 0 0 BANK49 1 bank49 -
__Hbank50 0 0 BANK50 1 bank50 -
__Hbank51 0 0 BANK51 1 bank51 -
__Hbank52 0 0 BANK52 1 bank52 -
__Hbank53 0 0 BANK53 1 bank53 -
__Hbank54 0 0 BANK54 1 bank54 -
__Hbank55 0 0 BANK55 1 bank55 -
__Hbank56 0 0 BANK56 1 bank56 -
__Hbank57 0 0 BANK57 1 bank57 -
__Hbank58 0 0 BANK58 1 bank58 -
__Hbank59 0 0 BANK59 1 bank59 -
__Hbank60 0 0 BANK60 1 bank60 -
__Hbank61 0 0 BANK61 1 bank61 -
__Hbank62 0 0 BANK62 1 bank62 -
__Hbank63 0 0 BANK63 1 bank63 -
__Hbigram 0 0 ABS 0 bigram -
__Hmaintext 0 0 ABS 0 maintext -
_BAUD1CON 11F 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__Hcommon 0 0 ABS 0 common -
__Hconfig 10018 0 CONFIG 4 config -
__Lbank0 0 0 ABS 0 bank0 -
__Lbank1 0 0 ABS 0 bank1 -
__Lbank2 0 0 ABS 0 bank2 -
__Lbank3 0 0 ABS 0 bank3 -
__Lbank4 0 0 ABS 0 bank4 -
__Lbank5 0 0 ABS 0 bank5 -
__Lbank6 0 0 ABS 0 bank6 -
__Lbank7 0 0 BANK7 1 bank7 -
__Lbank8 0 0 BANK8 1 bank8 -
__Lbank9 0 0 BANK9 1 bank9 -
__Lcinit 4E 0 CODE 0 cinit -
_T1GCONbits 20F 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__Lidloc 0 0 IDLOC 5 idloc -
__Lsfr10 0 0 ABS 0 sfr10 -
__Lsfr11 0 0 ABS 0 sfr11 -
__Lsfr12 0 0 ABS 0 sfr12 -
__Lsfr13 0 0 ABS 0 sfr13 -
__Lsfr14 0 0 ABS 0 sfr14 -
__Lsfr15 0 0 ABS 0 sfr15 -
__Lsfr16 0 0 ABS 0 sfr16 -
__Lsfr17 0 0 ABS 0 sfr17 -
__Lsfr18 0 0 ABS 0 sfr18 -
__Lsfr19 0 0 ABS 0 sfr19 -
__Lsfr20 0 0 ABS 0 sfr20 -
__Lsfr21 0 0 ABS 0 sfr21 -
__Lsfr22 0 0 ABS 0 sfr22 -
__Lsfr23 0 0 ABS 0 sfr23 -
__Lsfr24 0 0 ABS 0 sfr24 -
__Lsfr25 0 0 ABS 0 sfr25 -
__Lsfr26 0 0 ABS 0 sfr26 -
__Lsfr27 0 0 ABS 0 sfr27 -
__Lsfr28 0 0 ABS 0 sfr28 -
__Lsfr29 0 0 ABS 0 sfr29 -
__Lsfr30 0 0 ABS 0 sfr30 -
__Lsfr31 0 0 ABS 0 sfr31 -
__Lsfr32 0 0 ABS 0 sfr32 -
__Lsfr33 0 0 ABS 0 sfr33 -
__Lsfr34 0 0 ABS 0 sfr34 -
__Lsfr35 0 0 ABS 0 sfr35 -
__Lsfr36 0 0 ABS 0 sfr36 -
__Lsfr37 0 0 ABS 0 sfr37 -
__Lsfr38 0 0 ABS 0 sfr38 -
__Lsfr39 0 0 ABS 0 sfr39 -
__Lsfr40 0 0 ABS 0 sfr40 -
__Lsfr41 0 0 ABS 0 sfr41 -
__Lsfr42 0 0 ABS 0 sfr42 -
__Lsfr43 0 0 ABS 0 sfr43 -
__Lsfr44 0 0 ABS 0 sfr44 -
__Lsfr45 0 0 ABS 0 sfr45 -
__Lsfr46 0 0 ABS 0 sfr46 -
__Lsfr47 0 0 ABS 0 sfr47 -
__Lsfr48 0 0 ABS 0 sfr48 -
__Lsfr49 0 0 ABS 0 sfr49 -
__Lsfr50 0 0 ABS 0 sfr50 -
__Lsfr51 0 0 ABS 0 sfr51 -
__Lsfr52 0 0 ABS 0 sfr52 -
__Lsfr53 0 0 ABS 0 sfr53 -
__Lsfr54 0 0 ABS 0 sfr54 -
__Lsfr55 0 0 ABS 0 sfr55 -
__Lsfr56 0 0 ABS 0 sfr56 -
__Lsfr57 0 0 ABS 0 sfr57 -
__Lsfr58 0 0 ABS 0 sfr58 -
__Lsfr59 0 0 ABS 0 sfr59 -
__Lsfr60 0 0 ABS 0 sfr60 -
__Lsfr61 0 0 ABS 0 sfr61 -
__Lsfr62 0 0 ABS 0 sfr62 -
__Lsfr63 0 0 ABS 0 sfr63 -
__Lstack 0 0 STACK 2 stack -
_EUSART1_FramingErrorHandler 45 0 BANK0 1 nvBANK0 dist/default/debug/RC_5.X.debug.o
_EUSART1_OverrunErrorHandler 43 0 BANK0 1 nvBANK0 dist/default/debug/RC_5.X.debug.o
_TMR1_StopTimer 2E0 0 CODE 0 text1 dist/default/debug/RC_5.X.debug.o
_PORTCbits E 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_INTCONbits B 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__Habs1 0 0 ABS 0 abs1 -
__Hcode 0 0 ABS 0 code -
__Hheap 0 0 HEAP 7 heap -
__Hinit 4A 0 CODE 0 init -
__Hsfr0 0 0 ABS 0 sfr0 -
__Hsfr1 0 0 ABS 0 sfr1 -
__Hsfr2 0 0 ABS 0 sfr2 -
__Hsfr3 0 0 ABS 0 sfr3 -
__Hsfr4 0 0 ABS 0 sfr4 -
__Hsfr5 0 0 ABS 0 sfr5 -
__Hsfr6 0 0 ABS 0 sfr6 -
__Hsfr7 0 0 ABS 0 sfr7 -
__Hsfr8 0 0 ABS 0 sfr8 -
__Hsfr9 0 0 ABS 0 sfr9 -
__Htext 0 0 ABS 0 text -
__Labs1 0 0 ABS 0 abs1 -
__Lcode 0 0 ABS 0 code -
__Lheap 0 0 HEAP 7 heap -
__Linit 4A 0 CODE 0 init -
__Lsfr0 0 0 ABS 0 sfr0 -
__Lsfr1 0 0 ABS 0 sfr1 -
__Lsfr2 0 0 ABS 0 sfr2 -
__Lsfr3 0 0 ABS 0 sfr3 -
__Lsfr4 0 0 ABS 0 sfr4 -
__Lsfr5 0 0 ABS 0 sfr5 -
__Lsfr6 0 0 ABS 0 sfr6 -
__Lsfr7 0 0 ABS 0 sfr7 -
__Lsfr8 0 0 ABS 0 sfr8 -
__Lsfr9 0 0 ABS 0 sfr9 -
__Ltext 0 0 ABS 0 text -
__pnvBANK0 41 0 BANK0 1 nvBANK0 dist/default/debug/RC_5.X.debug.o
__LcstackBANK0 0 0 ABS 0 cstackBANK0 -
int$flags 7E 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__HcstackCOMMON 0 0 ABS 0 cstackCOMMON -
__S0 173 0 ABS 0 - -
__S1 7C 0 ABS 0 - -
_EUSART1_DefaultErrorHandler 0 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__pnvCOMMON 7A 0 COMMON 1 nvCOMMON dist/default/debug/RC_5.X.debug.o
_SYSTEM_Initialize 20C 0 CODE 0 text2 dist/default/debug/RC_5.X.debug.o
_GotData 72 0 COMMON 1 bssCOMMON dist/default/debug/RC_5.X.debug.o
__HnvBANK0 0 0 ABS 0 nvBANK0 -
__Lintentry 8 0 CODE 0 intentry -
reset_vec 0 0 CODE 0 reset_vec /tmp/xcXppoJLP.o
__end_of_TMR1_StopTimer 2E6 0 CODE 0 text1 dist/default/debug/RC_5.X.debug.o
__LbssBANK0 0 0 ABS 0 bssBANK0 -
_INTERRUPT_InterruptManager 8 0 CODE 0 intentry dist/default/debug/RC_5.X.debug.o
_PIE0bits 716 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PIE4bits 71A 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_TMR1_ISR 124 0 CODE 0 text15 dist/default/debug/RC_5.X.debug.o
__ptext10 2BC 0 CODE 0 text10 dist/default/debug/RC_5.X.debug.o
__ptext11 2C8 0 CODE 0 text11 dist/default/debug/RC_5.X.debug.o
__ptext12 2D4 0 CODE 0 text12 dist/default/debug/RC_5.X.debug.o
__ptext13 240 0 CODE 0 text13 dist/default/debug/RC_5.X.debug.o
__ptext15 124 0 CODE 0 text15 dist/default/debug/RC_5.X.debug.o
__ptext16 288 0 CODE 0 text16 dist/default/debug/RC_5.X.debug.o
__ptext17 1EA 0 CODE 0 text17 dist/default/debug/RC_5.X.debug.o
__ptext18 254 0 CODE 0 text18 dist/default/debug/RC_5.X.debug.o
__ptext19 266 0 CODE 0 text19 dist/default/debug/RC_5.X.debug.o
_IOCCFbits 1F55 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_IOCCNbits 1F54 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_IOCCPbits 1F53 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__end_of_PIN_MANAGER_Initialize D6 0 CODE 0 text6 dist/default/debug/RC_5.X.debug.o
_EUSART1_ErrorHandler 41 0 BANK0 1 nvBANK0 dist/default/debug/RC_5.X.debug.o
__Lbank10 0 0 BANK10 1 bank10 -
__Lbank11 0 0 BANK11 1 bank11 -
__Lbank12 0 0 BANK12 1 bank12 -
__Lbank13 0 0 BANK13 1 bank13 -
__Lbank14 0 0 BANK14 1 bank14 -
__Lbank15 0 0 BANK15 1 bank15 -
__Lbank16 0 0 BANK16 1 bank16 -
__Lbank17 0 0 BANK17 1 bank17 -
__Lbank18 0 0 BANK18 1 bank18 -
__Lbank19 0 0 BANK19 1 bank19 -
__Lbank20 0 0 BANK20 1 bank20 -
__Lbank21 0 0 BANK21 1 bank21 -
__Lbank22 0 0 BANK22 1 bank22 -
__Lbank23 0 0 BANK23 1 bank23 -
__Lbank24 0 0 BANK24 1 bank24 -
__Lbank25 0 0 BANK25 1 bank25 -
__Lbank26 0 0 BANK26 1 bank26 -
__Lbank27 0 0 BANK27 1 bank27 -
__Lbank28 0 0 BANK28 1 bank28 -
__Lbank29 0 0 BANK29 1 bank29 -
__Lbank30 0 0 BANK30 1 bank30 -
__Lbank31 0 0 BANK31 1 bank31 -
__Lbank32 0 0 BANK32 1 bank32 -
__Lbank33 0 0 BANK33 1 bank33 -
__Lbank34 0 0 BANK34 1 bank34 -
__Lbank35 0 0 BANK35 1 bank35 -
__Lbank36 0 0 BANK36 1 bank36 -
__Lbank37 0 0 BANK37 1 bank37 -
__Lbank38 0 0 BANK38 1 bank38 -
__Lbank39 0 0 BANK39 1 bank39 -
__Lbank40 0 0 BANK40 1 bank40 -
__Lbank41 0 0 BANK41 1 bank41 -
__Lbank42 0 0 BANK42 1 bank42 -
__Lbank43 0 0 BANK43 1 bank43 -
__Lbank44 0 0 BANK44 1 bank44 -
__Lbank45 0 0 BANK45 1 bank45 -
__Lbank46 0 0 BANK46 1 bank46 -
__Lbank47 0 0 BANK47 1 bank47 -
__Lbank48 0 0 BANK48 1 bank48 -
__Lbank49 0 0 BANK49 1 bank49 -
__Lbank50 0 0 BANK50 1 bank50 -
__Lbank51 0 0 BANK51 1 bank51 -
__Lbank52 0 0 BANK52 1 bank52 -
__Lbank53 0 0 BANK53 1 bank53 -
__Lbank54 0 0 BANK54 1 bank54 -
__Lbank55 0 0 BANK55 1 bank55 -
__Lbank56 0 0 BANK56 1 bank56 -
__Lbank57 0 0 BANK57 1 bank57 -
__Lbank58 0 0 BANK58 1 bank58 -
__Lbank59 0 0 BANK59 1 bank59 -
__Lbank60 0 0 BANK60 1 bank60 -
__Lbank61 0 0 BANK61 1 bank61 -
__Lbank62 0 0 BANK62 1 bank62 -
__Lbank63 0 0 BANK63 1 bank63 -
__pmaintext D6 0 CODE 0 maintext dist/default/debug/RC_5.X.debug.o
__Lbigram 0 0 ABS 0 bigram -
__Lcommon 0 0 ABS 0 common -
__Lconfig 0 0 CONFIG 4 config -
__end_of_TMR1_ISR 16E 0 CODE 0 text15 dist/default/debug/RC_5.X.debug.o
_EUSART1_SetErrorHandler 2D4 0 CODE 0 text12 dist/default/debug/RC_5.X.debug.o
__end_of_EUSART1_SetErrorHandler 2E0 0 CODE 0 text12 dist/default/debug/RC_5.X.debug.o
__end_of_EUSART1_SetFramingErrorHandler 2D4 0 CODE 0 text11 dist/default/debug/RC_5.X.debug.o
__end_of_EUSART1_SetOverrunErrorHandler 2C8 0 CODE 0 text10 dist/default/debug/RC_5.X.debug.o
__end_of_EUSART1_Write 254 0 CODE 0 text13 dist/default/debug/RC_5.X.debug.o
_OSCCON1 88D 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_OSCCON3 88F 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_OSCSTAT 890 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_OSCTUNE 892 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__Lspace_0 0 0 ABS 0 - -
__Lspace_1 0 0 ABS 0 - -
__Lspace_2 0 0 ABS 0 - -
__Lspace_3 0 0 ABS 0 - -
__Lspace_4 0 0 ABS 0 - -
__pbssCOMMON 70 0 COMMON 1 bssCOMMON dist/default/debug/RC_5.X.debug.o
__HcstackBANK0 0 0 ABS 0 cstackBANK0 -
_PIR0bits 70C 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PIR3bits 70F 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_PIR4bits 710 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__Lend_init 4A 0 CODE 0 end_init -
__LcstackCOMMON 0 0 ABS 0 cstackCOMMON -
end_of_initialization 6A 0 CODE 0 cinit dist/default/debug/RC_5.X.debug.o
__Hintentry 4A 0 CODE 0 intentry -
_TX1STAbits 11E 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__Lstrings 0 0 ABS 0 strings -
__Hreset_vec 6 0 CODE 0 reset_vec -
TMR1_SetInterruptHandler@InterruptHandler 78 0 COMMON 1 cstackCOMMON dist/default/debug/RC_5.X.debug.o
__HbssBANK0 0 0 ABS 0 bssBANK0 -
__end_of_TMR1_Reload 298 0 CODE 0 text16 dist/default/debug/RC_5.X.debug.o
__ptext1 2E0 0 CODE 0 text1 dist/default/debug/RC_5.X.debug.o
__ptext2 20C 0 CODE 0 text2 dist/default/debug/RC_5.X.debug.o
__ptext3 1B0 0 CODE 0 text3 dist/default/debug/RC_5.X.debug.o
__ptext4 2A4 0 CODE 0 text4 dist/default/debug/RC_5.X.debug.o
__ptext5 278 0 CODE 0 text5 dist/default/debug/RC_5.X.debug.o
__ptext6 72 0 CODE 0 text6 dist/default/debug/RC_5.X.debug.o
__ptext7 2B0 0 CODE 0 text7 dist/default/debug/RC_5.X.debug.o
__ptext8 22C 0 CODE 0 text8 dist/default/debug/RC_5.X.debug.o
__ptext9 16E 0 CODE 0 text9 dist/default/debug/RC_5.X.debug.o
__end_of_IOCCF3_SetInterruptHandler 2BC 0 CODE 0 text7 dist/default/debug/RC_5.X.debug.o
__Lpowerup 0 0 CODE 0 powerup -
__Leeprom_data 0 0 EEDATA 3 eeprom_data -
TMR1_WriteTimer@timerVal 76 0 COMMON 1 cstackCOMMON dist/default/debug/RC_5.X.debug.o
__end_of_TMR1_Initialize 1EA 0 CODE 0 text3 dist/default/debug/RC_5.X.debug.o
__end_of_TMR1_WriteTimer 20C 0 CODE 0 text17 dist/default/debug/RC_5.X.debug.o
__Lreset_vec 0 0 CODE 0 reset_vec -
_SLRCONA 1F3B 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_SLRCONB 1F46 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_SLRCONC 1F51 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
___heap_hi 0 0 ABS 0 - /tmp/xcXppoJLP.o
___heap_lo 0 0 ABS 0 - /tmp/xcXppoJLP.o
__end_of__initialization 6A 0 CODE 0 cinit dist/default/debug/RC_5.X.debug.o
__Lfunctab 0 0 ENTRY 0 functab -
_SP1BRGH 11C 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_SP1BRGL 11B 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__Lclrtext 0 0 ABS 0 clrtext -
_timer1ReloadVal 7A 0 COMMON 1 nvCOMMON dist/default/debug/RC_5.X.debug.o
_TMR1_DefaultInterruptHandler 0 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__pcstackCOMMON 76 0 COMMON 1 cstackCOMMON dist/default/debug/RC_5.X.debug.o
__Hend_init 4E 0 CODE 0 end_init -
_EUSART1_SetFramingErrorHandler 2C8 0 CODE 0 text11 dist/default/debug/RC_5.X.debug.o
_EUSART1_SetOverrunErrorHandler 2BC 0 CODE 0 text10 dist/default/debug/RC_5.X.debug.o
__end_of_main 124 0 CODE 0 maintext dist/default/debug/RC_5.X.debug.o
_OSCEN 891 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_T1CLK 211 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_T1CON 20E 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_TMR1H 20D 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_TMR1L 20C 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_TRISA 12 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_TRISB 13 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
_TRISC 14 0 ABS 0 - dist/default/debug/RC_5.X.debug.o
__Hram 0 0 ABS 0 ram -
__Lram 0 0 ABS 0 ram -
_TMR1_Initialize 1B0 0 CODE 0 text3 dist/default/debug/RC_5.X.debug.o
_count 70 0 COMMON 1 bssCOMMON dist/default/debug/RC_5.X.debug.o
_TMR1_WriteTimer 1EA 0 CODE 0 text17 dist/default/debug/RC_5.X.debug.o
__pintentry 8 0 CODE 0 intentry dist/default/debug/RC_5.X.debug.o
__end_of_EUSART1_Initialize 1B0 0 CODE 0 text9 dist/default/debug/RC_5.X.debug.o
__end_of_OSCILLATOR_Initialize 240 0 CODE 0 text8 dist/default/debug/RC_5.X.debug.o
__initialization 4E 0 CODE 0 cinit dist/default/debug/RC_5.X.debug.o
__pbssBANK0 20 0 BANK0 1 bssBANK0 dist/default/debug/RC_5.X.debug.o
_IOCCF3_InterruptHandler 47 0 BANK0 1 nvBANK0 dist/default/debug/RC_5.X.debug.o
_TMR1_SetInterruptHandler 2A4 0 CODE 0 text4 dist/default/debug/RC_5.X.debug.o
EUSART1_SetOverrunErrorHandler@interruptHandler 78 0 COMMON 1 cstackCOMMON dist/default/debug/RC_5.X.debug.o
_TMR1_InterruptHandler 49 0 BANK0 1 nvBANK0 dist/default/debug/RC_5.X.debug.o
_OSCILLATOR_Initialize 22C 0 CODE 0 text8 dist/default/debug/RC_5.X.debug.o
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
- 1 7E 2
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
intentry 0 4 8 16F 2
reset_vec 0 0 0 3 2
bssBANK0 1 20 20 2D 1
bssCOMMON 1 70 70 C 1
# %NOTES Section
# This section contains data of all the note-psects.  The beginning of the section
# is indicated by %NOTES. The first line indicates the name and decimal
# byte-length of the first note-psect, e.g.
#   $codecov_info_hdr 16
# Each line that follows contains the byte-data of the psect in hexadecimal as a
# space-separated list. These lines are limited to 16 bytes of data.
%NOTES
