{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701887021854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701887021854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 15:23:41 2023 " "Processing started: Wed Dec  6 15:23:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701887021854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701887021854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pilha -c Pilha --generate_symbol=\"C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pilha -c Pilha --generate_symbol=\"C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701887021855 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(38) " "Verilog HDL warning at Barramento.sv(38): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1701887022957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(43) " "Verilog HDL warning at Barramento.sv(43): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1701887022958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(48) " "Verilog HDL warning at Barramento.sv(48): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1701887022958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(53) " "Verilog HDL warning at Barramento.sv(53): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1701887022958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(58) " "Verilog HDL warning at Barramento.sv(58): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1701887022958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(63) " "Verilog HDL warning at Barramento.sv(63): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1701887022958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701887022983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 15:23:42 2023 " "Processing ended: Wed Dec  6 15:23:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701887022983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701887022983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701887022983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701887022983 ""}
