// Seed: 2654374230
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input wire id_2,
    input tri1 id_3,
    output wire id_4,
    input supply1 id_5
);
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wand id_5,
    input supply0 id_6,
    output supply1 id_7,
    output uwire id_8
);
  tri1 id_10;
  module_0(
      id_7, id_5, id_4, id_1, id_8, id_5
  );
  logic [7:0] id_11;
  assign id_10 = 1'b0 ? ~id_5 : (1);
  assign id_11[1'b0] = id_6;
endmodule
