{
  "module_name": "qmi_wlfw_v01.h",
  "hash_id": "755177eb6424e278a6adc414937f8ad54c5668ac05e42de36806a3fc83e02a43",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath10k/qmi_wlfw_v01.h",
  "human_readable_source": " \n \n\n#ifndef WCN3990_QMI_SVC_V01_H\n#define WCN3990_QMI_SVC_V01_H\n\n#define WLFW_SERVICE_ID_V01 0x45\n#define WLFW_SERVICE_VERS_V01 0x01\n\n#define QMI_WLFW_BDF_DOWNLOAD_REQ_V01 0x0025\n#define QMI_WLFW_MEM_READY_IND_V01 0x0037\n#define QMI_WLFW_DYNAMIC_FEATURE_MASK_RESP_V01 0x003B\n#define QMI_WLFW_INITIATE_CAL_UPDATE_IND_V01 0x002A\n#define QMI_WLFW_HOST_CAP_REQ_V01 0x0034\n#define QMI_WLFW_M3_INFO_REQ_V01 0x003C\n#define QMI_WLFW_CAP_REQ_V01 0x0024\n#define QMI_WLFW_FW_INIT_DONE_IND_V01 0x0038\n#define QMI_WLFW_CAL_REPORT_REQ_V01 0x0026\n#define QMI_WLFW_M3_INFO_RESP_V01 0x003C\n#define QMI_WLFW_CAL_UPDATE_RESP_V01 0x0029\n#define QMI_WLFW_CAL_DOWNLOAD_RESP_V01 0x0027\n#define QMI_WLFW_XO_CAL_IND_V01 0x003D\n#define QMI_WLFW_INI_RESP_V01 0x002F\n#define QMI_WLFW_CAL_REPORT_RESP_V01 0x0026\n#define QMI_WLFW_MAC_ADDR_RESP_V01 0x0033\n#define QMI_WLFW_INITIATE_CAL_DOWNLOAD_IND_V01 0x0028\n#define QMI_WLFW_HOST_CAP_RESP_V01 0x0034\n#define QMI_WLFW_MSA_READY_IND_V01 0x002B\n#define QMI_WLFW_ATHDIAG_WRITE_RESP_V01 0x0031\n#define QMI_WLFW_WLAN_MODE_REQ_V01 0x0022\n#define QMI_WLFW_IND_REGISTER_REQ_V01 0x0020\n#define QMI_WLFW_WLAN_CFG_RESP_V01 0x0023\n#define QMI_WLFW_REQUEST_MEM_IND_V01 0x0035\n#define QMI_WLFW_REJUVENATE_IND_V01 0x0039\n#define QMI_WLFW_DYNAMIC_FEATURE_MASK_REQ_V01 0x003B\n#define QMI_WLFW_ATHDIAG_WRITE_REQ_V01 0x0031\n#define QMI_WLFW_WLAN_MODE_RESP_V01 0x0022\n#define QMI_WLFW_RESPOND_MEM_REQ_V01 0x0036\n#define QMI_WLFW_PIN_CONNECT_RESULT_IND_V01 0x002C\n#define QMI_WLFW_FW_READY_IND_V01 0x0021\n#define QMI_WLFW_MSA_READY_RESP_V01 0x002E\n#define QMI_WLFW_CAL_UPDATE_REQ_V01 0x0029\n#define QMI_WLFW_INI_REQ_V01 0x002F\n#define QMI_WLFW_BDF_DOWNLOAD_RESP_V01 0x0025\n#define QMI_WLFW_REJUVENATE_ACK_RESP_V01 0x003A\n#define QMI_WLFW_MSA_INFO_RESP_V01 0x002D\n#define QMI_WLFW_MSA_READY_REQ_V01 0x002E\n#define QMI_WLFW_CAP_RESP_V01 0x0024\n#define QMI_WLFW_REJUVENATE_ACK_REQ_V01 0x003A\n#define QMI_WLFW_ATHDIAG_READ_RESP_V01 0x0030\n#define QMI_WLFW_VBATT_REQ_V01 0x0032\n#define QMI_WLFW_MAC_ADDR_REQ_V01 0x0033\n#define QMI_WLFW_RESPOND_MEM_RESP_V01 0x0036\n#define QMI_WLFW_VBATT_RESP_V01 0x0032\n#define QMI_WLFW_MSA_INFO_REQ_V01 0x002D\n#define QMI_WLFW_CAL_DOWNLOAD_REQ_V01 0x0027\n#define QMI_WLFW_ATHDIAG_READ_REQ_V01 0x0030\n#define QMI_WLFW_WLAN_CFG_REQ_V01 0x0023\n#define QMI_WLFW_IND_REGISTER_RESP_V01 0x0020\n\n#define QMI_WLFW_MAX_MEM_REG_V01 2\n#define QMI_WLFW_MAX_NUM_MEM_SEG_V01 16\n#define QMI_WLFW_MAX_NUM_CAL_V01 5\n#define QMI_WLFW_MAX_DATA_SIZE_V01 6144\n#define QMI_WLFW_FUNCTION_NAME_LEN_V01 128\n#define QMI_WLFW_MAX_NUM_CE_V01 12\n#define QMI_WLFW_MAX_TIMESTAMP_LEN_V01 32\n#define QMI_WLFW_MAX_ATHDIAG_DATA_SIZE_V01 6144\n#define QMI_WLFW_MAX_NUM_GPIO_V01 32\n#define QMI_WLFW_MAX_BUILD_ID_LEN_V01 128\n#define QMI_WLFW_MAX_NUM_MEM_CFG_V01 2\n#define QMI_WLFW_MAX_STR_LEN_V01 16\n#define QMI_WLFW_MAX_NUM_SHADOW_REG_V01 24\n#define QMI_WLFW_MAC_ADDR_SIZE_V01 6\n#define QMI_WLFW_MAX_SHADOW_REG_V2 36\n#define QMI_WLFW_MAX_NUM_SVC_V01 24\n\nenum wlfw_driver_mode_enum_v01 {\n\tQMI_WLFW_MISSION_V01 = 0,\n\tQMI_WLFW_FTM_V01 = 1,\n\tQMI_WLFW_EPPING_V01 = 2,\n\tQMI_WLFW_WALTEST_V01 = 3,\n\tQMI_WLFW_OFF_V01 = 4,\n\tQMI_WLFW_CCPM_V01 = 5,\n\tQMI_WLFW_QVIT_V01 = 6,\n\tQMI_WLFW_CALIBRATION_V01 = 7,\n};\n\nenum wlfw_cal_temp_id_enum_v01 {\n\tQMI_WLFW_CAL_TEMP_IDX_0_V01 = 0,\n\tQMI_WLFW_CAL_TEMP_IDX_1_V01 = 1,\n\tQMI_WLFW_CAL_TEMP_IDX_2_V01 = 2,\n\tQMI_WLFW_CAL_TEMP_IDX_3_V01 = 3,\n\tQMI_WLFW_CAL_TEMP_IDX_4_V01 = 4,\n};\n\nenum wlfw_pipedir_enum_v01 {\n\tQMI_WLFW_PIPEDIR_NONE_V01 = 0,\n\tQMI_WLFW_PIPEDIR_IN_V01 = 1,\n\tQMI_WLFW_PIPEDIR_OUT_V01 = 2,\n\tQMI_WLFW_PIPEDIR_INOUT_V01 = 3,\n};\n\nenum wlfw_mem_type_enum_v01 {\n\tQMI_WLFW_MEM_TYPE_MSA_V01 = 0,\n\tQMI_WLFW_MEM_TYPE_DDR_V01 = 1,\n};\n\n#define QMI_WLFW_CE_ATTR_FLAGS_V01 ((u32)0x00)\n#define QMI_WLFW_CE_ATTR_NO_SNOOP_V01 ((u32)0x01)\n#define QMI_WLFW_CE_ATTR_BYTE_SWAP_DATA_V01 ((u32)0x02)\n#define QMI_WLFW_CE_ATTR_SWIZZLE_DESCRIPTORS_V01 ((u32)0x04)\n#define QMI_WLFW_CE_ATTR_DISABLE_INTR_V01 ((u32)0x08)\n#define QMI_WLFW_CE_ATTR_ENABLE_POLL_V01 ((u32)0x10)\n\n#define QMI_WLFW_ALREADY_REGISTERED_V01 ((u64)0x01ULL)\n#define QMI_WLFW_FW_READY_V01 ((u64)0x02ULL)\n#define QMI_WLFW_MSA_READY_V01 ((u64)0x04ULL)\n#define QMI_WLFW_MEM_READY_V01 ((u64)0x08ULL)\n#define QMI_WLFW_FW_INIT_DONE_V01 ((u64)0x10ULL)\n\n#define QMI_WLFW_FW_REJUVENATE_V01 ((u64)0x01ULL)\n\nstruct wlfw_ce_tgt_pipe_cfg_s_v01 {\n\t__le32 pipe_num;\n\t__le32 pipe_dir;\n\t__le32 nentries;\n\t__le32 nbytes_max;\n\t__le32 flags;\n};\n\nstruct wlfw_ce_svc_pipe_cfg_s_v01 {\n\t__le32 service_id;\n\t__le32 pipe_dir;\n\t__le32 pipe_num;\n};\n\nstruct wlfw_shadow_reg_cfg_s_v01 {\n\tu16 id;\n\tu16 offset;\n};\n\nstruct wlfw_shadow_reg_v2_cfg_s_v01 {\n\tu32 addr;\n};\n\nstruct wlfw_memory_region_info_s_v01 {\n\tu64 region_addr;\n\tu32 size;\n\tu8 secure_flag;\n};\n\nstruct wlfw_mem_cfg_s_v01 {\n\tu64 offset;\n\tu32 size;\n\tu8 secure_flag;\n};\n\nstruct wlfw_mem_seg_s_v01 {\n\tu32 size;\n\tenum wlfw_mem_type_enum_v01 type;\n\tu32 mem_cfg_len;\n\tstruct wlfw_mem_cfg_s_v01 mem_cfg[QMI_WLFW_MAX_NUM_MEM_CFG_V01];\n};\n\nstruct wlfw_mem_seg_resp_s_v01 {\n\tu64 addr;\n\tu32 size;\n\tenum wlfw_mem_type_enum_v01 type;\n};\n\nstruct wlfw_rf_chip_info_s_v01 {\n\tu32 chip_id;\n\tu32 chip_family;\n};\n\nstruct wlfw_rf_board_info_s_v01 {\n\tu32 board_id;\n};\n\nstruct wlfw_soc_info_s_v01 {\n\tu32 soc_id;\n};\n\nstruct wlfw_fw_version_info_s_v01 {\n\tu32 fw_version;\n\tchar fw_build_timestamp[QMI_WLFW_MAX_TIMESTAMP_LEN_V01 + 1];\n};\n\nstruct wlfw_ind_register_req_msg_v01 {\n\tu8 fw_ready_enable_valid;\n\tu8 fw_ready_enable;\n\tu8 initiate_cal_download_enable_valid;\n\tu8 initiate_cal_download_enable;\n\tu8 initiate_cal_update_enable_valid;\n\tu8 initiate_cal_update_enable;\n\tu8 msa_ready_enable_valid;\n\tu8 msa_ready_enable;\n\tu8 pin_connect_result_enable_valid;\n\tu8 pin_connect_result_enable;\n\tu8 client_id_valid;\n\tu32 client_id;\n\tu8 request_mem_enable_valid;\n\tu8 request_mem_enable;\n\tu8 mem_ready_enable_valid;\n\tu8 mem_ready_enable;\n\tu8 fw_init_done_enable_valid;\n\tu8 fw_init_done_enable;\n\tu8 rejuvenate_enable_valid;\n\tu32 rejuvenate_enable;\n\tu8 xo_cal_enable_valid;\n\tu8 xo_cal_enable;\n};\n\n#define WLFW_IND_REGISTER_REQ_MSG_V01_MAX_MSG_LEN 50\nextern const struct qmi_elem_info wlfw_ind_register_req_msg_v01_ei[];\n\nstruct wlfw_ind_register_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n\tu8 fw_status_valid;\n\tu64 fw_status;\n};\n\n#define WLFW_IND_REGISTER_RESP_MSG_V01_MAX_MSG_LEN 18\nextern const struct qmi_elem_info wlfw_ind_register_resp_msg_v01_ei[];\n\nstruct wlfw_fw_ready_ind_msg_v01 {\n\tchar placeholder;\n};\n\n#define WLFW_FW_READY_IND_MSG_V01_MAX_MSG_LEN 0\nextern const struct qmi_elem_info wlfw_fw_ready_ind_msg_v01_ei[];\n\nstruct wlfw_msa_ready_ind_msg_v01 {\n\tchar placeholder;\n};\n\n#define WLFW_MSA_READY_IND_MSG_V01_MAX_MSG_LEN 0\nextern const struct qmi_elem_info wlfw_msa_ready_ind_msg_v01_ei[];\n\nstruct wlfw_pin_connect_result_ind_msg_v01 {\n\tu8 pwr_pin_result_valid;\n\tu32 pwr_pin_result;\n\tu8 phy_io_pin_result_valid;\n\tu32 phy_io_pin_result;\n\tu8 rf_pin_result_valid;\n\tu32 rf_pin_result;\n};\n\n#define WLFW_PIN_CONNECT_RESULT_IND_MSG_V01_MAX_MSG_LEN 21\nextern const struct qmi_elem_info wlfw_pin_connect_result_ind_msg_v01_ei[];\n\nstruct wlfw_wlan_mode_req_msg_v01 {\n\tenum wlfw_driver_mode_enum_v01 mode;\n\tu8 hw_debug_valid;\n\tu8 hw_debug;\n};\n\n#define WLFW_WLAN_MODE_REQ_MSG_V01_MAX_MSG_LEN 11\nextern const struct qmi_elem_info wlfw_wlan_mode_req_msg_v01_ei[];\n\nstruct wlfw_wlan_mode_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_WLAN_MODE_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_wlan_mode_resp_msg_v01_ei[];\n\nstruct wlfw_wlan_cfg_req_msg_v01 {\n\tu8 host_version_valid;\n\tchar host_version[QMI_WLFW_MAX_STR_LEN_V01 + 1];\n\tu8 tgt_cfg_valid;\n\tu32 tgt_cfg_len;\n\tstruct wlfw_ce_tgt_pipe_cfg_s_v01 tgt_cfg[QMI_WLFW_MAX_NUM_CE_V01];\n\tu8 svc_cfg_valid;\n\tu32 svc_cfg_len;\n\tstruct wlfw_ce_svc_pipe_cfg_s_v01 svc_cfg[QMI_WLFW_MAX_NUM_SVC_V01];\n\tu8 shadow_reg_valid;\n\tu32 shadow_reg_len;\n\tstruct wlfw_shadow_reg_cfg_s_v01 shadow_reg[QMI_WLFW_MAX_NUM_SHADOW_REG_V01];\n\tu8 shadow_reg_v2_valid;\n\tu32 shadow_reg_v2_len;\n\tstruct wlfw_shadow_reg_v2_cfg_s_v01 shadow_reg_v2[QMI_WLFW_MAX_SHADOW_REG_V2];\n};\n\n#define WLFW_WLAN_CFG_REQ_MSG_V01_MAX_MSG_LEN 803\nextern const struct qmi_elem_info wlfw_wlan_cfg_req_msg_v01_ei[];\n\nstruct wlfw_wlan_cfg_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_WLAN_CFG_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_wlan_cfg_resp_msg_v01_ei[];\n\nstruct wlfw_cap_req_msg_v01 {\n\tchar placeholder;\n};\n\n#define WLFW_CAP_REQ_MSG_V01_MAX_MSG_LEN 0\nextern const struct qmi_elem_info wlfw_cap_req_msg_v01_ei[];\n\nstruct wlfw_cap_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n\tu8 chip_info_valid;\n\tstruct wlfw_rf_chip_info_s_v01 chip_info;\n\tu8 board_info_valid;\n\tstruct wlfw_rf_board_info_s_v01 board_info;\n\tu8 soc_info_valid;\n\tstruct wlfw_soc_info_s_v01 soc_info;\n\tu8 fw_version_info_valid;\n\tstruct wlfw_fw_version_info_s_v01 fw_version_info;\n\tu8 fw_build_id_valid;\n\tchar fw_build_id[QMI_WLFW_MAX_BUILD_ID_LEN_V01 + 1];\n\tu8 num_macs_valid;\n\tu8 num_macs;\n};\n\n#define WLFW_CAP_RESP_MSG_V01_MAX_MSG_LEN 207\nextern const struct qmi_elem_info wlfw_cap_resp_msg_v01_ei[];\n\nstruct wlfw_bdf_download_req_msg_v01 {\n\tu8 valid;\n\tu8 file_id_valid;\n\tenum wlfw_cal_temp_id_enum_v01 file_id;\n\tu8 total_size_valid;\n\tu32 total_size;\n\tu8 seg_id_valid;\n\tu32 seg_id;\n\tu8 data_valid;\n\tu32 data_len;\n\tu8 data[QMI_WLFW_MAX_DATA_SIZE_V01];\n\tu8 end_valid;\n\tu8 end;\n\tu8 bdf_type_valid;\n\tu8 bdf_type;\n};\n\n#define WLFW_BDF_DOWNLOAD_REQ_MSG_V01_MAX_MSG_LEN 6182\nextern const struct qmi_elem_info wlfw_bdf_download_req_msg_v01_ei[];\n\nstruct wlfw_bdf_download_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_BDF_DOWNLOAD_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_bdf_download_resp_msg_v01_ei[];\n\nstruct wlfw_cal_report_req_msg_v01 {\n\tu32 meta_data_len;\n\tenum wlfw_cal_temp_id_enum_v01 meta_data[QMI_WLFW_MAX_NUM_CAL_V01];\n\tu8 xo_cal_data_valid;\n\tu8 xo_cal_data;\n};\n\n#define WLFW_CAL_REPORT_REQ_MSG_V01_MAX_MSG_LEN 28\nextern const struct qmi_elem_info wlfw_cal_report_req_msg_v01_ei[];\n\nstruct wlfw_cal_report_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_CAL_REPORT_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_cal_report_resp_msg_v01_ei[];\n\nstruct wlfw_initiate_cal_download_ind_msg_v01 {\n\tenum wlfw_cal_temp_id_enum_v01 cal_id;\n};\n\n#define WLFW_INITIATE_CAL_DOWNLOAD_IND_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_initiate_cal_download_ind_msg_v01_ei[];\n\nstruct wlfw_cal_download_req_msg_v01 {\n\tu8 valid;\n\tu8 file_id_valid;\n\tenum wlfw_cal_temp_id_enum_v01 file_id;\n\tu8 total_size_valid;\n\tu32 total_size;\n\tu8 seg_id_valid;\n\tu32 seg_id;\n\tu8 data_valid;\n\tu32 data_len;\n\tu8 data[QMI_WLFW_MAX_DATA_SIZE_V01];\n\tu8 end_valid;\n\tu8 end;\n};\n\n#define WLFW_CAL_DOWNLOAD_REQ_MSG_V01_MAX_MSG_LEN 6178\nextern const struct qmi_elem_info wlfw_cal_download_req_msg_v01_ei[];\n\nstruct wlfw_cal_download_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_CAL_DOWNLOAD_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_cal_download_resp_msg_v01_ei[];\n\nstruct wlfw_initiate_cal_update_ind_msg_v01 {\n\tenum wlfw_cal_temp_id_enum_v01 cal_id;\n\tu32 total_size;\n};\n\n#define WLFW_INITIATE_CAL_UPDATE_IND_MSG_V01_MAX_MSG_LEN 14\nextern const struct qmi_elem_info wlfw_initiate_cal_update_ind_msg_v01_ei[];\n\nstruct wlfw_cal_update_req_msg_v01 {\n\tenum wlfw_cal_temp_id_enum_v01 cal_id;\n\tu32 seg_id;\n};\n\n#define WLFW_CAL_UPDATE_REQ_MSG_V01_MAX_MSG_LEN 14\nextern const struct qmi_elem_info wlfw_cal_update_req_msg_v01_ei[];\n\nstruct wlfw_cal_update_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n\tu8 file_id_valid;\n\tenum wlfw_cal_temp_id_enum_v01 file_id;\n\tu8 total_size_valid;\n\tu32 total_size;\n\tu8 seg_id_valid;\n\tu32 seg_id;\n\tu8 data_valid;\n\tu32 data_len;\n\tu8 data[QMI_WLFW_MAX_DATA_SIZE_V01];\n\tu8 end_valid;\n\tu8 end;\n};\n\n#define WLFW_CAL_UPDATE_RESP_MSG_V01_MAX_MSG_LEN 6181\nextern const struct qmi_elem_info wlfw_cal_update_resp_msg_v01_ei[];\n\nstruct wlfw_msa_info_req_msg_v01 {\n\tu64 msa_addr;\n\tu32 size;\n};\n\n#define WLFW_MSA_INFO_REQ_MSG_V01_MAX_MSG_LEN 18\nextern const struct qmi_elem_info wlfw_msa_info_req_msg_v01_ei[];\n\nstruct wlfw_msa_info_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n\tu32 mem_region_info_len;\n\tstruct wlfw_memory_region_info_s_v01 mem_region_info[QMI_WLFW_MAX_MEM_REG_V01];\n};\n\n#define WLFW_MSA_INFO_RESP_MSG_V01_MAX_MSG_LEN 37\nextern const struct qmi_elem_info wlfw_msa_info_resp_msg_v01_ei[];\n\nstruct wlfw_msa_ready_req_msg_v01 {\n\tchar placeholder;\n};\n\n#define WLFW_MSA_READY_REQ_MSG_V01_MAX_MSG_LEN 0\nextern const struct qmi_elem_info wlfw_msa_ready_req_msg_v01_ei[];\n\nstruct wlfw_msa_ready_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_MSA_READY_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_msa_ready_resp_msg_v01_ei[];\n\nstruct wlfw_ini_req_msg_v01 {\n\tu8 enablefwlog_valid;\n\tu8 enablefwlog;\n};\n\n#define WLFW_INI_REQ_MSG_V01_MAX_MSG_LEN 4\nextern const struct qmi_elem_info wlfw_ini_req_msg_v01_ei[];\n\nstruct wlfw_ini_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_INI_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_ini_resp_msg_v01_ei[];\n\nstruct wlfw_athdiag_read_req_msg_v01 {\n\tu32 offset;\n\tu32 mem_type;\n\tu32 data_len;\n};\n\n#define WLFW_ATHDIAG_READ_REQ_MSG_V01_MAX_MSG_LEN 21\nextern const struct qmi_elem_info wlfw_athdiag_read_req_msg_v01_ei[];\n\nstruct wlfw_athdiag_read_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n\tu8 data_valid;\n\tu32 data_len;\n\tu8 data[QMI_WLFW_MAX_ATHDIAG_DATA_SIZE_V01];\n};\n\n#define WLFW_ATHDIAG_READ_RESP_MSG_V01_MAX_MSG_LEN 6156\nextern const struct qmi_elem_info wlfw_athdiag_read_resp_msg_v01_ei[];\n\nstruct wlfw_athdiag_write_req_msg_v01 {\n\tu32 offset;\n\tu32 mem_type;\n\tu32 data_len;\n\tu8 data[QMI_WLFW_MAX_ATHDIAG_DATA_SIZE_V01];\n};\n\n#define WLFW_ATHDIAG_WRITE_REQ_MSG_V01_MAX_MSG_LEN 6163\nextern const struct qmi_elem_info wlfw_athdiag_write_req_msg_v01_ei[];\n\nstruct wlfw_athdiag_write_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_ATHDIAG_WRITE_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_athdiag_write_resp_msg_v01_ei[];\n\nstruct wlfw_vbatt_req_msg_v01 {\n\tu64 voltage_uv;\n};\n\n#define WLFW_VBATT_REQ_MSG_V01_MAX_MSG_LEN 11\nextern const struct qmi_elem_info wlfw_vbatt_req_msg_v01_ei[];\n\nstruct wlfw_vbatt_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_VBATT_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_vbatt_resp_msg_v01_ei[];\n\nstruct wlfw_mac_addr_req_msg_v01 {\n\tu8 mac_addr_valid;\n\tu8 mac_addr[QMI_WLFW_MAC_ADDR_SIZE_V01];\n};\n\n#define WLFW_MAC_ADDR_REQ_MSG_V01_MAX_MSG_LEN 9\nextern const struct qmi_elem_info wlfw_mac_addr_req_msg_v01_ei[];\n\nstruct wlfw_mac_addr_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_MAC_ADDR_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_mac_addr_resp_msg_v01_ei[];\n\n#define QMI_WLFW_MAX_NUM_GPIO_V01 32\nstruct wlfw_host_cap_req_msg_v01 {\n\tu8 daemon_support_valid;\n\tu32 daemon_support;\n\tu8 wake_msi_valid;\n\tu32 wake_msi;\n\tu8 gpios_valid;\n\tu32 gpios_len;\n\tu32 gpios[QMI_WLFW_MAX_NUM_GPIO_V01];\n\tu8 nm_modem_valid;\n\tu8 nm_modem;\n\tu8 bdf_support_valid;\n\tu8 bdf_support;\n\tu8 bdf_cache_support_valid;\n\tu8 bdf_cache_support;\n\tu8 m3_support_valid;\n\tu8 m3_support;\n\tu8 m3_cache_support_valid;\n\tu8 m3_cache_support;\n\tu8 cal_filesys_support_valid;\n\tu8 cal_filesys_support;\n\tu8 cal_cache_support_valid;\n\tu8 cal_cache_support;\n\tu8 cal_done_valid;\n\tu8 cal_done;\n\tu8 mem_bucket_valid;\n\tu32 mem_bucket;\n\tu8 mem_cfg_mode_valid;\n\tu8 mem_cfg_mode;\n};\n\n#define WLFW_HOST_CAP_REQ_MSG_V01_MAX_MSG_LEN 189\nextern const struct qmi_elem_info wlfw_host_cap_req_msg_v01_ei[];\nextern const struct qmi_elem_info wlfw_host_cap_8bit_req_msg_v01_ei[];\n\nstruct wlfw_host_cap_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_HOST_CAP_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_host_cap_resp_msg_v01_ei[];\n\nstruct wlfw_request_mem_ind_msg_v01 {\n\tu32 mem_seg_len;\n\tstruct wlfw_mem_seg_s_v01 mem_seg[QMI_WLFW_MAX_NUM_MEM_SEG_V01];\n};\n\n#define WLFW_REQUEST_MEM_IND_MSG_V01_MAX_MSG_LEN 564\nextern const struct qmi_elem_info wlfw_request_mem_ind_msg_v01_ei[];\n\nstruct wlfw_respond_mem_req_msg_v01 {\n\tu32 mem_seg_len;\n\tstruct wlfw_mem_seg_resp_s_v01 mem_seg[QMI_WLFW_MAX_NUM_MEM_SEG_V01];\n};\n\n#define WLFW_RESPOND_MEM_REQ_MSG_V01_MAX_MSG_LEN 260\nextern const struct qmi_elem_info wlfw_respond_mem_req_msg_v01_ei[];\n\nstruct wlfw_respond_mem_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_RESPOND_MEM_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_respond_mem_resp_msg_v01_ei[];\n\nstruct wlfw_mem_ready_ind_msg_v01 {\n\tchar placeholder;\n};\n\n#define WLFW_MEM_READY_IND_MSG_V01_MAX_MSG_LEN 0\nextern const struct qmi_elem_info wlfw_mem_ready_ind_msg_v01_ei[];\n\nstruct wlfw_fw_init_done_ind_msg_v01 {\n\tchar placeholder;\n};\n\n#define WLFW_FW_INIT_DONE_IND_MSG_V01_MAX_MSG_LEN 0\nextern const struct qmi_elem_info wlfw_fw_init_done_ind_msg_v01_ei[];\n\nstruct wlfw_rejuvenate_ind_msg_v01 {\n\tu8 cause_for_rejuvenation_valid;\n\tu8 cause_for_rejuvenation;\n\tu8 requesting_sub_system_valid;\n\tu8 requesting_sub_system;\n\tu8 line_number_valid;\n\tu16 line_number;\n\tu8 function_name_valid;\n\tchar function_name[QMI_WLFW_FUNCTION_NAME_LEN_V01 + 1];\n};\n\n#define WLFW_REJUVENATE_IND_MSG_V01_MAX_MSG_LEN 144\nextern const struct qmi_elem_info wlfw_rejuvenate_ind_msg_v01_ei[];\n\nstruct wlfw_rejuvenate_ack_req_msg_v01 {\n\tchar placeholder;\n};\n\n#define WLFW_REJUVENATE_ACK_REQ_MSG_V01_MAX_MSG_LEN 0\nextern const struct qmi_elem_info wlfw_rejuvenate_ack_req_msg_v01_ei[];\n\nstruct wlfw_rejuvenate_ack_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_REJUVENATE_ACK_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_rejuvenate_ack_resp_msg_v01_ei[];\n\nstruct wlfw_dynamic_feature_mask_req_msg_v01 {\n\tu8 mask_valid;\n\tu64 mask;\n};\n\n#define WLFW_DYNAMIC_FEATURE_MASK_REQ_MSG_V01_MAX_MSG_LEN 11\nextern const struct qmi_elem_info wlfw_dynamic_feature_mask_req_msg_v01_ei[];\n\nstruct wlfw_dynamic_feature_mask_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n\tu8 prev_mask_valid;\n\tu64 prev_mask;\n\tu8 curr_mask_valid;\n\tu64 curr_mask;\n};\n\n#define WLFW_DYNAMIC_FEATURE_MASK_RESP_MSG_V01_MAX_MSG_LEN 29\nextern const struct qmi_elem_info wlfw_dynamic_feature_mask_resp_msg_v01_ei[];\n\nstruct wlfw_m3_info_req_msg_v01 {\n\tu64 addr;\n\tu32 size;\n};\n\n#define WLFW_M3_INFO_REQ_MSG_V01_MAX_MSG_LEN 18\nextern const struct qmi_elem_info wlfw_m3_info_req_msg_v01_ei[];\n\nstruct wlfw_m3_info_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define WLFW_M3_INFO_RESP_MSG_V01_MAX_MSG_LEN 7\nextern const struct qmi_elem_info wlfw_m3_info_resp_msg_v01_ei[];\n\nstruct wlfw_xo_cal_ind_msg_v01 {\n\tu8 xo_cal_data;\n};\n\n#define WLFW_XO_CAL_IND_MSG_V01_MAX_MSG_LEN 4\nextern const struct qmi_elem_info wlfw_xo_cal_ind_msg_v01_ei[];\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}