/******************************************************************************
 *                                                                            *
 * Copyright 2018 Jan Henrik Weinstock                                        *
 *                                                                            *
 * Licensed under the Apache License, Version 2.0 (the "License");            *
 * you may not use this file except in compliance with the License.           *
 * You may obtain a copy of the License at                                    *
 *                                                                            *
 *     http://www.apache.org/licenses/LICENSE-2.0                             *
 *                                                                            *
 * Unless required by applicable law or agreed to in writing, software        *
 * distributed under the License is distributed on an "AS IS" BASIS,          *
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.   *
 * See the License for the specific language governing permissions and        *
 * limitations under the License.                                             *
 *                                                                            *
 ******************************************************************************/

#ifndef VCML_COMPONENT_H
#define VCML_COMPONENT_H

#include "vcml/common/types.h"
#include "vcml/common/report.h"
#include "vcml/common/systemc.h"
#include "vcml/common/range.h"

#include "vcml/logging/logger.h"
#include "vcml/properties/property.h"

#include "vcml/ports.h"
#include "vcml/sbi.h"
#include "vcml/exmon.h"
#include "vcml/dmi_cache.h"
#include "vcml/module.h"

namespace vcml {

    class master_socket;
    class slave_socket;

    class component: public module
    {
        friend class master_socket;
        friend class slave_socket;
    private:
        clock_t m_curclk;
        std::unordered_map<sc_process_b*, sc_time> m_offsets;

        vector<master_socket*> m_master_sockets;
        vector<slave_socket*> m_slave_sockets;

        void register_socket(master_socket* socket);
        void register_socket(slave_socket* socket);

        void unregister_socket(master_socket* socket);
        void unregister_socket(slave_socket* socket);

        bool cmd_reset(const vector<string>& args, ostream& os);

        void do_reset();

        void clock_handler();
        void reset_handler();

    public:
        property<bool> allow_dmi;

        in_port<clock_t> CLOCK;
        in_port<bool>    RESET;

        component() = delete;
        component(const component&) = delete;
        component(const sc_module_name& nm, bool allow_dmi = true);
        virtual ~component();
        VCML_KIND(component);

        virtual void reset();

        virtual void wait_clock_reset();
        virtual void wait_clock_cycle();
        virtual void wait_clock_cycles(u64 num);

        sc_time clock_cycle() const;
        sc_time clock_cycles(u64 num) const;

        double clock_hz() const;

        sc_time& local_time(sc_process_b* proc = nullptr);
        sc_time  local_time_stamp(sc_process_b* proc = nullptr);

        bool needs_sync(sc_process_b* proc = nullptr);
        void sync(sc_process_b* proc = nullptr);

        const vector<master_socket*>& get_master_sockets() const;
        const vector<slave_socket*>& get_slave_sockets() const;

        master_socket* get_master_socket(const string& name) const;
        slave_socket* get_slave_socket(const string& name) const;

        void map_dmi(const tlm_dmi& dmi);
        void map_dmi(unsigned char* ptr, u64 start, u64 end, vcml_access a,
                     const sc_time& read_latency = SC_ZERO_TIME,
                     const sc_time& write_latency = SC_ZERO_TIME);
        void unmap_dmi(const tlm_dmi& dmi);
        void unmap_dmi(u64 start, u64 end);
        void remap_dmi(const sc_time& rdlat, const sc_time& wrlat);

        virtual void b_transport(slave_socket* origin, tlm_generic_payload& tx,
                                 sc_time& dt);
        virtual unsigned int transport_dbg(slave_socket* origin,
                                           tlm_generic_payload& tx);
        virtual bool get_direct_mem_ptr(slave_socket* origin,
                                        const tlm_generic_payload& tx,
                                        tlm_dmi& dmi);
        virtual void invalidate_direct_mem_ptr(master_socket* origin,
                                               u64 start, u64 end);

        virtual unsigned int transport(tlm_generic_payload& tx,
                                       const sideband& info);
        virtual void invalidate_dmi(u64 start, u64 end);

        virtual void update_local_time(sc_time& local_time);
        virtual void handle_clock_update(clock_t oldclk, clock_t newclk);
    };

    inline sc_time component::clock_cycles(u64 num) const {
        return clock_cycle() * num;
    }

    inline double component::clock_hz() const {
        const sc_time c = clock_cycle();
        return c == SC_ZERO_TIME ? 0.0 : sc_time(1.0, SC_SEC) / c;
    }

    inline const vector<master_socket*>& component::get_master_sockets() const {
        return m_master_sockets;
    }

    inline const vector<slave_socket*>& component::get_slave_sockets() const {
        return m_slave_sockets;
    }

    inline void component::unmap_dmi(const tlm_dmi& dmi) {
        unmap_dmi(dmi.get_start_address(), dmi.get_end_address());
    }

}

#endif
