<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][11]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][10]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][9]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][8]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][7]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][6]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][5]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][4]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][3]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][2]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][1]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[2][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][11]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][10]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][9]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][8]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][7]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][6]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][5]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][4]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][3]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][2]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][1]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[1][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][11]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][10]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][9]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][8]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][7]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][6]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][5]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][4]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][3]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][2]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][1]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[0][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][11]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][10]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][9]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][8]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][7]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][6]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][5]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][4]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][3]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][2]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][1]"/>
        <net name="u_SerialDataRoutDemux/dmx_wav[3][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="internal_SROUT_dout[15]"/>
        <net name="internal_SROUT_dout[14]"/>
        <net name="internal_SROUT_dout[13]"/>
        <net name="internal_SROUT_dout[12]"/>
        <net name="internal_SROUT_dout[11]"/>
        <net name="internal_SROUT_dout[10]"/>
        <net name="internal_SROUT_dout[9]"/>
        <net name="internal_SROUT_dout[8]"/>
        <net name="internal_SROUT_dout[7]"/>
        <net name="internal_SROUT_dout[6]"/>
        <net name="internal_SROUT_dout[5]"/>
        <net name="internal_SROUT_dout[4]"/>
        <net name="internal_SROUT_dout[3]"/>
        <net name="internal_SROUT_dout[2]"/>
        <net name="internal_SROUT_dout[1]"/>
        <net name="internal_SROUT_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="internal_TXDCTRIG[1][5]"/>
        <net name="internal_TXDCTRIG[1][4]"/>
        <net name="internal_TXDCTRIG[1][3]"/>
        <net name="internal_TXDCTRIG[1][2]"/>
        <net name="internal_TXDCTRIG[1][1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="internal_READCTRL_DIG_RD_ROWSEL[2]"/>
        <net name="internal_READCTRL_DIG_RD_ROWSEL[1]"/>
        <net name="internal_READCTRL_DIG_RD_ROWSEL[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="internal_SROUT_ASIC_CONTROL_WORD[9]"/>
        <net name="internal_SROUT_ASIC_CONTROL_WORD[8]"/>
        <net name="internal_SROUT_ASIC_CONTROL_WORD[7]"/>
        <net name="internal_SROUT_ASIC_CONTROL_WORD[6]"/>
        <net name="internal_SROUT_ASIC_CONTROL_WORD[5]"/>
        <net name="internal_SROUT_ASIC_CONTROL_WORD[4]"/>
        <net name="internal_SROUT_ASIC_CONTROL_WORD[3]"/>
        <net name="internal_SROUT_ASIC_CONTROL_WORD[2]"/>
        <net name="internal_SROUT_ASIC_CONTROL_WORD[1]"/>
        <net name="internal_SROUT_ASIC_CONTROL_WORD[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="internal_READCTRL_DIG_RD_COLSEL[5]"/>
        <net name="internal_READCTRL_DIG_RD_COLSEL[4]"/>
        <net name="internal_READCTRL_DIG_RD_COLSEL[3]"/>
        <net name="internal_READCTRL_DIG_RD_COLSEL[2]"/>
        <net name="internal_READCTRL_DIG_RD_COLSEL[1]"/>
        <net name="internal_READCTRL_DIG_RD_COLSEL[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="internal_SROUT_SAMPLESEL[4]"/>
        <net name="internal_SROUT_SAMPLESEL[3]"/>
        <net name="internal_SROUT_SAMPLESEL[2]"/>
        <net name="internal_SROUT_SAMPLESEL[1]"/>
        <net name="internal_SROUT_SAMPLESEL[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="internal_CMDREG_SROUT_TPG"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="internal_DIG_CLR"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="internal_DIG_RAMP"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="internal_DIG_RD_ENA"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="internal_SROUT_SAMPLESEL_ANY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="internal_SROUT_SR_CLK"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="internal_SROUT_SR_CLR"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="internal_SROUT_SR_SEL"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="internal_SSTIN"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="internal_WR_ADDRCLR"/>
      </nets>
    </probe>
  </probeset>
</probeData>
