# Single-Cycle RISC-V CPU
Group final project of Computer Architecture class in Spring 2020.
A single-cycle RISC-V CPU written in Verilog that supports multi-cycle multiplication/division operations.
Project details are listed in [Final_Project.pdf](Final_Project.pdf)

# Full List of Supported Instructions
Our architecture supports:
    add, sub, and, or, mul,
    addi, slti, lw, sw,
    beq, bge, jal, jalr, 
    auipc, slli, srli, srai
