<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta http-equiv="Content-Style-Type" content="text/css" />
		<meta name="generator" content="MediaWiki 1.15alpha" />
		<meta name="keywords" content="List of Intel Core 2 microprocessors,Intel processors,2006,2007,2008,2009,April 20,April 22,April 9,August 10,August 22" />
		<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit" />
		<link rel="edit" title="Edit this page" href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit" />
		<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
		<link rel="copyright" href="http://www.gnu.org/copyleft/fdl.html" />
		<link rel="alternate" type="application/rss+xml" title="Wikipedia RSS Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=rss" />
		<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
		<title>List of Intel Core 2 microprocessors - Wikipedia, the free encyclopedia</title>
		<link rel="stylesheet" href="/skins-1.5/common/shared.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/common/commonPrint.css?207xx" type="text/css" media="print" />
		<link rel="stylesheet" href="/skins-1.5/monobook/main.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/chick/main.css?207xx" type="text/css" media="handheld" />
		<!--[if lt IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE50Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE55Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 6]><link rel="stylesheet" href="/skins-1.5/monobook/IE60Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 7]><link rel="stylesheet" href="/skins-1.5/monobook/IE70Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="print" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Handheld.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="handheld" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=-&amp;action=raw&amp;maxage=2678400&amp;gen=css" type="text/css" />
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js?207xx"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->

		<script type= "text/javascript">/*<![CDATA[*/
		var skin = "monobook";
		var stylepath = "/skins-1.5";
		var wgArticlePath = "/wiki/$1";
		var wgScriptPath = "/w";
		var wgScript = "/w/index.php";
		var wgVariantArticlePath = false;
		var wgActionPaths = {};
		var wgServer = "http://en.wikipedia.org";
		var wgCanonicalNamespace = "";
		var wgCanonicalSpecialPageName = false;
		var wgNamespaceNumber = 0;
		var wgPageName = "List_of_Intel_Core_2_microprocessors";
		var wgTitle = "List of Intel Core 2 microprocessors";
		var wgAction = "view";
		var wgArticleId = "5051859";
		var wgIsArticle = true;
		var wgUserName = null;
		var wgUserGroups = null;
		var wgUserLanguage = "en";
		var wgContentLanguage = "en";
		var wgBreakFrames = false;
		var wgCurRevisionId = 289226282;
		var wgVersion = "1.15alpha";
		var wgEnableAPI = true;
		var wgEnableWriteAPI = true;
		var wgSeparatorTransformTable = ["", ""];
		var wgDigitTransformTable = ["", ""];
		var wgMWSuggestTemplate = "http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest";
		var wgDBname = "enwiki";
		var wgSearchNamespaces = [0];
		var wgMWSuggestMessages = ["with suggestions", "no suggestions"];
		var wgRestrictionEdit = [];
		var wgRestrictionMove = [];
		/*]]>*/</script>

		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?207xx"><!-- wikibits js --></script>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js?207xx"></script>
		<script type="text/javascript" src="/skins-1.5/common/mwsuggest.js?207xx"></script>
<script type="text/javascript">/*<![CDATA[*/
var wgNotice='';var wgNoticeLocal='';
/*]]>*/</script>		<script type="text/javascript" src="http://upload.wikimedia.org/centralnotice/wikipedia/en/centralnotice.js?207xx"></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook"><!-- site js --></script>
	</head>
<body class="mediawiki ltr ns-0 ns-subject page-List_of_Intel_Core_2_microprocessors skin-monobook">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><script type='text/javascript'>if (wgNotice != '') document.writeln(wgNotice);</script></div>		<h1 id="firstHeading" class="firstHeading">List of Intel Core 2 microprocessors</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>			<!-- start content -->
			<p>The <b><a href="/wiki/Core_2" title="Core 2" class="mw-redirect">Core 2</a></b> brand refers to <a href="/wiki/Intel" title="Intel" class="mw-redirect">Intel</a>'s <a href="/wiki/X86" title="X86">x86</a>/<a href="/wiki/X86-64" title="X86-64">x86-64</a> <a href="/wiki/Microprocessor" title="Microprocessor">microprocessors</a> (with the eighth-generation <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a>, named <a href="/wiki/Core_architecture" title="Core architecture" class="mw-redirect">Core architecture</a>) targeted at the consumer and business markets (except the servers) above <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a>. The <a href="/wiki/Core_2" title="Core 2" class="mw-redirect">Core 2</a> <b>Duo</b> branch covered <a href="/wiki/Dual-core" title="Dual-core" class="mw-redirect">dual-core</a> <a href="/wiki/CPU" title="CPU" class="mw-redirect">CPUs</a> for both desktop and notebook computers, <b>Core 2 Quad</b> - <a href="/wiki/Quad-core" title="Quad-core" class="mw-redirect">quad-core</a> CPUs for both desktop and notebook computers, and <b>Core 2 Extreme</b> - dual-core and quad-core CPUs for both desktop and notebook computers.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#Desktop_processors"><span class="tocnumber">1</span> <span class="toctext">Desktop processors</span></a>
<ul>
<li class="toclevel-2"><a href="#Dual-Core_Desktop_processors"><span class="tocnumber">1.1</span> <span class="toctext">Dual-Core Desktop processors</span></a>
<ul>
<li class="toclevel-3"><a href="#Core_2_Duo"><span class="tocnumber">1.1.1</span> <span class="toctext">Core 2 Duo</span></a>
<ul>
<li class="toclevel-4"><a href="#.22Allendale.22_.2865_nm.29"><span class="tocnumber">1.1.1.1</span> <span class="toctext">"Allendale" (65 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Conroe.22_.2865_nm.29"><span class="tocnumber">1.1.1.2</span> <span class="toctext">"Conroe" (65 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Wolfdale-3M.22_.2845_nm.29"><span class="tocnumber">1.1.1.3</span> <span class="toctext">"Wolfdale-3M" (45 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Wolfdale.22_.2845_nm.29"><span class="tocnumber">1.1.1.4</span> <span class="toctext">"Wolfdale" (45 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-3"><a href="#Core_2_Extreme"><span class="tocnumber">1.1.2</span> <span class="toctext">Core 2 Extreme</span></a>
<ul>
<li class="toclevel-4"><a href="#.22Conroe_XE.22_.2865_nm.29"><span class="tocnumber">1.1.2.1</span> <span class="toctext">"Conroe XE" (65 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-2"><a href="#Quad-Core_Desktop_processors"><span class="tocnumber">1.2</span> <span class="toctext">Quad-Core Desktop processors</span></a>
<ul>
<li class="toclevel-3"><a href="#Core_2_Quad"><span class="tocnumber">1.2.1</span> <span class="toctext">Core 2 Quad</span></a>
<ul>
<li class="toclevel-4"><a href="#.22Kentsfield.22_.2865_nm.29"><span class="tocnumber">1.2.1.1</span> <span class="toctext">"Kentsfield" (65 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Yorkfield-4M.22_.2845_nm.29"><span class="tocnumber">1.2.1.2</span> <span class="toctext">"Yorkfield-4M" (45 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Yorkfield-6M.22_.2845_nm.29"><span class="tocnumber">1.2.1.3</span> <span class="toctext">"Yorkfield-6M" (45 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Yorkfield.22_.2845_nm.29"><span class="tocnumber">1.2.1.4</span> <span class="toctext">"Yorkfield" (45 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-3"><a href="#Core_2_Extreme_2"><span class="tocnumber">1.2.2</span> <span class="toctext">Core 2 Extreme</span></a>
<ul>
<li class="toclevel-4"><a href="#.22Kentsfield_XE.22_.2865_nm.29"><span class="tocnumber">1.2.2.1</span> <span class="toctext">"Kentsfield XE" (65 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Yorkfield_XE.22_.2845_nm.29"><span class="tocnumber">1.2.2.2</span> <span class="toctext">"Yorkfield XE" (45 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#Notebook_.28mobile.29_processors"><span class="tocnumber">2</span> <span class="toctext">Notebook (mobile) processors</span></a>
<ul>
<li class="toclevel-2"><a href="#Single-Core_Notebook_processors"><span class="tocnumber">2.1</span> <span class="toctext">Single-Core Notebook processors</span></a>
<ul>
<li class="toclevel-3"><a href="#Core_2_Solo"><span class="tocnumber">2.1.1</span> <span class="toctext">Core 2 Solo</span></a>
<ul>
<li class="toclevel-4"><a href="#.22Merom-L.22_.28ultra-low-voltage.2C_65_nm.29"><span class="tocnumber">2.1.1.1</span> <span class="toctext">"Merom-L" (ultra-low-voltage, 65 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn-3M.22_.28ultra-low-voltage.2C_45_nm.2C_Small_Form_Factor.29"><span class="tocnumber">2.1.1.2</span> <span class="toctext">"Penryn-3M" (ultra-low-voltage, 45 nm, Small Form Factor)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-2"><a href="#Dual-Core_Notebook_processors"><span class="tocnumber">2.2</span> <span class="toctext">Dual-Core Notebook processors</span></a>
<ul>
<li class="toclevel-3"><a href="#Core_2_Duo_2"><span class="tocnumber">2.2.1</span> <span class="toctext">Core 2 Duo</span></a>
<ul>
<li class="toclevel-4"><a href="#.22Merom.22_.28standard-voltage.2C_65_nm.29"><span class="tocnumber">2.2.1.1</span> <span class="toctext">"Merom" (standard-voltage, 65 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Merom.22_.28low-voltage.2C_65_nm.29"><span class="tocnumber">2.2.1.2</span> <span class="toctext">"Merom" (low-voltage, 65 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Merom-2M.22_.28standard-voltage.2C_65_nm.29"><span class="tocnumber">2.2.1.3</span> <span class="toctext">"Merom-2M" (standard-voltage, 65 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Merom-2M.22_.28ultra-low-voltage.2C_65_nm.29"><span class="tocnumber">2.2.1.4</span> <span class="toctext">"Merom-2M" (ultra-low-voltage, 65 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn.22_.28Apple_iMac_specific.2C_45_nm.29"><span class="tocnumber">2.2.1.5</span> <span class="toctext">"Penryn" (Apple iMac specific, 45 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">2.2.1.6</span> <span class="toctext">"Penryn" (standard-voltage, 45 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn.22_.28medium-voltage.2C_45_nm.29"><span class="tocnumber">2.2.1.7</span> <span class="toctext">"Penryn" (medium-voltage, 45 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn-2M.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">2.2.1.8</span> <span class="toctext">"Penryn-2M" (standard-voltage, 45 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn-3M.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">2.2.1.9</span> <span class="toctext">"Penryn-3M" (standard-voltage, 45 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn-3M.22_.28medium-voltage.2C_45_nm.29"><span class="tocnumber">2.2.1.10</span> <span class="toctext">"Penryn-3M" (medium-voltage, 45 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn.22_.28medium-voltage.2C_45_nm.2C_Small_Form_Factor.29"><span class="tocnumber">2.2.1.11</span> <span class="toctext">"Penryn" (medium-voltage, 45 nm, Small Form Factor)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn.22_.28low-voltage.2C_45_nm.2C_Small_Form_Factor.29"><span class="tocnumber">2.2.1.12</span> <span class="toctext">"Penryn" (low-voltage, 45 nm, Small Form Factor)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn-3M.22_.28ultra-low-voltage.2C_45_nm.2C_Small_Form_Factor.29_2"><span class="tocnumber">2.2.1.13</span> <span class="toctext">"Penryn-3M" (ultra-low-voltage, 45 nm, Small Form Factor)</span></a></li>
</ul>
</li>
<li class="toclevel-3"><a href="#Core_2_Extreme_3"><span class="tocnumber">2.2.2</span> <span class="toctext">Core 2 Extreme</span></a>
<ul>
<li class="toclevel-4"><a href="#.22Merom_XE.22_.28standard-voltage.2C_65_nm.29"><span class="tocnumber">2.2.2.1</span> <span class="toctext">"Merom XE" (standard-voltage, 65 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn_XE.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">2.2.2.2</span> <span class="toctext">"Penryn XE" (standard-voltage, 45 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-2"><a href="#Quad-Core_Notebook_processors"><span class="tocnumber">2.3</span> <span class="toctext">Quad-Core Notebook processors</span></a>
<ul>
<li class="toclevel-3"><a href="#Core_2_Quad_2"><span class="tocnumber">2.3.1</span> <span class="toctext">Core 2 Quad</span></a>
<ul>
<li class="toclevel-4"><a href="#.22Penryn_QC.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">2.3.1.1</span> <span class="toctext">"Penryn QC" (standard-voltage, 45 nm)</span></a></li>
<li class="toclevel-4"><a href="#.22Penryn_QC-6M.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">2.3.1.2</span> <span class="toctext">"Penryn QC-6M" (standard-voltage, 45 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-3"><a href="#Core_2_Extreme_4"><span class="tocnumber">2.3.2</span> <span class="toctext">Core 2 Extreme</span></a>
<ul>
<li class="toclevel-4"><a href="#.22Penryn_QC_XE.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">2.3.2.1</span> <span class="toctext">"Penryn QC XE" (standard-voltage, 45 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#See_also"><span class="tocnumber">3</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">4</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">5</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script>
<p><a name="Desktop_processors" id="Desktop_processors"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=1" title="Edit section: Desktop processors">edit</a>]</span> <span class="mw-headline">Desktop processors</span></h2>
<p><a name="Dual-Core_Desktop_processors" id="Dual-Core_Desktop_processors"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=2" title="Edit section: Dual-Core Desktop processors">edit</a>]</span> <span class="mw-headline">Dual-Core Desktop processors</span></h3>
<p><a name="Core_2_Duo" id="Core_2_Duo"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=3" title="Edit section: Core 2 Duo">edit</a>]</span> <span class="mw-headline">Core 2 Duo</span></h4>
<p><a name=".22Allendale.22_.2865_nm.29" id=".22Allendale.22_.2865_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=4" title="Edit section: &quot;Allendale&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Core_2#Allendale" title="Core 2" class="mw-redirect">"Allendale"</a> (65 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 111&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">L2</a><span class="reference"><sup id="ref_MoreAgressiveHaltStatea"><a href="#endnote_MoreAgressiveHaltStatea" title="">[3]</a></sup></span>, <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">M0</a><span class="reference"><sup id="ref_MoreAgressiveHaltStateb"><a href="#endnote_MoreAgressiveHaltStateb" title="">[4]</a></sup></span>, <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">G0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Core 2 Duo E4300</td>
<td>SL9TB (L2)</td>
<td rowspan="2">1800 MHz</td>
<td rowspan="2">2 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td rowspan="2">800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">9x</td>
<td>1.225 - 1.325 V</td>
<td rowspan="2">65 W</td>
<td rowspan="2"><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td><span class="mw-formatted-date" title="2007-01-21"><span class="mw-formatted-date" title="01-21"><a href="/wiki/January_21" title="January 21">January 21</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td rowspan="2">HH80557PG0332M</td>
<td>$163</td>
</tr>
<tr>
<td>SLA99 (M0)</td>
<td>0.850 - 1.5 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo E4400</td>
<td>SLA3F (L2)</td>
<td rowspan="2">2000 MHz</td>
<td rowspan="2">2 MB</td>
<td rowspan="2">800 MT/s</td>
<td rowspan="2">10x</td>
<td>1.162 - 1.312 V</td>
<td rowspan="2">65 W</td>
<td rowspan="2">LGA775</td>
<td><span class="mw-formatted-date" title="2007-04-22"><span class="mw-formatted-date" title="04-22"><a href="/wiki/April_22" title="April 22">April 22</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td rowspan="2">HH80557PG0412M</td>
<td>$133</td>
</tr>
<tr>
<td>SLA98 (M0)</td>
<td>0.962 - 1.325 V</td>
<td><span class="mw-formatted-date" title="2007-07-22"><span class="mw-formatted-date" title="07-22"><a href="/wiki/July_22" title="July 22">July 22</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>$113</td>
</tr>
<tr>
<td>Core 2 Duo E4500</td>
<td>SLA95 (M0)</td>
<td>2200 MHz</td>
<td>2 MB</td>
<td>800 MT/s</td>
<td>11x</td>
<td>0.962 - 1.325 V</td>
<td>65 W</td>
<td>LGA775</td>
<td>July 22, 2007</td>
<td>HH80557PG0492M</td>
<td>$133</td>
</tr>
<tr>
<td>Core 2 Duo E4600</td>
<td>SLA94 (M0)</td>
<td>2400 MHz</td>
<td>2 MB</td>
<td>800 MT/s</td>
<td>12x</td>
<td>1.162 - 1.312 V</td>
<td>65 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2007-10-21"><span class="mw-formatted-date" title="10-21"><a href="/wiki/October_21" title="October 21">October 21</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>HH80557PG0562M</td>
<td>$133</td>
</tr>
<tr>
<td>Core 2 Duo E4700</td>
<td>SLALT (G0)</td>
<td>2600 MHz</td>
<td>2 MB</td>
<td>800 MT/s</td>
<td>13x</td>
<td>1.162 - 1.312 V</td>
<td>65 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2008-03-02"><span class="mw-formatted-date" title="03-02"><a href="/wiki/March_2" title="March 2">March 2</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>HH80557PG0642M</td>
<td>$133</td>
</tr>
</table>
<p><cite id="endnote_MoreAgressiveHaltStatea"><a href="#ref_MoreAgressiveHaltStatea" title=""><b><sup>a</sup></b></a></cite>&#160; Note: The <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">L2 Stepping</a> as well as the models with sSpec SL9ZL, SL9ZF, SLA4U, SLA4T have better optimizations to lower the idle power consumption from 22W to 12W.<sup id="cite_ref-moreagressivehaltstate_0-0" class="reference"><a href="#cite_note-moreagressivehaltstate-0" title=""><span>[</span>1<span>]</span></a></sup></p>
<p><cite id="endnote_MoreAgressiveHaltStateb"><a href="#ref_MoreAgressiveHaltStateb" title=""><b><sup>b</sup></b></a></cite>&#160; Note: The <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">M0 and G0 Steppings</a> have better optimizations to lower idle power consumption from 12W to 8W.</p>
<p>See also: Versions of the same Allendale core with half the L2 cache disabled are available under the <a href="/wiki/List_of_Intel_Pentium_Dual-Core_microprocessors#.22Allendale.22_.2865_nm.29" title="List of Intel Pentium Dual-Core microprocessors">Pentium Dual-Core</a> brand.</p>
<p><a name=".22Conroe.22_.2865_nm.29" id=".22Conroe.22_.2865_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=5" title="Edit section: &quot;Conroe&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Core_2#Conroe" title="Core 2" class="mw-redirect">"Conroe"</a> (65 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i> <span class="reference"><sup id="ref_NoTXTa"><a href="#endnote_NoTXTa" title="">[a]</a></sup></span></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 143&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>:<a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B2, G0</a><span class="reference"><sup id="ref_MoreAgressiveHaltStateb"><a href="#endnote_MoreAgressiveHaltStateb" title="">[4]</a></sup></span></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo E6300</td>
<td>SL9SA (B2)</td>
<td>1866 MHz</td>
<td>2 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>7x</td>
<td>0.85 - 1.3525 V</td>
<td>65 W</td>
<td><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td><span class="mw-formatted-date" title="2006-07-27"><span class="mw-formatted-date" title="07-27"><a href="/wiki/July_27" title="July 27">July 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80557PH0362M</td>
<td>$183</td>
</tr>
<tr>
<td>Core 2 Duo E6320</td>
<td>SLA4U (B2)</td>
<td>1866 MHz</td>
<td>4 MB</td>
<td>1066 MT/s</td>
<td>7x</td>
<td>0.85 - 1.325 V</td>
<td>65 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2007-04-22"><span class="mw-formatted-date" title="04-22"><a href="/wiki/April_22" title="April 22">April 22</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>HH80557PH0364M</td>
<td>$163</td>
</tr>
<tr>
<td>Core 2 Duo E6400</td>
<td>SL9S9 (B2)</td>
<td>2133 MHz</td>
<td>2 MB</td>
<td>1066 MT/s</td>
<td>8x</td>
<td>0.85 - 1.3525 V</td>
<td>65 W</td>
<td>LGA775</td>
<td>July 27, 2006</td>
<td>HH80557PH0462M</td>
<td>$224</td>
</tr>
<tr>
<td>Core 2 Duo E6300</td>
<td>SL9TA (L2)</td>
<td>1866 MHz</td>
<td>2 MB</td>
<td>1066 MT/s</td>
<td>7x</td>
<td>1.225 - 1.325 V</td>
<td>65 W</td>
<td>LGA775</td>
<td>January 2007</td>
<td>HH80557PH0362M</td>
<td>$183</td>
</tr>
<tr>
<td>Core 2 Duo E6400</td>
<td>SL9T9 (L2)</td>
<td>2133 MHz</td>
<td>2 MB</td>
<td>1066 MT/s</td>
<td>8x</td>
<td>1.225 - 1.325 V</td>
<td>65 W</td>
<td>LGA775</td>
<td>January 2007</td>
<td>HH80557PH0462M</td>
<td>$224</td>
</tr>
<tr>
<td>Core 2 Duo E6420</td>
<td>SLA4T (B2)</td>
<td>2133 MHz</td>
<td>4 MB</td>
<td>1066 MT/s</td>
<td>8x</td>
<td>1.187 - 1.325 V</td>
<td>65 W</td>
<td>LGA775</td>
<td>April 22, 2007</td>
<td>HH80557PH0464M</td>
<td>$183</td>
</tr>
<tr>
<td>Core 2 Duo E6540<span class="reference"><sup id="ref_NoTXTa"><a href="#endnote_NoTXTa" title="">[a]</a></sup></span></td>
<td>SLAA5 (G0)</td>
<td>2333 MHz</td>
<td>4 MB</td>
<td>1333 MT/s</td>
<td>7x</td>
<td>0.962 - 1.350 V</td>
<td>65 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2007-07-22"><span class="mw-formatted-date" title="07-22"><a href="/wiki/July_22" title="July 22">July 22</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>HH80557PJ0534M</td>
<td>$163</td>
</tr>
<tr>
<td>Core 2 Duo E6550</td>
<td>SLA9X (G0)</td>
<td>2333 MHz</td>
<td>4 MB</td>
<td>1333 MT/s</td>
<td>7x</td>
<td>0.962 - 1.350 V</td>
<td>65 W</td>
<td>LGA775</td>
<td>July 22, 2007</td>
<td>HH80557PJ0534MG</td>
<td>$163</td>
</tr>
<tr>
<td>Core 2 Duo E6600</td>
<td>SL9S8, SL9ZL (B2)<span class="reference"><sup id="ref_MoreAgressiveHaltStatea"><a href="#endnote_MoreAgressiveHaltStatea" title="">[3]</a></sup></span></td>
<td>2400 MHz</td>
<td>4 MB</td>
<td>1066 MT/s</td>
<td>9x</td>
<td>0.85 - 1.325 V</td>
<td>65 W</td>
<td>LGA775</td>
<td>July 27, 2006</td>
<td>HH80557PH0564M</td>
<td>$316</td>
</tr>
<tr>
<td>Core 2 Duo E6700</td>
<td>SL9S7, SL9ZF (B2)<span class="reference"><sup id="ref_MoreAgressiveHaltStatea"><a href="#endnote_MoreAgressiveHaltStatea" title="">[3]</a></sup></span></td>
<td>2667 MHz</td>
<td>4 MB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td>0.85 - 1.325 V</td>
<td>65 W</td>
<td>LGA775</td>
<td>July 27, 2006</td>
<td>HH80557PH0674M</td>
<td>$530</td>
</tr>
<tr>
<td>Core 2 Duo E6750</td>
<td>SLA9V (G0)</td>
<td>2667 MHz</td>
<td>4 MB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>0.962 - 1.350 V</td>
<td>65 W</td>
<td>LGA775</td>
<td>July 22, 2007</td>
<td>HH80557PJ0674MG</td>
<td>$183</td>
</tr>
<tr>
<td>Core 2 Duo E6850</td>
<td>SLA9U (G0)</td>
<td>3000 MHz</td>
<td>4 MB</td>
<td>1333 MT/s</td>
<td>9x</td>
<td>0.962 - 1.350 V</td>
<td>65 W</td>
<td>LGA775</td>
<td>July 22, 2007</td>
<td>HH80557PJ0804MG</td>
<td>$266</td>
</tr>
</table>
<p><cite id="endnote_NoTXTa"><a href="#ref_NoTXTa" title=""><b><sup>a</sup></b></a></cite>&#160;Note: The E6540 does not support Intel's <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>.</p>
<p><a name=".22Wolfdale-3M.22_.2845_nm.29" id=".22Wolfdale-3M.22_.2845_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=6" title="Edit section: &quot;Wolfdale-3M&quot; (45 nm)">edit</a>]</span> <span class="mw-headline">"Wolfdale-3M" (45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management)</i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 82&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">M0, R0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo E7200</td>
<td>SLAPC, SLAVN</td>
<td>2533 MHz</td>
<td>3 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>9.5x</td>
<td>0.85 – 1.3625V</td>
<td>65 W</td>
<td><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td>April 20, 2008</td>
<td>EU80571PH0613M</td>
<td>$113</td>
</tr>
<tr>
<td>Core 2 Duo E7300</td>
<td>SLAPB, SLB9X</td>
<td>2667 MHz</td>
<td>3 MB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td>0.85 - 1.3625V</td>
<td>65 W</td>
<td>LGA775</td>
<td>August 10, 2008</td>
<td>EU80571PH0673M, AT80571PH0673M</td>
<td>$113</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo E7400</td>
<td>SLB9Y (R0)</td>
<td rowspan="2">2800 MHz</td>
<td rowspan="2">3 MB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">10.5x</td>
<td rowspan="2">0.85 - 1.3625V</td>
<td rowspan="2">65 W</td>
<td rowspan="2">LGA775</td>
<td>October 19, 2008</td>
<td>AT80571PH0723M</td>
<td rowspan="2">$133</td>
</tr>
<tr>
<td>SLGW3 (R0, with <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>)</td>
<td>June 12, 2009</td>
<td>AT80571PH0723ML</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo E7500</td>
<td>SLB9Z (R0)</td>
<td rowspan="2">2933 MHz</td>
<td rowspan="2">3 MB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">11x</td>
<td rowspan="2">0.85 - 1.3625V</td>
<td rowspan="2">65 W</td>
<td rowspan="2">LGA775</td>
<td>January 18, 2009</td>
<td>AT80571PH0773M</td>
<td rowspan="2">$133</td>
</tr>
<tr>
<td>SLGTE (R0, with <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>)</td>
<td>June 12, 2009</td>
<td>AT80571PH0773ML</td>
</tr>
<tr>
<td>Core 2 Duo E7600</td>
<td>TBD (R0, with <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>)</td>
<td>3066 MHz</td>
<td>3 MB</td>
<td>1066 MT/s</td>
<td>11.5x</td>
<td>0.85 - 1.3625V</td>
<td>65 W</td>
<td>LGA775</td>
<td>May 31, 2009</td>
<td>TBD</td>
<td>$133</td>
</tr>
</table>
<p><a name=".22Wolfdale.22_.2845_nm.29" id=".22Wolfdale.22_.2845_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=7" title="Edit section: &quot;Wolfdale&quot; (45 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Core_2#Wolfdale" title="Core 2" class="mw-redirect">"Wolfdale"</a> (45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a> <span class="reference"><sup id="ref_NoTXTa"><a href="#endnote_NoTXTa" title="">[a]</a></sup></span>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a> <span class="reference"><sup id="ref_NoTXTb"><a href="#endnote_NoTXTb" title="">[b]</a></sup></span></i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0, E0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo E8190 <span class="reference"><sup id="ref_NoTXTc"><a href="#endnote_NoTXTc" title="">[a]</a></sup></span> <span class="reference"><sup id="ref_NoTXTb"><a href="#endnote_NoTXTb" title="">[b]</a></sup></span></td>
<td>SLAQR (C0)</td>
<td>2667 MHz</td>
<td>6 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1333 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>8x</td>
<td>0.85 – 1.3625 V</td>
<td>65 W</td>
<td><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td><span class="mw-formatted-date" title="2008-01-20"><span class="mw-formatted-date" title="01-20"><a href="/wiki/January_20" title="January 20">January 20</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>EU80570PJ0676MN</td>
<td>$163</td>
</tr>
<tr>
<td>Core 2 Duo E8200</td>
<td>SLAPP (C0)</td>
<td>2667 MHz</td>
<td>6 MB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>0.85 – 1.3625 V</td>
<td>65 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2008-01-20"><span class="mw-formatted-date" title="01-20"><a href="/wiki/January_20" title="January 20">January 20</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>EU80570PJ0676M</td>
<td>$163</td>
</tr>
<tr>
<td>Core 2 Duo E8300</td>
<td>SLAPJ, SLAPN (C0)</td>
<td>2833 MHz</td>
<td>6 MB</td>
<td>1333 MT/s</td>
<td>8.5x</td>
<td>0.85 – 1.3625 V</td>
<td>65 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2008-04-20"><span class="mw-formatted-date" title="04-20"><a href="/wiki/April_20" title="April 20">April 20</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>EU80570AJ0736M</td>
<td>$163</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo E8400</td>
<td>SLAPL (C0)</td>
<td rowspan="2">3000 MHz</td>
<td rowspan="2">6 MB</td>
<td rowspan="2">1333 MT/s</td>
<td rowspan="2">9x</td>
<td rowspan="2">0.85 – 1.3625 V</td>
<td rowspan="2">65 W</td>
<td rowspan="2">LGA775</td>
<td><span class="mw-formatted-date" title="2008-01-20"><span class="mw-formatted-date" title="01-20"><a href="/wiki/January_20" title="January 20">January 20</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>EU80570PJ0806M</td>
<td>$183</td>
</tr>
<tr>
<td>SLB9J (E0)</td>
<td><span class="mw-formatted-date" title="2008-07-18"><span class="mw-formatted-date" title="07-18"><a href="/wiki/July_18" title="July 18">July 18</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>AT80570PJ0806M</td>
<td>$183</td>
</tr>
<tr>
<td>Core 2 Duo E8500</td>
<td>SLB9K (E0)</td>
<td>3166 MHz</td>
<td>6 MB</td>
<td>1333 MT/s</td>
<td>9.5x</td>
<td>0.85 – 1.3625 V</td>
<td>65 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2008-01-20"><span class="mw-formatted-date" title="01-20"><a href="/wiki/January_20" title="January 20">January 20</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>AT80570PJ0876M</td>
<td>$266</td>
</tr>
<tr>
<td>Core 2 Duo E8600</td>
<td>SLB9L (E0)</td>
<td>3333 MHz</td>
<td>6 MB</td>
<td>1333 MT/s</td>
<td>10x</td>
<td>0.85 - 1.3625 V</td>
<td>65 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2008-08-10"><span class="mw-formatted-date" title="08-10"><a href="/wiki/August_10" title="August 10">August 10</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>AT80570PJ0936M</td>
<td>$266</td>
</tr>
</table>
<p><cite id="endnote_NoTXTa"><a href="#ref_NoTXTa" title=""><b><sup>a</sup></b></a></cite>&#160;Note: E8190 does not support Intel Virtualization Technology.</p>
<p><br />
See also: Versions of the same Wolfdale core in an LGA 771 are available under the <a href="/wiki/List_of_Intel_Xeon_microprocessors#.22Wolfdale-DP.22_.28standard-voltage.2C_45_nm.29" title="List of Intel Xeon microprocessors">Dual-Core Xeon</a> brand.</p>
<p><a name="Core_2_Extreme" id="Core_2_Extreme"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=8" title="Edit section: Core 2 Extreme">edit</a>]</span> <span class="mw-headline">Core 2 Extreme</span></h4>
<p><a name=".22Conroe_XE.22_.2865_nm.29" id=".22Conroe_XE.22_.2865_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=9" title="Edit section: &quot;Conroe XE&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Core_2#Conroe_XE" title="Core 2" class="mw-redirect">"Conroe XE"</a> (65 nm)</span></h5>
<p><sup id="cite_ref-conroespeculation_1-0" class="reference"><a href="#cite_note-conroespeculation-1" title=""><span>[</span>2<span>]</span></a></sup><sup id="cite_ref-x6900_2-0" class="reference"><a href="#cite_note-x6900-2" title=""><span>[</span>3<span>]</span></a></sup></p>
<p><i>These models feature an <a href="/wiki/CPU_locking" title="CPU locking">unlocked</a> <a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">clock multiplier</a></i></p>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 143&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B2</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Extreme X6800</td>
<td>SL9S5 (B2)</td>
<td>2933 MHz</td>
<td>4 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>11x</td>
<td>0.85 - 1.3525 V</td>
<td>75 W</td>
<td><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td><span class="mw-formatted-date" title="2006-07-27"><span class="mw-formatted-date" title="07-27"><a href="/wiki/July_27" title="July 27">July 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80557PH0677M</td>
<td>$999</td>
</tr>
</table>
<p><a name="Quad-Core_Desktop_processors" id="Quad-Core_Desktop_processors"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=10" title="Edit section: Quad-Core Desktop processors">edit</a>]</span> <span class="mw-headline">Quad-Core Desktop processors</span></h3>
<p><a name="Core_2_Quad" id="Core_2_Quad"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=11" title="Edit section: Core 2 Quad">edit</a>]</span> <span class="mw-headline">Core 2 Quad</span></h4>
<p><a name=".22Kentsfield.22_.2865_nm.29" id=".22Kentsfield.22_.2865_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=12" title="Edit section: &quot;Kentsfield&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Core_2#Kentsfield" title="Core 2" class="mw-redirect">"Kentsfield"</a> (65 nm)</span></h5>
<p><sup id="cite_ref-q6600_3-0" class="reference"><a href="#cite_note-q6600-3" title=""><span>[</span>4<span>]</span></a></sup><sup id="cite_ref-q6600rel_4-0" class="reference"><a href="#cite_note-q6600rel-4" title=""><span>[</span>5<span>]</span></a></sup></p>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a></i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 ×143&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B3, G0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Core 2 Quad Q6600</td>
<td>SL9UM (B3)</td>
<td rowspan="2">2400 MHz</td>
<td rowspan="2">2 × 4 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td rowspan="2">1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">9x</td>
<td rowspan="2">1.1 - 1.372 V</td>
<td>105 W</td>
<td rowspan="2"><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td><span class="mw-formatted-date" title="2007-01-07"><span class="mw-formatted-date" title="01-07"><a href="/wiki/January_7" title="January 7">January 7</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td rowspan="2">HH80562PH0568M</td>
<td>$851</td>
</tr>
<tr>
<td>SLACR (G0)</td>
<td>95 W</td>
<td><span class="mw-formatted-date" title="2007-04-20"><span class="mw-formatted-date" title="04-20"><a href="/wiki/April_20" title="April 20">April 20</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>$266</td>
</tr>
<tr>
<td>Core 2 Quad Q6700</td>
<td>SLACQ (G0)</td>
<td>2667 MHz</td>
<td>2 × 4 MB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td>1.1 - 1.372 V</td>
<td>95 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2007-04-20"><span class="mw-formatted-date" title="04-20"><a href="/wiki/April_20" title="April 20">April 20</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>HH80562PH0678MK</td>
<td>$530</td>
</tr>
</table>
<p><a name=".22Yorkfield-4M.22_.2845_nm.29" id=".22Yorkfield-4M.22_.2845_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=13" title="Edit section: &quot;Yorkfield-4M&quot; (45 nm)">edit</a>]</span> <span class="mw-headline">"Yorkfield-4M" (45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management)</i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: &lt;=2 × 82&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">M1, R0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Core 2 Quad Q8200</td>
<td>SLB5M (M1)</td>
<td rowspan="2">2333 MHz</td>
<td rowspan="2">2 × 2 <a href="/wiki/MB" title="MB">MB</a></td>
<td rowspan="2">1333 <a href="/wiki/MT/s" title="MT/s" class="mw-redirect">MT/s</a></td>
<td rowspan="2">7x</td>
<td rowspan="2">0.85V – 1.3625V</td>
<td rowspan="2">95 W</td>
<td rowspan="2"><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td><span class="mw-formatted-date" title="2008-08-31"><span class="mw-formatted-date" title="08-31"><a href="/wiki/August_31" title="August 31">August 31</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>EU80580PJ0534MN</td>
<td>$224</td>
</tr>
<tr>
<td>SLG9S (R0)</td>
<td></td>
<td>AT80580PJ0534MN</td>
<td></td>
</tr>
<tr>
<td>Core 2 Quad Q8200S</td>
<td>SLG9T (R0)</td>
<td>2333 MHz</td>
<td>2 × 2 MB</td>
<td>1333 MT/s</td>
<td>7x</td>
<td>0.85V – 1.3625V</td>
<td>65 W</td>
<td>LGA 775</td>
<td>January 18, 2009</td>
<td>AT80580AJ0534MN</td>
<td>$245</td>
</tr>
<tr>
<td rowspan="2">Core 2 Quad Q8300</td>
<td>SLB5W (R0)</td>
<td rowspan="2">2500 MHz</td>
<td rowspan="2">2 × 2 MB</td>
<td rowspan="2">1333 MT/s</td>
<td rowspan="2">7.5x</td>
<td rowspan="2">0.85V – 1.3625V</td>
<td rowspan="2">95 W</td>
<td rowspan="2">LGA 775</td>
<td>November 30, 2008</td>
<td>AT80580PJ0604MN</td>
<td rowspan="2">$224</td>
</tr>
<tr>
<td>SLGUR (R0, with <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>)</td>
<td>June 12, 2009</td>
<td>AT80580PJ0604ML</td>
</tr>
<tr>
<td>Core 2 Quad Q8400</td>
<td>SLGT6 (R0, with <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>)</td>
<td>2667 MHz</td>
<td>2 × 2 MB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>0.85V – 1.3625V</td>
<td>95 W</td>
<td>LGA775</td>
<td>April 19, 2009</td>
<td>AT80580PJ0674ML</td>
<td>$183</td>
</tr>
<tr>
<td>Core 2 Quad Q8400S</td>
<td>SLGT7 (R0, with <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>)</td>
<td>2667 MHz</td>
<td>2 × 2 MB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>0.85V – 1.3625V</td>
<td>65 W</td>
<td>LGA 775</td>
<td>April 19, 2009</td>
<td>AT80580AJ0674ML</td>
<td>$245</td>
</tr>
</table>
<p><a name=".22Yorkfield-6M.22_.2845_nm.29" id=".22Yorkfield-6M.22_.2845_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=14" title="Edit section: &quot;Yorkfield-6M&quot; (45 nm)">edit</a>]</span> <span class="mw-headline">"Yorkfield-6M" (45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 82&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">M0, M1, R0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Quad Q9300</td>
<td>SLAMX (M0), SLAWE (M1)</td>
<td>2500 MHz</td>
<td>2 × 3 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1333 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>7.5x</td>
<td>0.85 – 1.3625 V</td>
<td>95 W</td>
<td><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td><span class="mw-formatted-date" title="2008-03-10"><span class="mw-formatted-date" title="03-10"><a href="/wiki/March_10" title="March 10">March 10</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>EU80580PJ0606M</td>
<td>$266</td>
</tr>
<tr>
<td>Core 2 Quad Q9400</td>
<td>SLB6B (R0)</td>
<td>2667 MHz</td>
<td>2 × 3 MB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>0.85 – 1.3625 V</td>
<td>95 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2008-08-10"><span class="mw-formatted-date" title="08-10"><a href="/wiki/August_10" title="August 10">August 10</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>AT80580PJ0676M</td>
<td>$266</td>
</tr>
<tr>
<td>Core 2 Quad Q9400S</td>
<td>SLG9U (R0)</td>
<td>2667 MHz</td>
<td>2 × 3 MB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>0.85 – 1.3625 V</td>
<td>65 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2009-01-18"><span class="mw-formatted-date" title="01-18"><a href="/wiki/January_18" title="January 18">January 18</a></span>, <a href="/wiki/2009" title="2009">2009</a></span></td>
<td>AT80580AJ0676M</td>
<td>$320</td>
</tr>
</table>
<p><a name=".22Yorkfield.22_.2845_nm.29" id=".22Yorkfield.22_.2845_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=15" title="Edit section: &quot;Yorkfield&quot; (45 nm)">edit</a>]</span> <span class="mw-headline">"Yorkfield" (45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 107&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0, C1, E0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Quad Q9450</td>
<td>SLAN6 (C0), SLAWR (C1)</td>
<td>2667 MHz</td>
<td>2 × 6 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1333 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>8x</td>
<td>0.85 – 1.3625 V</td>
<td>95 W</td>
<td><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td><span class="mw-formatted-date" title="2008-03-25"><span class="mw-formatted-date" title="03-25"><a href="/wiki/March_25" title="March 25">March 25</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>EU80569PJ067N</td>
<td>$316</td>
</tr>
<tr>
<td rowspan="2">Core 2 Quad Q9550</td>
<td>SLAWQ (C1)</td>
<td rowspan="2">2833 MHz</td>
<td rowspan="2">2 × 6 MB</td>
<td rowspan="2">1333 MT/s</td>
<td rowspan="2">8.5x</td>
<td rowspan="2">0.85 – 1.3625 V</td>
<td rowspan="2">95 W</td>
<td rowspan="2">LGA775</td>
<td>March 2008</td>
<td rowspan="2">EU80569PJ073N</td>
<td>$530</td>
</tr>
<tr>
<td>SLB8V (E0)</td>
<td>August 2008</td>
<td>$316</td>
</tr>
<tr>
<td>Core 2 Quad Q9550S</td>
<td>SLGAE (E0)</td>
<td>2833 MHz</td>
<td>2 × 6 MB</td>
<td>1333 MT/s</td>
<td>8.5x</td>
<td>0.85 – 1.3625 V</td>
<td>65 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2009-01-18"><span class="mw-formatted-date" title="01-18"><a href="/wiki/January_18" title="January 18">January 18</a></span>, <a href="/wiki/2009" title="2009">2009</a></span></td>
<td>AT80569AJ073N</td>
<td>$369</td>
</tr>
<tr>
<td>Core 2 Quad Q9650</td>
<td>SLB8W (E0)</td>
<td>3000 MHz</td>
<td>2 × 6 MB</td>
<td>1333 MT/s</td>
<td>9x</td>
<td>0.85 – 1.3625 V</td>
<td>95 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2008-08-10"><span class="mw-formatted-date" title="08-10"><a href="/wiki/August_10" title="August 10">August 10</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>AT80569PJ080N</td>
<td>$530</td>
</tr>
</table>
<p><a name="Core_2_Extreme_2" id="Core_2_Extreme_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=16" title="Edit section: Core 2 Extreme">edit</a>]</span> <span class="mw-headline">Core 2 Extreme</span></h4>
<p><a name=".22Kentsfield_XE.22_.2865_nm.29" id=".22Kentsfield_XE.22_.2865_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=17" title="Edit section: &quot;Kentsfield XE&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Core_2#Kentsfield_XE" title="Core 2" class="mw-redirect">"Kentsfield XE"</a> (65 nm)</span></h5>
<p><sup id="cite_ref-qx6700_5-0" class="reference"><a href="#cite_note-qx6700-5" title=""><span>[</span>6<span>]</span></a></sup></p>
<p><i>These models feature an <a href="/wiki/CPU_locking" title="CPU locking">unlocked</a> <a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">clock multiplier</a></i></p>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 ×143&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B3, G0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Extreme QX6700</td>
<td>SL9UL (B3)</td>
<td>2667 MHz</td>
<td>2 × 4 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>10x</td>
<td>1.1 - 1.372 V</td>
<td>130 W</td>
<td><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td><span class="mw-formatted-date" title="2006-11-14"><span class="mw-formatted-date" title="11-14"><a href="/wiki/November_14" title="November 14">November 14</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80562PH0678M</td>
<td>$999</td>
</tr>
<tr>
<td rowspan="2">Core 2 Extreme QX6800</td>
<td>SL9UK (B3)</td>
<td rowspan="2">2933 MHz</td>
<td rowspan="2">2 × 4 MB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">11x</td>
<td rowspan="2">1.1 - 1.372 V</td>
<td rowspan="2">130 W</td>
<td rowspan="2">LGA775</td>
<td><span class="mw-formatted-date" title="2007-04-09"><span class="mw-formatted-date" title="04-09"><a href="/wiki/April_9" title="April 9">April 9</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>HH80562PH0778M</td>
<td>$1199</td>
</tr>
<tr>
<td>SLACP (G0)</td>
<td><span class="mw-formatted-date" title="2007-07-16"><span class="mw-formatted-date" title="07-16"><a href="/wiki/July_16" title="July 16">July 16</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>HH80562XH0778M</td>
<td>$999</td>
</tr>
<tr>
<td>Core 2 Extreme QX6850</td>
<td>SLAFN (G0)</td>
<td>3000 MHz</td>
<td>2 × 4 MB</td>
<td>1333 MT/s</td>
<td>9x</td>
<td>1.1 - 1.372 V</td>
<td>130 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2007-07-16"><span class="mw-formatted-date" title="07-16"><a href="/wiki/July_16" title="July 16">July 16</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>HH80562XJ0808M</td>
<td>$999</td>
</tr>
</table>
<p><a name=".22Yorkfield_XE.22_.2845_nm.29" id=".22Yorkfield_XE.22_.2845_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=18" title="Edit section: &quot;Yorkfield XE&quot; (45 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Core_2#Yorkfield_XE" title="Core 2" class="mw-redirect">"Yorkfield XE"</a> (45 nm)</span></h5>
<ul>
<li>These models feature an <a href="/wiki/CPU_locking" title="CPU locking">unlocked</a> <a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">clock multiplier</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a></i></li>
<li>I/O Acceleration Technology (Intel I/OAT) supported by: QX9775</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 107&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0, C1</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Extreme QX9650</td>
<td>SLAN3 (C0)<br />
SLAWN (C1)</td>
<td>3000 MHz</td>
<td>2 × 6 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1333 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>9x</td>
<td>0.85 - 1.3625 V</td>
<td>130 W</td>
<td><a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a></td>
<td><span class="mw-formatted-date" title="2007-11-11"><span class="mw-formatted-date" title="11-11"><a href="/wiki/November_11" title="November 11">November 11</a></span>, <a href="/wiki/2007" title="2007">2007</a></span> <sup id="cite_ref-channelregister-071116_6-0" class="reference"><a href="#cite_note-channelregister-071116-6" title=""><span>[</span>7<span>]</span></a></sup></td>
<td>EU80569XJ080NL</td>
<td>$999</td>
</tr>
<tr>
<td>Core 2 Extreme QX9770</td>
<td>SLAN2 (C0)<br />
SLAWM (C1)</td>
<td>3200 MHz</td>
<td>2 × 6 MB</td>
<td>1600 MT/s</td>
<td>8x</td>
<td>0.85 – 1.3625 V</td>
<td>136 W</td>
<td>LGA775</td>
<td><span class="mw-formatted-date" title="2008-03-24"><span class="mw-formatted-date" title="03-24"><a href="/wiki/March_24" title="March 24">March 24</a></span>, <a href="/wiki/2008" title="2008">2008</a></span> <sup id="cite_ref-7" class="reference"><a href="#cite_note-7" title=""><span>[</span>8<span>]</span></a></sup></td>
<td>EU80569XL088NL</td>
<td>$1399</td>
</tr>
<tr>
<td>Core 2 Extreme QX9775</td>
<td>SLANY (C0)</td>
<td>3200 MHz</td>
<td>2 × 6 MB</td>
<td>1600 MT/s</td>
<td>8x</td>
<td>1.212 V</td>
<td>150 W</td>
<td><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td><span class="mw-formatted-date" title="2008-03-24"><span class="mw-formatted-date" title="03-24"><a href="/wiki/March_24" title="March 24">March 24</a></span>, <a href="/wiki/2008" title="2008">2008</a></span><sup id="cite_ref-8" class="reference"><a href="#cite_note-8" title=""><span>[</span>9<span>]</span></a></sup></td>
<td>EU80574XL088N</td>
<td>$1499</td>
</tr>
</table>
<p><a name="Notebook_.28mobile.29_processors" id="Notebook_.28mobile.29_processors"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=19" title="Edit section: Notebook (mobile) processors">edit</a>]</span> <span class="mw-headline">Notebook (mobile) processors</span></h2>
<p><a name="Single-Core_Notebook_processors" id="Single-Core_Notebook_processors"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=20" title="Edit section: Single-Core Notebook processors">edit</a>]</span> <span class="mw-headline">Single-Core Notebook processors</span></h3>
<p><a name="Core_2_Solo" id="Core_2_Solo"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=21" title="Edit section: Core 2 Solo">edit</a>]</span> <span class="mw-headline">Core 2 Solo</span></h4>
<p><a name=".22Merom-L.22_.28ultra-low-voltage.2C_65_nm.29" id=".22Merom-L.22_.28ultra-low-voltage.2C_65_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=22" title="Edit section: &quot;Merom-L&quot; (ultra-low-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Merom-L" (ultra-low-voltage, 65 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 81&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">A1</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Solo ULV U2100</td>
<td>SLAGM (A1)</td>
<td>1066 MHz</td>
<td>1 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>533 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>8x</td>
<td>0.860 - 0.975 V</td>
<td>5.5 W</td>
<td><a href="/wiki/Micro-FCBGA" title="Micro-FCBGA">Micro-FCBGA</a></td>
<td><span class="mw-formatted-date" title="2007-09-02"><span class="mw-formatted-date" title="09-02"><a href="/wiki/September_2" title="September 2">September 2</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>LE80537UE0041M</td>
<td>$241</td>
</tr>
<tr>
<td>Core 2 Solo ULV U2200</td>
<td>SLAGL (A1)</td>
<td>1200 MHz</td>
<td>1 MB</td>
<td>533 MT/s</td>
<td>9x</td>
<td>0.860 - 0.975 V</td>
<td>5.5 W</td>
<td>Micro-FCBGA</td>
<td>September 2, 2007</td>
<td>LE80537UE0091M</td>
<td>$262</td>
</tr>
</table>
<p><a name=".22Penryn-3M.22_.28ultra-low-voltage.2C_45_nm.2C_Small_Form_Factor.29" id=".22Penryn-3M.22_.28ultra-low-voltage.2C_45_nm.2C_Small_Form_Factor.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=23" title="Edit section: &quot;Penryn-3M&quot; (ultra-low-voltage, 45 nm, Small Form Factor)">edit</a>]</span> <span class="mw-headline">"Penryn-3M" (ultra-low-voltage, 45 nm, Small Form Factor)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, IDA (Intel Dynamic Acceleration)</i></li>
<li>Socket P processors are capable of throttling the FSB anywhere between 400-800 MHz as necessary.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 82&#160;mm²</li>
<li>Package size: 22&#160;mm × 22&#160;mm</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">M0, R0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Solo SU3300</td>
<td>SLGAR</td>
<td>1200 MHz</td>
<td>3 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>6x</td>
<td>1.050 - 1.150 V</td>
<td>5.5 W</td>
<td>FCBGA6</td>
<td>May 2008</td>
<td>AV80585UG0093M</td>
<td>$262</td>
</tr>
<tr>
<td>Core 2 Solo SU3500</td>
<td>SLGFM</td>
<td>1300 MHz</td>
<td>3 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>6.5x</td>
<td>1.020 - 1.150 V</td>
<td>5.5 W</td>
<td>BGA956</td>
<td>Q2 2009</td>
<td>AV80585UG0173M</td>
<td>$262</td>
</tr>
</table>
<p><a name="Dual-Core_Notebook_processors" id="Dual-Core_Notebook_processors"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=24" title="Edit section: Dual-Core Notebook processors">edit</a>]</span> <span class="mw-headline">Dual-Core Notebook processors</span></h3>
<p><a name="Core_2_Duo_2" id="Core_2_Duo_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=25" title="Edit section: Core 2 Duo">edit</a>]</span> <span class="mw-headline">Core 2 Duo</span></h4>
<p><a name=".22Merom.22_.28standard-voltage.2C_65_nm.29" id=".22Merom.22_.28standard-voltage.2C_65_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=26" title="Edit section: &quot;Merom&quot; (standard-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Core_2#Merom" title="Core 2" class="mw-redirect">"Merom"</a> (standard-voltage, 65 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management)</i></li>
<li><i><a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a></i>: supported by all models T5600 or higher (except T5750), and some T5500s.</li>
<li><i>Intel Dynamic Front Side Bus Frequency Switching</i>: Supported by <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">E1, G0 Steppings</a></li>
<li>Socket P processors are capable of throttling the FSB anywhere between 400-800 MHz as necessary.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 143&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B2, E1, G0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo T5200</td>
<td>SL9VP (B2)</td>
<td>1600 MHz</td>
<td>2 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>533 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>12x</td>
<td>1.0375 - 1.3 V</td>
<td>34 W</td>
<td><a href="/wiki/Socket_M" title="Socket M">Socket M</a></td>
<td>October 2006</td>
<td>LF80537GE0252M</td>
<td><a href="/wiki/Original_equipment_manufacturer" title="Original equipment manufacturer">OEM</a></td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T5500</td>
<td>SL9SH (B2)</td>
<td rowspan="2">1667 MHz</td>
<td rowspan="2">2 MB</td>
<td rowspan="2">667 MT/s</td>
<td rowspan="2">10x</td>
<td rowspan="2">1.0375 - 1.3 V</td>
<td rowspan="2">34 W</td>
<td>Socket M</td>
<td rowspan="2"><span class="mw-formatted-date" title="2006-08-28"><span class="mw-formatted-date" title="08-28"><a href="/wiki/August_28" title="August 28">August 28</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80537GF0282M</td>
<td rowspan="2">$209</td>
</tr>
<tr>
<td>SL9SQ (B2)</td>
<td>FCBGA6</td>
<td>LE80537GF0282M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T5600</td>
<td>SL9SG (B2)</td>
<td rowspan="2">1833 MHz</td>
<td rowspan="2">2 MB</td>
<td rowspan="2">667 MT/s</td>
<td rowspan="2">11x</td>
<td rowspan="2">1.0375 - 1.3 V</td>
<td rowspan="2">34 W</td>
<td>Socket M</td>
<td rowspan="2">August 28, 2006</td>
<td>LF80537GF0342M</td>
<td rowspan="2">$241</td>
</tr>
<tr>
<td>SL9SP (B2)</td>
<td>FCBGA6</td>
<td>LE80537GF0342M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T7200</td>
<td>SL9SF (B2)</td>
<td rowspan="2">2000 MHz</td>
<td rowspan="2">4 MB</td>
<td rowspan="2">667 MT/s</td>
<td rowspan="2">12x</td>
<td rowspan="2">1.0375 - 1.3 V</td>
<td rowspan="2">34 W</td>
<td>Socket M</td>
<td rowspan="2">August 28, 2006</td>
<td>LF80537GF0414M</td>
<td rowspan="2">$294</td>
</tr>
<tr>
<td>SL9SL (B2)</td>
<td>FCBGA6</td>
<td>LE80537GF0414M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T7300</td>
<td>SLA45 (E1)</td>
<td rowspan="2">2000 MHz</td>
<td rowspan="2">4 MB</td>
<td rowspan="2">800 MT/s</td>
<td rowspan="2">10x</td>
<td rowspan="2">1.0375 - 1.3 V</td>
<td rowspan="2">35 W</td>
<td><a href="/wiki/Socket_P" title="Socket P">Socket P</a></td>
<td rowspan="2"><span class="mw-formatted-date" title="2007-05-09"><span class="mw-formatted-date" title="05-09"><a href="/wiki/May_9" title="May 9">May 9</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>LF80537GG0414M</td>
<td rowspan="2">$241</td>
</tr>
<tr>
<td>SLA3P (E1)</td>
<td>FCBGA6</td>
<td>LE80537GG0414M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T7400</td>
<td>SL9SE (B2)</td>
<td rowspan="2">2166 MHz</td>
<td rowspan="2">4 MB</td>
<td rowspan="2">667 MT/s</td>
<td rowspan="2">13x</td>
<td rowspan="2">1.0375 - 1.3 V</td>
<td rowspan="2">34 W</td>
<td>Socket M</td>
<td rowspan="2">August 28, 2006</td>
<td>LF80537GF0484M</td>
<td rowspan="2">$423</td>
</tr>
<tr>
<td>SL9SK (B2)</td>
<td>FCBGA6</td>
<td>LE80537GF0484M</td>
</tr>
<tr>
<td rowspan="4">Core 2 Duo T7500</td>
<td>SLA44 (E1)</td>
<td rowspan="4">2200 MHz</td>
<td rowspan="4">4 MB</td>
<td rowspan="4">800 MT/s</td>
<td rowspan="4">11x</td>
<td rowspan="4">1.0375 - 1.3 V</td>
<td rowspan="4">35 W</td>
<td>Socket P</td>
<td rowspan="2">May 9, 2007</td>
<td>LF80537GG0494M</td>
<td rowspan="2">$316</td>
</tr>
<tr>
<td>SLA3N (E1)</td>
<td>FCBGA6</td>
<td>LE80537GG0494M</td>
</tr>
<tr>
<td>SLAF8 (G0)</td>
<td>Socket P</td>
<td rowspan="2"><span class="mw-formatted-date" title="2007-09-02"><span class="mw-formatted-date" title="09-02"><a href="/wiki/September_2" title="September 2">September 2</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>LF80537GG0494M</td>
<td rowspan="2">$241</td>
</tr>
<tr>
<td>SLADM (G0)</td>
<td>FCBGA6</td>
<td>LE80537GG0494M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T7600</td>
<td>SL9SD (B2)</td>
<td rowspan="2">2333 MHz</td>
<td rowspan="2">4 MB</td>
<td rowspan="2">667 MT/s</td>
<td rowspan="2">14x</td>
<td rowspan="2">1.0375 - 1.3 V</td>
<td rowspan="2">34 W</td>
<td>Socket M</td>
<td rowspan="2">August 28, 2006</td>
<td>LF80537GF0534M</td>
<td rowspan="2">$637</td>
</tr>
<tr>
<td>SL9SJ (B2)</td>
<td>FCBGA6</td>
<td>LE80537GF0534M</td>
</tr>
<tr>
<td rowspan="4">Core 2 Duo T7700</td>
<td>SLA43 (E1)</td>
<td rowspan="4">2400 MHz</td>
<td rowspan="4">4 MB</td>
<td rowspan="4">800 MT/s</td>
<td rowspan="4">12x</td>
<td rowspan="4">1.0375 - 1.3 V</td>
<td rowspan="4">35 W</td>
<td>Socket P</td>
<td rowspan="2">May 9, 2007</td>
<td>LF80537GG0564M</td>
<td rowspan="2">$530</td>
</tr>
<tr>
<td>SLA3M (E1)</td>
<td>FCBGA6</td>
<td>LE80537GG0564M</td>
</tr>
<tr>
<td>SLAF7 (G0)</td>
<td>Socket P</td>
<td rowspan="2">September 2, 2007</td>
<td>LF80537GG0564M</td>
<td rowspan="2">$316</td>
</tr>
<tr>
<td>SLADL (G0)</td>
<td>FCBGA6</td>
<td>LE80537GG0564M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T7800</td>
<td>SLAF6 (G0)</td>
<td rowspan="2">2600 MHz</td>
<td rowspan="2">4 MB</td>
<td rowspan="2">800 MT/s</td>
<td rowspan="2">13x</td>
<td rowspan="2">1.0375 - 1.3 V</td>
<td rowspan="2">35 W</td>
<td>Socket P</td>
<td rowspan="2">September 2, 2007</td>
<td>LF80537GG0644ML</td>
<td rowspan="2">$530</td>
</tr>
<tr>
<td>SLA75 (G0)</td>
<td>FCBGA6</td>
<td>LE80537GG0644M</td>
</tr>
</table>
<p><a name=".22Merom.22_.28low-voltage.2C_65_nm.29" id=".22Merom.22_.28low-voltage.2C_65_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=27" title="Edit section: &quot;Merom&quot; (low-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Merom" (low-voltage, 65 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li><i>Intel Dynamic Front Side Bus Frequency Switching</i>: Supported by <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">E1, G0 Steppings</a></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 143&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B2, E1, G0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo LV L7200</td>
<td>SL9SN (B2)</td>
<td>1333 MHz</td>
<td>4 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>667 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>8x</td>
<td>0.9 - 1.2 V</td>
<td>17 W</td>
<td>FCBGA6</td>
<td>Q1 2007</td>
<td>LE80537LF0144M</td>
<td>$284</td>
</tr>
<tr>
<td>Core 2 Duo LV L7300</td>
<td>SLA3S (E1)</td>
<td>1400 MHz</td>
<td>4 MB</td>
<td>800 MT/s</td>
<td>7x</td>
<td>0.9 - 1.1 V</td>
<td>17 W</td>
<td>FCBGA6</td>
<td>May 2007</td>
<td>LE80537LG0174M</td>
<td>$284</td>
</tr>
<tr>
<td>Core 2 Duo LV L7400</td>
<td>SL9SM (B2)</td>
<td>1500 MHz</td>
<td>4 MB</td>
<td>667 MT/s</td>
<td>9x</td>
<td>0.9 - 1.2 V</td>
<td>17 W</td>
<td>FCBGA6</td>
<td>Q1 2007</td>
<td>LE80537LF0214M</td>
<td>$316</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo LV L7500</td>
<td>SLA3R (E1)</td>
<td rowspan="2">1600 MHz</td>
<td rowspan="2">4 MB</td>
<td rowspan="2">800 MT/s</td>
<td rowspan="2">8x</td>
<td rowspan="2">0.9 - 1.1 V</td>
<td rowspan="2">17 W</td>
<td rowspan="2">FCBGA6</td>
<td>May 2007</td>
<td rowspan="2">LE80537LG0254M</td>
<td>$316</td>
</tr>
<tr>
<td>SLAET (G0)</td>
<td><span class="mw-formatted-date" title="2007-09-02"><span class="mw-formatted-date" title="09-02"><a href="/wiki/September_2" title="September 2">September 2</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>$284</td>
</tr>
<tr>
<td>Core 2 Duo LV L7700</td>
<td></td>
<td>1800 MHz</td>
<td>4 MB</td>
<td>800 MT/s</td>
<td>9x</td>
<td>0.9 - 1.1 V</td>
<td>17 W</td>
<td>FCBGA6</td>
<td>September 2, 2007</td>
<td>LE80537LG0334M</td>
<td>$316</td>
</tr>
</table>
<p><a name=".22Merom-2M.22_.28standard-voltage.2C_65_nm.29" id=".22Merom-2M.22_.28standard-voltage.2C_65_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=28" title="Edit section: &quot;Merom-2M&quot; (standard-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Merom-2M" (standard-voltage, 65 nm)</span></h5>
<p><sup id="cite_ref-meromspeculation_9-0" class="reference"><a href="#cite_note-meromspeculation-9" title=""><span>[</span>10<span>]</span></a></sup></p>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li><i><a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a></i>: Supported by T5600, T7100, T7250 and some T5500 (those T5500 with stepping L2 only<sup id="cite_ref-10" class="reference"><a href="#cite_note-10" title=""><span>[</span>11<span>]</span></a></sup><sup id="cite_ref-11" class="reference"><a href="#cite_note-11" title=""><span>[</span>12<span>]</span></a></sup>)</li>
<li><i>Intel Dynamic Front Side Bus Frequency Switching</i>: Supported by <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">M0 Steppings</a></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 111&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">L2, M0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/CPU_multiplier" title="CPU multiplier">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo T5250</td>
<td>SLA9S (M0)</td>
<td>1500 MHz</td>
<td>2 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>667 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>9x</td>
<td>1.0375 - 1.3 V</td>
<td>35 W</td>
<td><a href="/wiki/Socket_P" title="Socket P">Socket P</a></td>
<td>Q2 2007</td>
<td>LF80537GF0212M</td>
<td>OEM</td>
</tr>
<tr>
<td>Core 2 Duo T5270</td>
<td>SLALK (M0)</td>
<td>1400 MHz</td>
<td>2 MB</td>
<td>800 MT/s</td>
<td>7x</td>
<td>1.0375 - 1.3 V</td>
<td>35 W</td>
<td>Socket P</td>
<td>October 2007</td>
<td>LF80537GG0172M</td>
<td>OEM</td>
</tr>
<tr>
<td>Core 2 Duo T5300</td>
<td>SL9WE (L2)</td>
<td>1733 MHz</td>
<td>2 MB</td>
<td>533 MT/s</td>
<td>13x</td>
<td>1.0375 - 1.3 V</td>
<td>34 W</td>
<td><a href="/wiki/Socket_M" title="Socket M">Socket M</a></td>
<td>Q1 2007</td>
<td>LF80537GE0302M</td>
<td>OEM</td>
</tr>
<tr>
<td>Core 2 Duo T5450</td>
<td>SLA4F (M0)</td>
<td>1667 MHz</td>
<td>2 MB</td>
<td>667 MT/s</td>
<td>10x</td>
<td>1.0375 - 1.3 V</td>
<td>35 W</td>
<td>Socket P</td>
<td>Q2 2007</td>
<td>LF80537GF0282MT</td>
<td>OEM</td>
</tr>
<tr>
<td>Core 2 Duo T5470</td>
<td>SLAEB (M0)</td>
<td>1600 MHz</td>
<td>2 MB</td>
<td>800 MT/s</td>
<td>8x</td>
<td>1.0375 - 1.3 V</td>
<td>35 W</td>
<td>Socket P</td>
<td>July 2007</td>
<td>LF80537GG0252M</td>
<td>OEM</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T5500</td>
<td>SL9U4 (L2)</td>
<td rowspan="2">1667 MHz</td>
<td rowspan="2">2 MB</td>
<td rowspan="2">667 MT/s</td>
<td rowspan="2">10x</td>
<td rowspan="2">1.0375 - 1.3 V</td>
<td rowspan="2">34 W</td>
<td>Socket M</td>
<td rowspan="2">Q1 2007</td>
<td>LF80537GF0282M</td>
<td rowspan="2">$209</td>
</tr>
<tr>
<td>SL9U8 (L2)</td>
<td>FCBGA6</td>
<td>LE80537GF0282M</td>
</tr>
<tr>
<td>Core 2 Duo T5550</td>
<td>SLA4E (M0)</td>
<td>1833 MHz</td>
<td>2 MB</td>
<td>667 MT/s</td>
<td>11x</td>
<td>1.075 - 1.175 V</td>
<td>35 W</td>
<td>Socket P</td>
<td>January 2008</td>
<td>LF80537GF0342MT</td>
<td>OEM</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T5600</td>
<td>SL9U3 (L2)</td>
<td rowspan="2">1833 MHz</td>
<td rowspan="2">2 MB</td>
<td rowspan="2">667 MT/s</td>
<td rowspan="2">11x</td>
<td rowspan="2">1.0375 - 1.3 V</td>
<td rowspan="2">34 W</td>
<td>Socket M</td>
<td rowspan="2">Q1 2007</td>
<td>LF80537GF0342M</td>
<td rowspan="2">$241</td>
</tr>
<tr>
<td>SL9U7 (L2)</td>
<td>FCBGA6</td>
<td>LE80537GF0342M</td>
</tr>
<tr>
<td>Core 2 Duo T5670</td>
<td>SLAJ5 (M0)</td>
<td>1800 MHz</td>
<td>2 MB</td>
<td>800 MT/s</td>
<td>9x</td>
<td>1.0375 - 1.3 V</td>
<td>35 W</td>
<td>Socket P</td>
<td>Q2 2008</td>
<td>LF80537GG0332MN</td>
<td>OEM</td>
</tr>
<tr>
<td>Core 2 Duo T5750</td>
<td>SLA4D (M0)</td>
<td>2000 MHz</td>
<td>2 MB</td>
<td>667 MT/s</td>
<td>12x</td>
<td>1.0375 - 1.3 V</td>
<td>35 W</td>
<td>Socket P</td>
<td>January 2008</td>
<td>LF80537GF0412M</td>
<td>OEM</td>
</tr>
<tr>
<td>Core 2 Duo T5800</td>
<td>SLB6E (M0)</td>
<td>2000 MHz</td>
<td>2 MB</td>
<td>800 MT/s</td>
<td>10x</td>
<td>1.0375 - 1.3 V</td>
<td>35 W</td>
<td>Socket P</td>
<td>March 2008</td>
<td>LF80537GG041F</td>
<td>OEM</td>
</tr>
<tr>
<td>Core 2 Duo T5850</td>
<td>SLA4C (M0)</td>
<td>2167 MHz</td>
<td>2 MB</td>
<td>667 MT/s</td>
<td>13x</td>
<td>1.0375 - 1.3 V</td>
<td>35 W</td>
<td>Socket P</td>
<td>March 2008</td>
<td>LF80537GF0482M</td>
<td>OEM</td>
</tr>
<tr>
<td>Core 2 Duo T5870</td>
<td>SLAZR (M0)</td>
<td>2000 MHz</td>
<td>2 MB</td>
<td>800 MT/s</td>
<td>10x</td>
<td>1.0375 - 1.3 V</td>
<td>35 W</td>
<td>Socket P</td>
<td>2008</td>
<td>LF80537GG0412MN</td>
<td>OEM</td>
</tr>
<tr>
<td>Core 2 Duo T5900</td>
<td>SLB6D (M0)</td>
<td>2200 MHz</td>
<td>2 MB</td>
<td>800 MT/s</td>
<td>11x</td>
<td>1.0375 - 1.3 V</td>
<td>35 W</td>
<td>Socket P</td>
<td></td>
<td>LF80537GG049F</td>
<td>OEM</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T7100</td>
<td>SLA4A (M0)</td>
<td rowspan="2">1800 MHz</td>
<td rowspan="2">2 MB</td>
<td rowspan="2">800 MT/s</td>
<td rowspan="2">9x</td>
<td rowspan="2">0.900 - 1.175 V</td>
<td rowspan="2">35 W</td>
<td>Socket P</td>
<td rowspan="2"><span class="mw-formatted-date" title="2007-05-09"><span class="mw-formatted-date" title="05-09"><a href="/wiki/May_9" title="May 9">May 9</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>LF80537GG0332M</td>
<td rowspan="2">$209</td>
</tr>
<tr>
<td>SLA3U (M0)</td>
<td>FCBGA6</td>
<td>LE80537GG0332M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T7250</td>
<td>SLA49 (M0)</td>
<td rowspan="2">2000 MHz</td>
<td rowspan="2">2 MB</td>
<td rowspan="2">800 MT/s</td>
<td rowspan="2">10x</td>
<td rowspan="2">1.075 - 1.175 V</td>
<td rowspan="2">35 W</td>
<td>Socket P</td>
<td rowspan="2"><span class="mw-formatted-date" title="2007-09-02"><span class="mw-formatted-date" title="09-02"><a href="/wiki/September_2" title="September 2">September 2</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>LF80537GG0412M</td>
<td rowspan="2">$290</td>
</tr>
<tr>
<td>SLA3T (M0)</td>
<td>FCBGA6</td>
<td>LE80537GG0412M</td>
</tr>
</table>
<p>See also: Versions of the same Merom-2M core with half the L2 cache disabled are available under the <a href="/wiki/List_of_Intel_Pentium_Dual-Core_microprocessors#.22Merom-2M.22_.2865_nm.29" title="List of Intel Pentium Dual-Core microprocessors">Pentium Dual-Core</a> brand.</p>
<p><a name=".22Merom-2M.22_.28ultra-low-voltage.2C_65_nm.29" id=".22Merom-2M.22_.28ultra-low-voltage.2C_65_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=29" title="Edit section: &quot;Merom-2M&quot; (ultra-low-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Merom-2M" (ultra-low-voltage, 65 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a></i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 111&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">L2, M0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Core 2 Duo ULV U7500</td>
<td>SLA2V, SLV3X (L2)</td>
<td rowspan="2">1066 MHz</td>
<td rowspan="2">2 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td rowspan="2">533 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">8x</td>
<td rowspan="2">0.750 - 0.925 V</td>
<td rowspan="2">10 W</td>
<td rowspan="2">FCBGA6</td>
<td>April 5, 2007</td>
<td rowspan="2">LE80537UE0042M</td>
<td rowspan="2">$262</td>
</tr>
<tr>
<td>SLAUT (M0)</td>
<td>February 2008</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo ULV U7600</td>
<td>SLA2U, SLV3W (L2)</td>
<td rowspan="2">1200 MHz</td>
<td rowspan="2">2 MB</td>
<td rowspan="2">533 MT/s</td>
<td rowspan="2">9x</td>
<td rowspan="2">0.750 - 0.925 V</td>
<td rowspan="2">10 W</td>
<td rowspan="2">FCBGA6</td>
<td>April 5, 2007</td>
<td rowspan="2">LE80537UE0092M</td>
<td rowspan="2">$289</td>
</tr>
<tr>
<td>SLAUS (M0)</td>
<td>February 2008</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo ULV U7700</td>
<td>SLA6X (L2)</td>
<td rowspan="2">1333 MHz</td>
<td rowspan="2">2 MB</td>
<td rowspan="2">533 MT/s</td>
<td rowspan="2">10x</td>
<td rowspan="2">0.80 - 0.975 V</td>
<td rowspan="2">10 W</td>
<td rowspan="2">FCBGA6</td>
<td><span class="mw-formatted-date" title="2007-12-30"><span class="mw-formatted-date" title="12-30"><a href="/wiki/December_30" title="December 30">December 30</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td rowspan="2">LE80537UE0142M</td>
<td rowspan="2">$289</td>
</tr>
<tr>
<td>SLAUR (M0)</td>
<td>February 2008</td>
</tr>
</table>
<p><a name=".22Penryn.22_.28Apple_iMac_specific.2C_45_nm.29" id=".22Penryn.22_.28Apple_iMac_specific.2C_45_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=30" title="Edit section: &quot;Penryn&quot; (Apple iMac specific, 45 nm)">edit</a>]</span> <span class="mw-headline">"<a href="/wiki/Intel_Core_2#Penryn" title="Intel Core 2">Penryn</a>" (Apple iMac specific, 45 nm)</span></h5>
<ul>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Core 2 Duo E8135</td>
<td>SLAQA (C0)</td>
<td>2400 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>9x</td>
<td></td>
<td>55 W</td>
<td>Socket P</td>
<td>April 2008</td>
<td>FF80576E8135</td>
<td></td>
</tr>
<tr>
<td>SLG8W (C0)</td>
<td>2667 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td></td>
<td>55 W</td>
<td>Socket P</td>
<td>March 2009</td>
<td>AW80576E8135</td>
<td></td>
</tr>
<tr>
<td>Core 2 Duo E8235</td>
<td>SLAQB (C0)</td>
<td>2800 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>10.5x</td>
<td></td>
<td>55 W</td>
<td>Socket P</td>
<td>April 2008</td>
<td></td>
<td></td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo E8335</td>
<td>SLAQC (C0)</td>
<td>2667 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td></td>
<td>55 W</td>
<td>Socket P</td>
<td>April 2008</td>
<td></td>
<td></td>
</tr>
<tr>
<td>&#160;???? (E0)</td>
<td>2933 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>11x</td>
<td></td>
<td>55 W</td>
<td>Socket P</td>
<td>March 2009</td>
<td></td>
<td></td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo E8435</td>
<td>SLAQD (C0))</td>
<td>3067 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>11.5x</td>
<td></td>
<td>55 W</td>
<td>Socket P</td>
<td>April 2008</td>
<td></td>
<td></td>
</tr>
<tr>
<td>&#160;???? (E0))</td>
<td>3067 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>11.5x</td>
<td></td>
<td>55 W</td>
<td>Socket P</td>
<td>March 2009</td>
<td></td>
<td></td>
</tr>
</table>
<p><a name=".22Penryn.22_.28standard-voltage.2C_45_nm.29" id=".22Penryn.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=31" title="Edit section: &quot;Penryn&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Penryn" (standard-voltage, 45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, IDA (Intel Dynamic Acceleration)</i></li>
<li>Penryn processors support Dynamic Front Side Bus Throttling between 400MT/s and 800MT/s.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0, E0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T9300</td>
<td>SLAQG, SLAYY</td>
<td rowspan="2">2500 MHz</td>
<td rowspan="2">6 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td rowspan="2">800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">12.5x</td>
<td>1.062 - 1.150 V</td>
<td rowspan="2">35 W</td>
<td><a href="/wiki/Socket_P" title="Socket P">Socket P</a></td>
<td rowspan="2"><span class="mw-formatted-date" title="2008-01-06"><span class="mw-formatted-date" title="01-06"><a href="/wiki/January_6" title="January 6">January 6</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>FF80576GG0606M</td>
<td rowspan="2">$316</td>
</tr>
<tr>
<td>SLAPV</td>
<td>1.00 - 1.250 V</td>
<td>FCBGA6</td>
<td>EC80576GG0606M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T9400</td>
<td>SL3BX</td>
<td rowspan="2">2533 MHz</td>
<td rowspan="2">6 MB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">9.5x</td>
<td rowspan="2">1.050 - 1.162V</td>
<td rowspan="2">35 W</td>
<td>Socket P</td>
<td rowspan="2"><span class="mw-formatted-date" title="2008-07-14"><span class="mw-formatted-date" title="07-14"><a href="/wiki/July_14" title="July 14">July 14</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>AW80576GH0616M</td>
<td rowspan="2">$316</td>
</tr>
<tr>
<td>SLB46</td>
<td>FCBGA6</td>
<td>AV80576GH0616M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T9500</td>
<td>SLAQH</td>
<td rowspan="2">2600 MHz</td>
<td rowspan="2">6 MB</td>
<td rowspan="2">800 MT/s</td>
<td rowspan="2">13x</td>
<td>1.062 - 1.150 V</td>
<td rowspan="2">35 W</td>
<td>Socket P</td>
<td rowspan="2">January 6, 2008</td>
<td>FF80576GG0646M</td>
<td rowspan="2">$530</td>
</tr>
<tr>
<td>SLAPW</td>
<td>1.00 - 1.250 V</td>
<td>FCBGA6</td>
<td>EC80576GG0646M</td>
</tr>
<tr>
<td>Core 2 Duo T9550</td>
<td>SLGE4 (E0)</td>
<td>2667 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td>1.050 - 1.212V</td>
<td>35 W</td>
<td>Socket P</td>
<td>December 28, 2008</td>
<td>AW80576GH0676MG</td>
<td>$316</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T9600</td>
<td>SLB47</td>
<td rowspan="2">2800 MHz</td>
<td rowspan="2">6 MB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">10.5x</td>
<td rowspan="2">1.050 - 1.162V</td>
<td rowspan="2">35 W</td>
<td>Socket P</td>
<td rowspan="2">July 14, 2008</td>
<td>AW80576GH0726M</td>
<td rowspan="2">$530</td>
</tr>
<tr>
<td>SLB43</td>
<td>FCBGA6</td>
<td>AV80576GH0726M</td>
</tr>
<tr>
<td>Core 2 Duo T9800</td>
<td>SLGES (E0)</td>
<td>2933 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>11x</td>
<td>1.050 - 1.212V</td>
<td>35 W</td>
<td>Socket P</td>
<td>December 28, 2008</td>
<td>AW80576GH0776MG</td>
<td>$530</td>
</tr>
</table>
<p><a name=".22Penryn.22_.28medium-voltage.2C_45_nm.29" id=".22Penryn.22_.28medium-voltage.2C_45_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=32" title="Edit section: &quot;Penryn&quot; (medium-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Penryn" (medium-voltage, 45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, IDA (Intel Dynamic Acceleration)</i></li>
<li>Penryn-P processors support Dynamic Front Side Bus Throttling between 533MT/s and 1066MT/s.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107&#160;mm²</li>
<li>Package size: 35&#160;mm × 35&#160;mm</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0, E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo P9500</td>
<td>SLGE8(E0)</td>
<td>2533 MHz</td>
<td>6 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>9.5x</td>
<td>1.050V - 1.162V</td>
<td>25 W</td>
<td>PGA 478</td>
<td><span class="mw-formatted-date" title="2008-07-14"><span class="mw-formatted-date" title="07-14"><a href="/wiki/July_14" title="July 14">July 14</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>AW80576SH0616M</td>
<td>$348</td>
</tr>
<tr>
<td>Core 2 Duo P9600</td>
<td>SLGE6 (E0)</td>
<td>2667 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td>1.050V - 1.212V</td>
<td>25 W</td>
<td>PGA 478</td>
<td>December 28, 2008</td>
<td>AW80576SH0676MG</td>
<td>$348</td>
</tr>
</table>
<p><a name=".22Penryn-2M.22_.28standard-voltage.2C_45_nm.29" id=".22Penryn-2M.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=33" title="Edit section: &quot;Penryn-2M&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Penryn-2M" (standard-voltage, 45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), IDA (Intel Dynamic Acceleration)</i><sup id="cite_ref-T6xxx_12-0" class="reference"><a href="#cite_note-T6xxx-12" title=""><span>[</span>13<span>]</span></a></sup></li>
<li>Penryn processors support Dynamic Front Side Bus Throttling between 400MT/s and 800MT/s.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 82&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">R0</a><sup id="cite_ref-T6xxx_12-1" class="reference"><a href="#cite_note-T6xxx-12" title=""><span>[</span>13<span>]</span></a></sup></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T6400</td>
<td>SLGJ4</td>
<td rowspan="2">2000 MHz</td>
<td rowspan="2">2 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td rowspan="2">800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">10x</td>
<td rowspan="2">1.00 - 1.250 V</td>
<td rowspan="2">35 W</td>
<td><a href="/wiki/Socket_P" title="Socket P">Socket P</a></td>
<td rowspan="2"><span class="mw-formatted-date" title="2009-01-06"><span class="mw-formatted-date" title="01-06"><a href="/wiki/January_6" title="January 6">January 6</a></span>, <a href="/wiki/2009" title="2009">2009</a></span></td>
<td>AW80577GG0412MA</td>
<td rowspan="2">OEM</td>
</tr>
<tr>
<td>&#160;?</td>
<td>&#160;?</td>
<td></td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T6600</td>
<td>SLGF5</td>
<td rowspan="2">2200 MHz</td>
<td rowspan="2">2 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td rowspan="2">800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">11x</td>
<td rowspan="2">1.00 - 1.250 V</td>
<td rowspan="2">35 W</td>
<td><a href="/wiki/Socket_P" title="Socket P">Socket P</a></td>
<td rowspan="2"><span class="mw-formatted-date" title="2009-01-06"><span class="mw-formatted-date" title="01-06"><a href="/wiki/January_6" title="January 6">January 6</a></span>, <a href="/wiki/2009" title="2009">2009</a></span></td>
<td></td>
<td rowspan="2">OEM</td>
</tr>
<tr>
<td>&#160;?</td>
<td>&#160;?</td>
<td></td>
</tr>
</table>
<p><a name=".22Penryn-3M.22_.28standard-voltage.2C_45_nm.29" id=".22Penryn-3M.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=34" title="Edit section: &quot;Penryn-3M&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Penryn-3M" (standard-voltage, 45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, IDA (Intel Dynamic Acceleration)</i></li>
<li>Penryn-3M processors support Dynamic Front Side Bus Throttling between 400MT/s and 800MT/s.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 82&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">M0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T8100</td>
<td>SLAP9, SLAYP</td>
<td rowspan="2">2100 MHz</td>
<td rowspan="2">3 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td rowspan="2">800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">10.5x</td>
<td rowspan="2">1.00 - 1.250 V</td>
<td rowspan="2">35 W</td>
<td><a href="/wiki/Socket_P" title="Socket P">Socket P</a></td>
<td rowspan="2"><span class="mw-formatted-date" title="2008-01-06"><span class="mw-formatted-date" title="01-06"><a href="/wiki/January_6" title="January 6">January 6</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>FF80577GG0453M</td>
<td rowspan="2">$209</td>
</tr>
<tr>
<td>SLAPT</td>
<td>FCBGA6</td>
<td>EC80576GG0453M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo T8300</td>
<td>SLAPA, SLAYQ</td>
<td rowspan="2">2400 MHz</td>
<td rowspan="2">3 MB</td>
<td rowspan="2">800 MT/s</td>
<td rowspan="2">12x</td>
<td rowspan="2">1.00 - 1.250 V</td>
<td rowspan="2">35 W</td>
<td>Socket P</td>
<td rowspan="2">January 6, 2008</td>
<td>FF80577GG0563M</td>
<td rowspan="2">$241</td>
</tr>
<tr>
<td>SLAPR</td>
<td>FCBGA6</td>
<td>EC80577GG0563M</td>
</tr>
</table>
<p><a name=".22Penryn-3M.22_.28medium-voltage.2C_45_nm.29" id=".22Penryn-3M.22_.28medium-voltage.2C_45_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=35" title="Edit section: &quot;Penryn-3M&quot; (medium-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Penryn-3M" (medium-voltage, 45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a> (except P7350 and P7450)<sup id="cite_ref-P7350_13-0" class="reference"><a href="#cite_note-P7350-13" title=""><span>[</span>14<span>]</span></a></sup><sup id="cite_ref-P7450_14-0" class="reference"><a href="#cite_note-P7450-14" title=""><span>[</span>15<span>]</span></a></sup>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, IDA (Intel Dynamic Acceleration)</i> (except P7350)<sup id="cite_ref-P7350_13-1" class="reference"><a href="#cite_note-P7350-13" title=""><span>[</span>14<span>]</span></a></sup></li>
<li>Penryn-3M-P processors support Dynamic Front Side Bus Throttling between 533MT/s and 1066MT/s.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 82&#160;mm²</li>
<li>Package size: 35&#160;mm × 35&#160;mm</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">M0, C0, E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo P7350</td>
<td>SLB53</td>
<td>2000 MHz</td>
<td>3 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>7.5x</td>
<td>1.00V - 1.250V</td>
<td>25 W</td>
<td>Socket P</td>
<td>Mid 2008</td>
<td>AW80577SH0413M</td>
<td>OEM</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo P7370<sup id="cite_ref-15" class="reference"><a href="#cite_note-15" title=""><span>[</span>16<span>]</span></a></sup></td>
<td rowspan="2">SLG8X</td>
<td rowspan="2">2000 MHz</td>
<td rowspan="2">3 MB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">7.5x</td>
<td rowspan="2">1.00V - 1.250V</td>
<td rowspan="2">25 W</td>
<td rowspan="2">Socket P</td>
<td rowspan="2">January 2009</td>
<td>AW80576GH0463M</td>
<td rowspan="2">OEM</td>
</tr>
<tr>
<td>AW80577SH0413ML</td>
</tr>
<tr>
<td>Core 2 Duo P7450<sup id="cite_ref-16" class="reference"><a href="#cite_note-16" title=""><span>[</span>17<span>]</span></a></sup></td>
<td>SLB45</td>
<td>2133 MHz</td>
<td>3 MB</td>
<td>1066 MT/s</td>
<td>8x</td>
<td>0.9V - 1.2125V</td>
<td>25 W</td>
<td>Socket P</td>
<td>January 2009</td>
<td>AW80577SH0413M</td>
<td>OEM</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo P8400</td>
<td>SLB3R</td>
<td rowspan="2">2266 MHz</td>
<td rowspan="2">3 MB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">8.5x</td>
<td rowspan="2">1.00V - 1.250V</td>
<td rowspan="2">25 W</td>
<td>Socket P</td>
<td rowspan="2">June 13, 2008<sup id="cite_ref-17" class="reference"><a href="#cite_note-17" title=""><span>[</span>18<span>]</span></a></sup></td>
<td>AW80577SH0513M</td>
<td rowspan="2">$209</td>
</tr>
<tr>
<td>SLB4M</td>
<td>FCBGA6</td>
<td>AV80577SH0513M</td>
</tr>
<tr>
<td rowspan="2">Core 2 Duo P8600</td>
<td>SLB3S</td>
<td rowspan="2">2400 MHz</td>
<td rowspan="2">3 MB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">9x</td>
<td rowspan="2">1.00V - 1.250V</td>
<td rowspan="2">25 W</td>
<td>Socket P</td>
<td rowspan="2">June 13, 2008<sup id="cite_ref-18" class="reference"><a href="#cite_note-18" title=""><span>[</span>19<span>]</span></a></sup></td>
<td>AW80577SH0563M</td>
<td rowspan="2">$241</td>
</tr>
<tr>
<td>SLB4N</td>
<td>FCBGA6</td>
<td>AV80577SH0563M</td>
</tr>
<tr>
<td>Core 2 Duo P8700</td>
<td>SLGFE</td>
<td>2533 MHz</td>
<td>3 MB</td>
<td>1066 MT/s</td>
<td>9.5x</td>
<td>1.00V - 1.250V</td>
<td>25 W</td>
<td>Socket P</td>
<td>December 28, 2008</td>
<td>AW80577SH0613MG</td>
<td>$241</td>
</tr>
</table>
<p><a name=".22Penryn.22_.28medium-voltage.2C_45_nm.2C_Small_Form_Factor.29" id=".22Penryn.22_.28medium-voltage.2C_45_nm.2C_Small_Form_Factor.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=36" title="Edit section: &quot;Penryn&quot; (medium-voltage, 45 nm, Small Form Factor)">edit</a>]</span> <span class="mw-headline">"Penryn" (medium-voltage, 45 nm, Small Form Factor)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, IDA (Intel Dynamic Acceleration)</i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107&#160;mm²</li>
<li>Package size: 22&#160;mm × 22&#160;mm</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo SP9300</td>
<td>SLB63</td>
<td>2266 MHz</td>
<td>6 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>8.5x</td>
<td>1.050 - 1.150 V</td>
<td>25 W</td>
<td>FCBGA6</td>
<td>July 2008</td>
<td>AV80576SH0516M</td>
<td>$284</td>
</tr>
<tr>
<td>Core 2 Duo SP9400</td>
<td>SLB64</td>
<td>2400 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>9x</td>
<td>1.050 - 1.150 V</td>
<td>25 W</td>
<td>BGA956</td>
<td>July 2008</td>
<td>AV80576SH0566M</td>
<td>$284.00</td>
</tr>
<tr>
<td>Core 2 Duo SP9600</td>
<td>SLGER(E0)</td>
<td>2533 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>9.5x</td>
<td>1.050 - 1.150 V</td>
<td>25 W</td>
<td>BGA956</td>
<td>Q1'09</td>
<td>AV80576SH0516M</td>
<td>$316.00</td>
</tr>
</table>
<p><a name=".22Penryn.22_.28low-voltage.2C_45_nm.2C_Small_Form_Factor.29" id=".22Penryn.22_.28low-voltage.2C_45_nm.2C_Small_Form_Factor.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=37" title="Edit section: &quot;Penryn&quot; (low-voltage, 45 nm, Small Form Factor)">edit</a>]</span> <span class="mw-headline">"Penryn" (low-voltage, 45 nm, Small Form Factor)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, IDA (Intel Dynamic Acceleration)</i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107&#160;mm²</li>
<li>Package size: 22&#160;mm × 22&#160;mm</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo SL9300</td>
<td>SLB66</td>
<td>1600 MHz</td>
<td>6 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>6x</td>
<td>1.050 - 1.150 V</td>
<td>17 W</td>
<td>FCBGA6</td>
<td>September 2008</td>
<td>AV80576LH0366M</td>
<td>$284</td>
</tr>
<tr>
<td>Core 2 Duo SL9400</td>
<td>SLB65</td>
<td>1866 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>7x</td>
<td>1.050 - 1.150 V</td>
<td>17 W</td>
<td>FCBGA6</td>
<td>September 2008</td>
<td>AV80576LH0256M</td>
<td>$316</td>
</tr>
</table>
<p><a name=".22Penryn-3M.22_.28ultra-low-voltage.2C_45_nm.2C_Small_Form_Factor.29_2" id=".22Penryn-3M.22_.28ultra-low-voltage.2C_45_nm.2C_Small_Form_Factor.29_2"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=38" title="Edit section: &quot;Penryn-3M&quot; (ultra-low-voltage, 45 nm, Small Form Factor)">edit</a>]</span> <span class="mw-headline">"Penryn-3M" (ultra-low-voltage, 45 nm, Small Form Factor)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, IDA (Intel Dynamic Acceleration)</i></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 82&#160;mm²</li>
<li>Package size: 22&#160;mm × 22&#160;mm</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">M0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Duo SU9300</td>
<td>SLGHN</td>
<td>1200 MHz</td>
<td>3 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>6x</td>
<td>1.050 - 1.150 V</td>
<td>10 W</td>
<td>FCBGA6</td>
<td>September 2008</td>
<td>AV80585UG0093M</td>
<td>$262</td>
</tr>
<tr>
<td>Core 2 Duo SU9400</td>
<td>SLB5Q</td>
<td>1400 MHz</td>
<td>3 MB</td>
<td>800 MT/s</td>
<td>7x</td>
<td>1.050 - 1.150 V</td>
<td>10 W</td>
<td>FCBGA6</td>
<td>September 2008</td>
<td>AV80577UG0093M</td>
<td>$289</td>
</tr>
</table>
<p><a name="Core_2_Extreme_3" id="Core_2_Extreme_3"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=39" title="Edit section: Core 2 Extreme">edit</a>]</span> <span class="mw-headline">Core 2 Extreme</span></h4>
<p><a name=".22Merom_XE.22_.28standard-voltage.2C_65_nm.29" id=".22Merom_XE.22_.28standard-voltage.2C_65_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=40" title="Edit section: &quot;Merom XE&quot; (standard-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Merom XE" (standard-voltage, 65 nm)</span></h5>
<p><i>These models feature an <a href="/wiki/CPU_locking" title="CPU locking">unlocked</a> <a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">clock multiplier</a></i></p>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, Intel Dynamic Front Side Bus Frequency Switching</i></li>
<li>Merom XE processors support Dynamic Front Side Bus Throttling between 400MT/s and 800MT/s.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 143&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">E1, G0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Extreme X7800</td>
<td>SLA6Z (E1)</td>
<td>2600 MHz</td>
<td>4 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>13x</td>
<td>1.0375 - 1.3 V</td>
<td>44 W</td>
<td><a href="/wiki/Socket_P" title="Socket P">Socket P</a></td>
<td><span class="mw-formatted-date" title="2007-07-16"><span class="mw-formatted-date" title="07-16"><a href="/wiki/July_16" title="July 16">July 16</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>LF80537GG0644M</td>
<td>$851</td>
</tr>
<tr>
<td rowspan="2">Core 2 Extreme X7900</td>
<td>SLA33 (E1)</td>
<td rowspan="2">2800 MHz</td>
<td rowspan="2">4 MB</td>
<td rowspan="2">800 MT/s</td>
<td rowspan="2">14x</td>
<td rowspan="2">1.0375 - 1.3 V</td>
<td rowspan="2">44 W</td>
<td rowspan="2">Socket P</td>
<td rowspan="2"><span class="mw-formatted-date" title="2007-08-22"><span class="mw-formatted-date" title="08-22"><a href="/wiki/August_22" title="August 22">August 22</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td rowspan="2">LF80537GG0724M</td>
<td rowspan="2">$851</td>
</tr>
<tr>
<td>SLAF4 (G0)</td>
</tr>
</table>
<p><a name=".22Penryn_XE.22_.28standard-voltage.2C_45_nm.29" id=".22Penryn_XE.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=41" title="Edit section: &quot;Penryn XE&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Penryn XE" (standard-voltage, 45 nm)</span></h5>
<ul>
<li>These models feature an <a href="/wiki/CPU_locking" title="CPU locking">unlocked</a> <a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">clock multiplier</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li>Penryn XE processors support Dynamic Front Side Bus Throttling between 400MT/s and 1066MT/s.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0</a></li>
</ul>
<table class="wikitable sortable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Extreme X9000</td>
<td>SLAQJ, SLAZ3</td>
<td>2800 MHz</td>
<td>6 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>14x</td>
<td>1.062 - 1.150 V</td>
<td>44 W</td>
<td><a href="/wiki/Socket_P" title="Socket P">Socket P</a></td>
<td><span class="mw-formatted-date" title="2008-01-06"><span class="mw-formatted-date" title="01-06"><a href="/wiki/January_6" title="January 6">January 6</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>FF80576ZG0726M</td>
<td>$851</td>
</tr>
<tr>
<td>Core 2 Extreme X9100</td>
<td>SLB48, SLG8M</td>
<td>3066 MHz</td>
<td>6 MB</td>
<td>1066 MT/s</td>
<td>11.5x</td>
<td></td>
<td>44 W</td>
<td>Socket P</td>
<td><span class="mw-formatted-date" title="2008-07-14"><span class="mw-formatted-date" title="07-14"><a href="/wiki/July_14" title="July 14">July 14</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>AW80576GH0836M</td>
<td>$851</td>
</tr>
</table>
<p><a name="Quad-Core_Notebook_processors" id="Quad-Core_Notebook_processors"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=42" title="Edit section: Quad-Core Notebook processors">edit</a>]</span> <span class="mw-headline">Quad-Core Notebook processors</span></h3>
<p><a name="Core_2_Quad_2" id="Core_2_Quad_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=43" title="Edit section: Core 2 Quad">edit</a>]</span> <span class="mw-headline">Core 2 Quad</span></h4>
<p><a name=".22Penryn_QC.22_.28standard-voltage.2C_45_nm.29" id=".22Penryn_QC.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=44" title="Edit section: &quot;Penryn QC&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Penryn QC" (standard-voltage, 45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li>Socket P processors are capable of throttling the FSB anywhere between 533-1066 MHz as necessary. Note that reports are stating this chip is a socket P' [sic] and as such may not be pin compatible with standard Socket P motherboards. Announcements closer to the time may clarify this situation.</li>
<li>Package size: 35&#160;mm × 35&#160;mm</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 107&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Quad Q9100</td>
<td>SLB5G</td>
<td>2266 MHz</td>
<td>2 × 6 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>8.5x</td>
<td>1.050 - 1.175 V</td>
<td>45 W</td>
<td>Socket P</td>
<td>August 2008</td>
<td>AW80581GH051003</td>
<td>$851</td>
</tr>
</table>
<p><a name=".22Penryn_QC-6M.22_.28standard-voltage.2C_45_nm.29" id=".22Penryn_QC-6M.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=45" title="Edit section: &quot;Penryn QC-6M&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Penryn QC-6M" (standard-voltage, 45 nm)</span></h5>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li>Socket P processors are capable of throttling the FSB anywhere between 533-1066 MHz as necessary. Note that reports are stating this chip is a socket P' [sic] and as such may not be pin compatible with standard Socket P motherboards. Announcements closer to the time may clarify this situation.</li>
<li>Package size: 35&#160;mm × 35&#160;mm</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 82&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Quad Q9000</td>
<td>SLGEJ</td>
<td>2000 MHz</td>
<td>2 × 3 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>7.5x</td>
<td>1.050 - 1.175 V</td>
<td>45 W</td>
<td>Socket P</td>
<td>December 28, 2008</td>
<td>AW80581GH0416M</td>
<td>$348</td>
</tr>
</table>
<p><a name="Core_2_Extreme_4" id="Core_2_Extreme_4"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=46" title="Edit section: Core 2 Extreme">edit</a>]</span> <span class="mw-headline">Core 2 Extreme</span></h4>
<p><a name=".22Penryn_QC_XE.22_.28standard-voltage.2C_45_nm.29" id=".22Penryn_QC_XE.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h5><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=47" title="Edit section: &quot;Penryn QC XE&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Penryn QC XE" (standard-voltage, 45 nm)</span></h5>
<ul>
<li>These models feature an <a href="/wiki/CPU_locking" title="CPU locking">unlocked</a> <a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">clock multiplier</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), iAMT2 (Intel Active Management), <a href="/wiki/Intel_VT" title="Intel VT" class="mw-redirect">Intel VT</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></i></li>
<li>Socket P processors are capable of throttling the FSB anywhere between 533-1066 MHz as necessary. Note that reports are stating this chip is a socket P' [sic] and as such may not be pin compatible with standard Socket P motherboards. Announcements closer to the time may clarify this situation.</li>
<li>Package size: 35&#160;mm × 35&#160;mm</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 107&#160;mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Core 2 Extreme QX9300</td>
<td>SLB5J</td>
<td>2533 MHz</td>
<td>2 × 6 <a href="/wiki/Megabyte" title="Megabyte">MB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>9.5x</td>
<td>1.050 - 1.175 V</td>
<td>45 W</td>
<td>Socket P</td>
<td>August 2008</td>
<td>AW80581ZH061003</td>
<td>$1038</td>
</tr>
</table>
<p><a name="See_also" id="See_also"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=48" title="Edit section: See also">edit</a>]</span> <span class="mw-headline">See also</span></h2>
<ul>
<li><a href="/wiki/Intel_Core_2" title="Intel Core 2">Intel Core 2</a></li>
<li><a href="/wiki/Comparison_of_Intel_processors" title="Comparison of Intel processors">Comparison of Intel processors</a></li>
<li><a href="/wiki/List_of_future_Intel_Core_2_microprocessors" title="List of future Intel Core 2 microprocessors">List of future Intel Core 2 microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_Dual-Core_microprocessors" title="List of Intel Pentium Dual-Core microprocessors">List of Intel Pentium Dual-Core microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">List of Intel Core i7 microprocessors</a></li>
<li><a href="/wiki/Engineering_sample_(CPU)" title="Engineering sample (CPU)">Engineering sample (CPU)</a></li>
</ul>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=49" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small">
<ol class="references">
<li id="cite_note-moreagressivehaltstate-0"><b><a href="#cite_ref-moreagressivehaltstate_0-0" title="">^</a></b> <a href="http://www.behardware.com/news/8499/less-power-greedy-core-2-duo.html" class="external text" title="http://www.behardware.com/news/8499/less-power-greedy-core-2-duo.html" rel="nofollow">Less power greedy Core 2 Duo</a>, BeHardware 15 November 2006</li>
<li id="cite_note-conroespeculation-1"><b><a href="#cite_ref-conroespeculation_1-0" title="">^</a></b> <a href="http://www.theinquirer.net/default.aspx?article=29504" class="external text" title="http://www.theinquirer.net/default.aspx?article=29504" rel="nofollow">Details regarding Conroe models</a>, 6 February 2006</li>
<li id="cite_note-x6900-2"><b><a href="#cite_ref-x6900_2-0" title="">^</a></b> <a href="http://www.dailytech.com/article.aspx?newsid=2625" class="external text" title="http://www.dailytech.com/article.aspx?newsid=2625" rel="nofollow">DailyTech article on upcoming Core 2 Extreme CPUs</a>, 31 May 2006</li>
<li id="cite_note-q6600-3"><b><a href="#cite_ref-q6600_3-0" title="">^</a></b> <a href="http://www.dailytech.com/article.aspx?newsid=4217" class="external text" title="http://www.dailytech.com/article.aspx?newsid=4217" rel="nofollow">Intel Core 2 Quad Announced Internally</a>, DailyTech, 19 September 2006</li>
<li id="cite_note-q6600rel-4"><b><a href="#cite_ref-q6600rel_4-0" title="">^</a></b> <a href="http://www.dailytech.com/article.aspx?newsid=5595" class="external text" title="http://www.dailytech.com/article.aspx?newsid=5595" rel="nofollow">Intel Hard-Launches Three New Quad-core Processors</a>, DailyTech, 7 January 2007</li>
<li id="cite_note-qx6700-5"><b><a href="#cite_ref-qx6700_5-0" title="">^</a></b> <a href="http://www.dailytech.com/article.aspx?newsid=3829" class="external text" title="http://www.dailytech.com/article.aspx?newsid=3829" rel="nofollow">"Kentsfield" to Debut at 2.66 GHz</a>, DailyTech, 16 August 2006</li>
<li id="cite_note-channelregister-071116-6"><b><a href="#cite_ref-channelregister-071116_6-0" title="">^</a></b> <cite style="font-style:normal" class="web" id="CITEREFIntel_Corporation2007">Intel Corporation (November 11, 2007). <a href="http://www.intel.com/pressroom/archive/releases/20071111comp.htm?iid=pr1_releasepri_20071111m" class="external text" title="http://www.intel.com/pressroom/archive/releases/20071111comp.htm?iid=pr1_releasepri_20071111m" rel="nofollow">"Intel's Fundamental Advance in Transistor Design Extends Moore's Law, Computing Performance"</a><span class="printonly">. <a href="http://www.intel.com/pressroom/archive/releases/20071111comp.htm?iid=pr1_releasepri_20071111m" class="external free" title="http://www.intel.com/pressroom/archive/releases/20071111comp.htm?iid=pr1_releasepri_20071111m" rel="nofollow">http://www.intel.com/pressroom/archive/releases/20071111comp.htm?iid=pr1_releasepri_20071111m</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Intel%27s+Fundamental+Advance+in+Transistor+Design+Extends+Moore%27s+Law%2C+Computing+Performance&amp;rft.atitle=&amp;rft.aulast=Intel+Corporation&amp;rft.au=Intel+Corporation&amp;rft.date=November+11%2C+2007&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fpressroom%2Farchive%2Freleases%2F20071111comp.htm%3Fiid%3Dpr1_releasepri_20071111m&amp;rfr_id=info:sid/en.wikipedia.org:List_of_Intel_Core_2_microprocessors"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-7"><b><a href="#cite_ref-7" title="">^</a></b> <cite style="font-style:normal" class="web" id="CITEREFIntel_Corporation2008">Intel Corporation (August 08, 2008). <a href="http://ark.intel.com/cpu.aspx?groupID=34444" class="external text" title="http://ark.intel.com/cpu.aspx?groupID=34444" rel="nofollow">"Intel Core2 Extreme Processor QX9770 (12M Cache, 3.20 GHz, 1600 MHz FSB)"</a><span class="printonly">. <a href="http://ark.intel.com/cpu.aspx?groupID=34444" class="external free" title="http://ark.intel.com/cpu.aspx?groupID=34444" rel="nofollow">http://ark.intel.com/cpu.aspx?groupID=34444</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Intel+Core2+Extreme+Processor+QX9770+%2812M+Cache%2C+3.20+GHz%2C+1600+MHz+FSB%29&amp;rft.atitle=&amp;rft.aulast=Intel+Corporation&amp;rft.au=Intel+Corporation&amp;rft.date=August+08%2C+2008&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fcpu.aspx%3FgroupID%3D34444&amp;rfr_id=info:sid/en.wikipedia.org:List_of_Intel_Core_2_microprocessors"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-8"><b><a href="#cite_ref-8" title="">^</a></b> <cite style="font-style:normal" class="web" id="CITEREFIntel_Corporation2008">Intel Corporation (August 08, 2008). <a href="http://ark.intel.com/cpu.aspx?groupID=34692&amp;code=QX9775" class="external text" title="http://ark.intel.com/cpu.aspx?groupID=34692&amp;code=QX9775" rel="nofollow">"Intel Core2 Extreme Processor QX9775 (12M Cache, 3.20 GHz, 1600 MHz FSB)"</a><span class="printonly">. <a href="http://ark.intel.com/cpu.aspx?groupID=34692&amp;code=QX9775" class="external free" title="http://ark.intel.com/cpu.aspx?groupID=34692&amp;code=QX9775" rel="nofollow">http://ark.intel.com/cpu.aspx?groupID=34692&amp;code=QX9775</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Intel+Core2+Extreme+Processor+QX9775+%2812M+Cache%2C+3.20+GHz%2C+1600+MHz+FSB%29&amp;rft.atitle=&amp;rft.aulast=Intel+Corporation&amp;rft.au=Intel+Corporation&amp;rft.date=August+08%2C+2008&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fcpu.aspx%3FgroupID%3D34692%26code%3DQX9775&amp;rfr_id=info:sid/en.wikipedia.org:List_of_Intel_Core_2_microprocessors"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-meromspeculation-9"><b><a href="#cite_ref-meromspeculation_9-0" title="">^</a></b> <a href="http://www.notebookreview.com/default.asp?newsID=2845" class="external text" title="http://www.notebookreview.com/default.asp?newsID=2845" rel="nofollow">Details regarding Merom models</a>, 24 March 2006</li>
<li id="cite_note-10"><b><a href="#cite_ref-10" title="">^</a></b> <a href="http://processorfinder.intel.com/details.aspx?sSpec=SL9U4" class="external text" title="http://processorfinder.intel.com/details.aspx?sSpec=SL9U4" rel="nofollow">IntelÂ Coreâ„¢2 Duo Mobile Processor T5500 - SL9U4</a></li>
<li id="cite_note-11"><b><a href="#cite_ref-11" title="">^</a></b> <a href="http://processorfinder.intel.com/details.aspx?sSpec=SL9U8" class="external text" title="http://processorfinder.intel.com/details.aspx?sSpec=SL9U8" rel="nofollow">IntelÂ Coreâ„¢2 Duo Mobile Processor T5500 - SL9U8</a></li>
<li id="cite_note-T6xxx-12">^ <a href="#cite_ref-T6xxx_12-0" title=""><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-T6xxx_12-1" title=""><sup><i><b>b</b></i></sup></a> <cite style="font-style:normal" class="web"><a href="http://ark.intel.com/cpu.aspx?groupID=40479&amp;code=t6400" class="external text" title="http://ark.intel.com/cpu.aspx?groupID=40479&amp;code=t6400" rel="nofollow">"Intel® Core™2 Duo Processor T6400 (2M Cache, 2.00 GHz, 800 MHz FSB)"</a>. Intel Corporation<span class="printonly">. <a href="http://ark.intel.com/cpu.aspx?groupID=40479&amp;code=t6400" class="external free" title="http://ark.intel.com/cpu.aspx?groupID=40479&amp;code=t6400" rel="nofollow">http://ark.intel.com/cpu.aspx?groupID=40479&amp;code=t6400</a></span><span class="reference-accessdate">. Retrieved on 2009-02-06</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Intel%C2%AE+Core%E2%84%A22+Duo+Processor+T6400+%282M+Cache%2C+2.00+GHz%2C+800+MHz+FSB%29&amp;rft.atitle=&amp;rft.pub=Intel+Corporation&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fcpu.aspx%3FgroupID%3D40479%26code%3Dt6400&amp;rfr_id=info:sid/en.wikipedia.org:List_of_Intel_Core_2_microprocessors"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-P7350-13">^ <a href="#cite_ref-P7350_13-0" title=""><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-P7350_13-1" title=""><sup><i><b>b</b></i></sup></a> <a href="http://processorfinder.intel.com/details.aspx?sSpec=SLB53" class="external free" title="http://processorfinder.intel.com/details.aspx?sSpec=SLB53" rel="nofollow">http://processorfinder.intel.com/details.aspx?sSpec=SLB53</a></li>
<li id="cite_note-P7450-14"><b><a href="#cite_ref-P7450_14-0" title="">^</a></b> <a href="http://processorfinder.intel.com/Details.aspx?sSpec=SLB54" class="external free" title="http://processorfinder.intel.com/Details.aspx?sSpec=SLB54" rel="nofollow">http://processorfinder.intel.com/Details.aspx?sSpec=SLB54</a></li>
<li id="cite_note-15"><b><a href="#cite_ref-15" title="">^</a></b> <a href="http://processorfinder.intel.com/details.aspx?sSpec=SLG8X" class="external free" title="http://processorfinder.intel.com/details.aspx?sSpec=SLG8X" rel="nofollow">http://processorfinder.intel.com/details.aspx?sSpec=SLG8X</a></li>
<li id="cite_note-16"><b><a href="#cite_ref-16" title="">^</a></b> <a href="http://www.cpu-world.com/CPUs/Core_2/Intel-Core%202%20Duo%20Mobile%20P7450%20AW80576GH0463M.html" class="external free" title="http://www.cpu-world.com/CPUs/Core_2/Intel-Core%202%20Duo%20Mobile%20P7450%20AW80576GH0463M.html" rel="nofollow">http://www.cpu-world.com/CPUs/Core_2/Intel-Core%202%20Duo%20Mobile%20P7450%20AW80576GH0463M.html</a></li>
<li id="cite_note-17"><b><a href="#cite_ref-17" title="">^</a></b> <a href="http://www.hardware.info/en-US/productdb/bGRkapiUmJjKY8g/viewproduct/Intel_Core_2_Duo_P8400/" class="external free" title="http://www.hardware.info/en-US/productdb/bGRkapiUmJjKY8g/viewproduct/Intel_Core_2_Duo_P8400/" rel="nofollow">http://www.hardware.info/en-US/productdb/bGRkapiUmJjKY8g/viewproduct/Intel_Core_2_Duo_P8400/</a></li>
<li id="cite_note-18"><b><a href="#cite_ref-18" title="">^</a></b> <a href="http://www.hardware.info/en-US/productdb/bGRkapiUmJjKZMg/viewproductprices/Intel_Core_2_Duo_P8600_BX80577P8600/" class="external free" title="http://www.hardware.info/en-US/productdb/bGRkapiUmJjKZMg/viewproductprices/Intel_Core_2_Duo_P8600_BX80577P8600/" rel="nofollow">http://www.hardware.info/en-US/productdb/bGRkapiUmJjKZMg/viewproductprices/Intel_Core_2_Duo_P8600_BX80577P8600/</a></li>
</ol>
</div>
<div class="references-small" style="margin-left:1.5em;">
<ul>
<li><a href="http://www.reghardware.co.uk/2006/05/23/ati_confirms_intel_allendale/" class="external text" title="http://www.reghardware.co.uk/2006/05/23/ati_confirms_intel_allendale/" rel="nofollow">ATI provides pointer to Intel's 'Allendale'</a>, 23 May 2006</li>
<li><a href="http://www.theinquirer.net/default.aspx?article=32026" class="external text" title="http://www.theinquirer.net/default.aspx?article=32026" rel="nofollow">Rumoured prices and specifications for Intel Core 2</a>, 30 May 2006</li>
<li><a href="http://www.tgdaily.com/2006/07/24/intel_to_launch_core_2_duo" class="external text" title="http://www.tgdaily.com/2006/07/24/intel_to_launch_core_2_duo" rel="nofollow">TGDaily indicates leaked release dates</a>, 24 July 2006</li>
<li><a href="http://digitimes.com/mobos/a20060717PB213.html" class="external text" title="http://digitimes.com/mobos/a20060717PB213.html" rel="nofollow">Intel to unveil five Merom CPUs in July, paper says</a> as re-reported by DigiTimes, 17 July 2006</li>
<li><a href="http://www.intel.com/pressroom/archive/releases/20060727comp.htm" class="external text" title="http://www.intel.com/pressroom/archive/releases/20060727comp.htm" rel="nofollow">Intel Unveils World's Best Processor</a>, 27 July 2006</li>
<li><a href="http://www.intel.com/pressroom/archive/releases/20070716corp_a.htm?iid=pr1_releasepri_20070716ar" class="external text" title="http://www.intel.com/pressroom/archive/releases/20070716corp_a.htm?iid=pr1_releasepri_20070716ar" rel="nofollow">Intel Takes Popular Laptops to 'Extreme' with First-Ever Extreme Edition Mobile Processor; Adds New Desktop Chip</a>, 16 July 2007</li>
<li><a href="http://xtreview.com/addcomment-id-2933-view-Core-2-duo-1333-mhz-stepping.html" class="external text" title="http://xtreview.com/addcomment-id-2933-view-Core-2-duo-1333-mhz-stepping.html" rel="nofollow">CORE 2 DUO 1333 MHZ STEPPING</a>, 18 July 2007</li>
</ul>
</div>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit&amp;section=50" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://ark.intel.com/sspecqdf.aspx" class="external text" title="http://ark.intel.com/sspecqdf.aspx" rel="nofollow">SSPEC/QDF Reference</a> (Intel)</li>
<li><a href="http://www.intel.com/products/processor_number/chart/core2xe.htm" class="external text" title="http://www.intel.com/products/processor_number/chart/core2xe.htm" rel="nofollow">Intel Core 2 Extreme processor numbers</a></li>
<li><a href="http://www.intel.com/products/processor_number/chart/core2quad.htm" class="external text" title="http://www.intel.com/products/processor_number/chart/core2quad.htm" rel="nofollow">Intel Core 2 Quad processor numbers</a></li>
<li><a href="http://www.intel.com/products/processor_number/chart/core2duo.htm" class="external text" title="http://www.intel.com/products/processor_number/chart/core2duo.htm" rel="nofollow">Intel Core 2 Duo processor numbers</a></li>
<li><a href="http://www.intel.com/products/processor_number/chart/core2solo.htm" class="external text" title="http://www.intel.com/products/processor_number/chart/core2solo.htm" rel="nofollow">Intel Core 2 Solo processor numbers</a></li>
<li><a href="http://www.intel.com/products/processor/core2duo/index.htm" class="external text" title="http://www.intel.com/products/processor/core2duo/index.htm" rel="nofollow">Intel Core 2 Duo product page</a></li>
<li><a href="http://www.intel.com/products/processor/core2XE/index.htm" class="external text" title="http://www.intel.com/products/processor/core2XE/index.htm" rel="nofollow">Intel Core 2 Extreme product page</a></li>
<li><a href="http://www.intel.com/pressroom/archive/releases/20060727comp.htm" class="external text" title="http://www.intel.com/pressroom/archive/releases/20060727comp.htm" rel="nofollow">Intel press release about the announcement of desktop and mobile Core 2 processors</a></li>
<li><a href="http://media.corporate-ir.net/media_files/irol/10/101302/Jan_20_08_1ku_Price.pdf" class="external text" title="http://media.corporate-ir.net/media_files/irol/10/101302/Jan_20_08_1ku_Price.pdf" rel="nofollow">Intel Processor Pricing</a></li>
<li><a href="http://www.reghardware.co.uk/2006/05/08/intel_core_2_brand/" class="external text" title="http://www.reghardware.co.uk/2006/05/08/intel_core_2_brand/" rel="nofollow">Naming and Availability</a></li>
<li><a href="http://www.xbitlabs.com/news/cpu/display/20060525154847.html" class="external text" title="http://www.xbitlabs.com/news/cpu/display/20060525154847.html" rel="nofollow">Model numbers</a></li>
<li><a href="http://www.intel.com/design/intarch/core2duo/tech_docs.htm" class="external text" title="http://www.intel.com/design/intarch/core2duo/tech_docs.htm" rel="nofollow">Intel Core 2 Duo Processors Technical Documents</a></li>
<li><a href="http://www.intc.com/priceList.cfm" class="external text" title="http://www.intc.com/priceList.cfm" rel="nofollow">Intel Corporation - Processor Price List</a></li>
</ul>
<table class="navbox" cellspacing="0" style=";">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible uncollapsed" style="width:100%;background:transparent;color:inherit;;">
<tr>
<th style=";" colspan="2" class="navbox-title">
<div style="float:left; width:6em;text-align:left;">
<div class="noprint plainlinks navbar" style="background:none; padding:0; font-weight:normal;;;border:none;; font-size:xx-small;"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><span title="View this template" style=";;border:none;">v</span></a>&#160;<span style="font-size:80%;">•</span>&#160;<a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><span title="Discussion about this template" style=";;border:none;">d</span></a>&#160;<span style="font-size:80%;">•</span>&#160;<a href="http://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit" rel="nofollow"><span title="Edit this template" style=";;border:none;;">e</span></a></div>
</div>
<span style="font-size:110%;"><a href="/wiki/Intel_Corporation" title="Intel Corporation">Intel</a> <a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">processors</a></span></th>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Discontinued</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;width:12em;">
<div style="padding:0em 0.75em;">pre-x86</div>
</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_4004" title="Intel 4004">4004</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_4040" title="Intel 4040">4040</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8008" title="Intel 8008">8008</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8080" title="Intel 8080">8080</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8085" title="Intel 8085">8085</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;width:12em;">
<div style="padding:0em 0.75em;"><a href="/wiki/X86" title="X86">x86</a>-16 (16 bit)</div>
</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_8086" title="Intel 8086">8086</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8088" title="Intel 8088">8088</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80186" title="Intel 80186">80186</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80188" title="Intel 80188">80188</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80286" title="Intel 80286">80286</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;width:12em;">
<div style="padding:0em 0.75em;">x86-32/<a href="/wiki/IA-32" title="IA-32">IA-32</a> (32 bit)</div>
</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_80386" title="Intel 80386">80386</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80486" title="Intel 80486">80486</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium" title="Pentium">Pentium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core" title="Intel Core">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_M" title="Celeron M" class="mw-redirect">Celeron M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;width:12em;">
<div style="padding:0em 0.75em;"><a href="/wiki/X86-64" title="X86-64">x86-64</a>/EM64T (64 bit)</div>
</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Pentium_4#Prescott_2M_.28Extreme_Edition.29" title="Pentium 4">Pentium 4 (Some)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Pentium Extreme Edition</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D (Some)</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;width:12em;">
<div style="padding:0em 0.75em;">Other</div>
</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Itanium#Original_Itanium_processor:_2001.E2.80.9302" title="Itanium">Itanium</a> — <a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a> — <i>RISC:</i> <a href="/wiki/Intel_i860" title="Intel i860">i860</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_i960" title="Intel i960">i960</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/StrongARM" title="StrongARM">StrongARM</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/IXP1200" title="IXP1200">IXP1200</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/XScale" title="XScale">XScale</a></div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Current</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Celeron" title="Celeron">Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_2" title="Intel Core 2">Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_A100" title="Intel A100">A100</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Xeon" title="Xeon">Xeon</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Itanium#Itanium_2_processors:_2002.E2.80.93present" title="Itanium">Itanium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_i7" title="Intel Core i7">Core i7</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Upcoming</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Tolapai" title="Tolapai">Tolapai</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Moorestown_(CPU)" title="Moorestown (CPU)">Moorestown</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_i5" title="Intel Core i5">Core i5</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Lists</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/CPU_socket#Intel_Sockets" title="CPU socket">CPU sockets</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">Processors</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a><br />
<a href="/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_microprocessors" title="List of Intel Core microprocessors">Core</a><span style="font-weight:bold;">&#160;·</span> <strong class="selflink">Core 2</strong><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">Core i7</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">Pentium II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">Pentium III</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_4_microprocessors" title="List of Intel Pentium 4 microprocessors">Pentium 4</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">Pentium D</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_Dual-Core_microprocessors" title="List of Intel Pentium Dual-Core microprocessors">Pentium Dual-Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">Pentium M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Xeon_microprocessors" title="List of Intel Xeon microprocessors">Xeon</a><br />
<a href="/wiki/List_of_future_Intel_Celeron_microprocessors" title="List of future Intel Celeron microprocessors">Future Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Pentium_Dual-Core_microprocessors" title="List of future Intel Pentium Dual-Core microprocessors">Future Pentium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Core_2_microprocessors" title="List of future Intel Core 2 microprocessors">Future Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Core_i7_microprocessors" title="List of future Intel Core i7 microprocessors">Future Core i7</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Xeon_microprocessors" title="List of future Intel Xeon microprocessors">Future Xeon</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Microarchitectures</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;width:12em;">
<div style="padding:0em 0.75em;">Past and present</div>
</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Pentium" title="Pentium">P5</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_P6_(microarchitecture)" title="Intel P6 (microarchitecture)">P6</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_NetBurst" title="Intel NetBurst">NetBurst</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;width:12em;">
<div style="padding:0em 0.75em;">Future</div>
</td>
<td style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Larrabee_(GPU)" title="Larrabee (GPU)">Larrabee</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Sandy_Bridge_(microarchitecture)" title="Intel Sandy Bridge (microarchitecture)">Sandy Bridge</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Haswell_(microarchitecture)" title="Intel Haswell (microarchitecture)">Haswell</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Preprocessor node count: 3514/1000000
Post-expand include size: 71599/2048000 bytes
Template argument size: 42378/2048000 bytes
Expensive parser function count: 0/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:5051859-0!1!0!default!!en!2 and timestamp 20090517144635 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/List_of_Intel_Core_2_microprocessors">http://en.wikipedia.org/wiki/List_of_Intel_Core_2_microprocessors</a>"</div>
			<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>:&#32;<span dir='ltr'><a href="/wiki/Category:Intel_x86_microprocessors" title="Category:Intel x86 microprocessors">Intel x86 microprocessors</a></span> | <span dir='ltr'><a href="/wiki/Category:Lists_of_microprocessors" title="Category:Lists of microprocessors">Lists of microprocessors</a></span></div></div>			<!-- end content -->
						<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
	
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/List_of_Intel_Core_2_microprocessors" title="View the content page [c]" accesskey="c">Article</a></li>
				 <li id="ca-talk"><a href="/wiki/Talk:List_of_Intel_Core_2_microprocessors" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-edit"><a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=edit" title="You can edit this page. &#10;Please use the preview button before saving. [e]" accesskey="e">Edit this page</a></li>
				 <li id="ca-history"><a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;action=history" title="Past versions of this page [h]" accesskey="h">History</a></li>			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=List_of_Intel_Core_2_microprocessors" title="You are encouraged to log in; however, it is not mandatory. [o]" accesskey="o">Log in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(http://upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class='generated-sidebar portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
				<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content — the best of Wikipedia">Featured content</a></li>
				<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/w/index.php" id="searchform"><div>
				<input type='hidden' name="title" value="Special:Search"/>
				<input id="searchInput" name="search" type="text" title="Search Wikipedia [f]" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" title="Go to a page with this exact name if one exists" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search Wikipedia for this text" />
			</div></form>
		</div>
	</div>
	<div class='generated-sidebar portlet' id='p-interaction'>
		<h5>Interaction</h5>
		<div class='pBody'>
			<ul>
				<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
				<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-contact"><a href="/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Donate/Now/en?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=spontaneous_donation" title="Support us">Donate to Wikipedia</a></li>
				<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/List_of_Intel_Core_2_microprocessors" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/List_of_Intel_Core_2_microprocessors" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-upload"><a href="/wiki/Wikipedia:Upload" title="Upload files [u]" accesskey="u">Upload file</a></li>
<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/w/index.php?title=List_of_Intel_Core_2_microprocessors&amp;oldid=289226282" title="Permanent link to this version of the page">Permanent link</a></li><li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=List_of_Intel_Core_2_microprocessors&amp;id=289226282">Cite this page</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>Languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-zh"><a href="http://zh.wikipedia.org/wiki/Intel_Core_2_%E8%99%95%E7%90%86%E5%99%A8%E5%88%97%E8%A1%A8">中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>
				<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
					<li id="lastmod"> This page was last modified on 11 May 2009, at 10:05 (UTC).</li>
					<li id="copyright">All text is available under the terms of the <a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Copyrights" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc.</a>, a U.S. registered <a class='internal' href="http://en.wikipedia.org/wiki/501%28c%29#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="http://en.wikipedia.org/wiki/Non-profit_organization" title="Non-profit organization">nonprofit</a> <a href="http://en.wikipedia.org/wiki/Charitable_organization" title="Charitable organization">charity</a>.<br /></li>
					<li id="privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
					<li id="about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
					<li id="disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
</div>

		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served by srv181 in 0.246 secs. --></body></html>
