INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI_files/Adders/Adders.srcs/sources_1/new/HA_Case.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_Case
