

================================================================
== Vivado HLS Report for 'des_dec'
================================================================
* Date:           Wed Dec 23 14:01:41 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q21_5
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4867|  4867|  4867|  4867|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- loop3           |  1584|  1584|        99|          -|          -|    16|    no    |
        | + loop3.1        |    96|    96|         2|          -|          -|    48|    no    |
        |- Pipeline_loop4  |  3152|  3152|       197|          -|          -|    16|    no    |
        | + loop4_1        |    96|    96|         2|          -|          -|    48|    no    |
        | + loop4_2        |    32|    32|         4|          -|          -|     8|    no    |
        | + loop4_3        |    64|    64|         2|          -|          -|    32|    no    |
        |- loop5           |   128|   128|         2|          -|          -|    64|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|   1756|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        3|      -|     25|     20|    0|
|Multiplexer      |        -|      -|      -|    260|    -|
|Register         |        -|      -|    938|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        3|      0|    963|   2036|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        3|      0|      2|      9|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |E_U        |des_dec_E        |        0|  6|   5|    0|    48|    6|     1|          288|
    |P_U        |des_dec_P        |        0|  6|   3|    0|    32|    6|     1|          192|
    |PC2_U      |des_dec_PC2      |        0|  6|   5|    0|    48|    6|     1|          288|
    |PI_U       |des_dec_PI       |        0|  7|   7|    0|    64|    7|     1|          448|
    |S_U        |des_dec_S        |        1|  0|   0|    0|   512|    4|     1|         2048|
    |sub_key_U  |des_dec_sub_key  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                 |        3| 25|  20|    0|   720|   93|     6|         4288|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |add_ln246_1_fu_2290_p2   |     +    |      0|  0|   18|          11|          11|
    |add_ln246_fu_2268_p2     |     +    |      0|  0|   16|           9|           9|
    |i_1_fu_1758_p2           |     +    |      0|  0|   15|           5|           1|
    |i_5_fu_1981_p2           |     +    |      0|  0|   15|           5|           1|
    |i_fu_2377_p2             |     +    |      0|  0|   15|           7|           1|
    |j_4_fu_1934_p2           |     +    |      0|  0|   15|           6|           1|
    |j_5_fu_2089_p2           |     +    |      0|  0|   13|           4|           1|
    |j_6_fu_2323_p2           |     +    |      0|  0|   15|           6|           1|
    |j_fu_2001_p2             |     +    |      0|  0|   15|           6|           1|
    |sub_ln218_fu_1949_p2     |     -    |      0|  0|   15|           5|           6|
    |sub_ln229_fu_2023_p2     |     -    |      0|  0|   15|           7|           6|
    |sub_ln232_fu_2012_p2     |     -    |      0|  0|   15|           4|           5|
    |sub_ln240_1_fu_2143_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln240_2_fu_2149_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln240_fu_2125_p2     |     -    |      0|  0|   15|           7|           7|
    |sub_ln243_1_fu_2161_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln243_fu_2155_p2     |     -    |      0|  0|    8|           6|           6|
    |sub_ln254_fu_2344_p2     |     -    |      0|  0|   15|           7|           6|
    |sub_ln270_fu_2392_p2     |     -    |      0|  0|   15|           8|           7|
    |and_ln240_fu_2184_p2     |    and   |      0|  0|   48|          48|          48|
    |and_ln243_fu_2232_p2     |    and   |      0|  0|   47|          47|          47|
    |empty_10_fu_1782_p2      |   icmp   |      0|  0|   11|           5|           1|
    |empty_12_fu_1794_p2      |   icmp   |      0|  0|   11|           5|           1|
    |empty_7_fu_1764_p2       |   icmp   |      0|  0|   11|           5|           4|
    |empty_8_fu_1770_p2       |   icmp   |      0|  0|   11|           5|           4|
    |icmp_ln192_fu_1752_p2    |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln216_fu_1928_p2    |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln223_fu_1975_p2    |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln227_fu_1995_p2    |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln235_fu_2083_p2    |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln252_fu_2317_p2    |   icmp   |      0|  0|   11|           6|           7|
    |icmp_ln267_fu_2371_p2    |   icmp   |      0|  0|   11|           7|           8|
    |lshr_ln218_fu_1959_p2    |   lshr   |      0|  0|  166|          56|          56|
    |lshr_ln229_fu_2033_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln240_1_fu_2192_p2  |   lshr   |      0|  0|  150|          48|          48|
    |lshr_ln240_fu_2178_p2    |   lshr   |      0|  0|  150|          48|          48|
    |lshr_ln243_1_fu_2240_p2  |   lshr   |      0|  0|  148|          47|          47|
    |lshr_ln243_fu_2226_p2    |   lshr   |      0|  0|  148|          45|          47|
    |lshr_ln254_fu_2354_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln270_fu_2402_p2    |   lshr   |      0|  0|  182|          64|          64|
    |empty_11_fu_1788_p2      |    or    |      0|  0|    2|           1|           1|
    |empty_13_fu_1800_p2      |    or    |      0|  0|    2|           1|           1|
    |empty_9_fu_1776_p2       |    or    |      0|  0|    2|           1|           1|
    |or_ln241_fu_2210_p2      |    or    |      0|  0|    2|           1|           1|
    |R_1_fu_2338_p2           |    xor   |      0|  0|   32|          32|          32|
    |xor_ln232_1_fu_2077_p2   |    xor   |      0|  0|   48|          48|          48|
    |xor_ln232_fu_2071_p2     |    xor   |      0|  0|   47|          47|          47|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 1756|         778|         742|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |C_1_fu_264                   |  15|          3|   28|         84|
    |D_1_fu_268                   |  15|          3|   28|         84|
    |L_0_reg_419                  |   9|          2|   32|         64|
    |ap_NS_fsm                    |  89|         18|    1|         18|
    |f_function_res_0_reg_477     |   9|          2|   32|         64|
    |i_2_reg_375                  |   9|          2|    5|         10|
    |i_3_reg_430                  |   9|          2|    5|         10|
    |i_4_reg_499                  |   9|          2|    7|         14|
    |inv_init_perm_res_0_reg_510  |   9|          2|   64|        128|
    |j_0_reg_398                  |   9|          2|    6|         12|
    |j_1_reg_454                  |   9|          2|    6|         12|
    |j_2_reg_465                  |   9|          2|    4|          8|
    |j_3_reg_488                  |   9|          2|    6|         12|
    |s_input_0_reg_442            |   9|          2|   64|        128|
    |s_output_1_fu_276            |   9|          2|   32|         64|
    |sub_key_address0             |  15|          3|    4|         12|
    |sub_key_load_1_reg_386       |   9|          2|   64|        128|
    |temp_reg_409                 |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 260|         55|  420|        916|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |C_1_fu_264                   |  28|   0|   28|          0|
    |D_1_fu_268                   |  28|   0|   28|          0|
    |L_0_reg_419                  |  32|   0|   32|          0|
    |L_reg_2434                   |  32|   0|   32|          0|
    |R_reg_2439                   |  32|   0|   32|          0|
    |add_ln246_1_reg_2564         |  11|   0|   11|          0|
    |ap_CS_fsm                    |  17|   0|   17|          0|
    |f_function_res_0_reg_477     |  32|   0|   32|          0|
    |i_1_reg_2447                 |   5|   0|    5|          0|
    |i_2_reg_375                  |   5|   0|    5|          0|
    |i_3_reg_430                  |   5|   0|    5|          0|
    |i_4_reg_499                  |   7|   0|    7|          0|
    |i_5_reg_2498                 |   5|   0|    5|          0|
    |i_reg_2605                   |   7|   0|    7|          0|
    |inv_init_perm_res_0_reg_510  |  64|   0|   64|          0|
    |j_0_reg_398                  |   6|   0|    6|          0|
    |j_1_reg_454                  |   6|   0|    6|          0|
    |j_2_reg_465                  |   4|   0|    4|          0|
    |j_3_reg_488                  |   6|   0|    6|          0|
    |j_4_reg_2475                 |   6|   0|    6|          0|
    |j_5_reg_2544                 |   4|   0|    4|          0|
    |j_6_reg_2577                 |   6|   0|    6|          0|
    |j_reg_2511                   |   6|   0|    6|          0|
    |pre_output_reg_2503          |  64|   0|   64|          0|
    |s_input_0_reg_442            |  64|   0|   64|          0|
    |s_output_1_fu_276            |  32|   0|   32|          0|
    |sub_key_addr_reg_2455        |   4|   0|    4|          0|
    |sub_key_load_1_reg_386       |  64|   0|   64|          0|
    |sub_ln240_2_reg_2554         |   5|   0|    6|          1|
    |sub_ln240_reg_2549           |   6|   0|    7|          1|
    |sub_ln243_1_reg_2559         |   5|   0|    6|          1|
    |temp_reg_409                 |  32|   0|   32|          0|
    |tmp_11_reg_2467              |  56|   0|   56|          0|
    |trunc_ln218_1_reg_2485       |  63|   0|   63|          0|
    |trunc_ln254_1_reg_2587       |  31|   0|   31|          0|
    |trunc_ln270_1_reg_2615       |  63|   0|   63|          0|
    |xor_ln232_1_reg_2536         |  48|   0|   48|          0|
    |xor_ln232_reg_2531           |  47|   0|   47|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 938|   0|  941|          3|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_return  | out |   64| ap_ctrl_hs |    des_dec   | return value |
|input_r    |  in |   64|   ap_none  |    input_r   |    scalar    |
|key        |  in |   64|   ap_none  |      key     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

