
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001754  000017e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001754  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000578  00800124  00800124  0000180c  2**0
                  ALLOC
  3 .stab         00000a74  00000000  00000000  0000180c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000037  00000000  00000000  00002280  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000080  00000000  00000000  000022b7  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000006df  00000000  00000000  00002337  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001250  00000000  00000000  00002a16  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000501  00000000  00000000  00003c66  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000fcb  00000000  00000000  00004167  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000420  00000000  00000000  00005134  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000007ee  00000000  00000000  00005554  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000693  00000000  00000000  00005d42  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000c0  00000000  00000000  000063d5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 45 00 	jmp	0x8a	; 0x8a <__ctors_end>
       4:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
       8:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
       c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      10:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      14:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      18:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      1c:	0c 94 06 06 	jmp	0xc0c	; 0xc0c <__vector_7>
      20:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      24:	0c 94 f7 06 	jmp	0xdee	; 0xdee <__vector_9>
      28:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      2c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      30:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      34:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      38:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      3c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      40:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      44:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      48:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      4c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      50:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      54:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      58:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      5c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      60:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      64:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      68:	00 00       	nop
      6a:	00 00       	nop
      6c:	00 00       	nop
      6e:	00 00       	nop
      70:	00 00       	nop
      72:	00 00       	nop
      74:	27 c0       	rjmp	.+78     	; 0xc4 <__bad_interrupt>
      76:	ca c5       	rjmp	.+2964   	; 0xc0c <__vector_7>
      78:	25 c0       	rjmp	.+74     	; 0xc4 <__bad_interrupt>
      7a:	b9 c6       	rjmp	.+3442   	; 0xdee <__vector_9>
      7c:	00 00       	nop
      7e:	00 00       	nop
      80:	00 00       	nop
      82:	00 00       	nop
      84:	00 00       	nop
      86:	00 00       	nop
      88:	1d c0       	rjmp	.+58     	; 0xc4 <__bad_interrupt>

0000008a <__ctors_end>:
      8a:	11 24       	eor	r1, r1
      8c:	1f be       	out	0x3f, r1	; 63
      8e:	cf ef       	ldi	r28, 0xFF	; 255
      90:	d8 e0       	ldi	r29, 0x08	; 8
      92:	de bf       	out	0x3e, r29	; 62
      94:	cd bf       	out	0x3d, r28	; 61

00000096 <__do_copy_data>:
      96:	11 e0       	ldi	r17, 0x01	; 1
      98:	a0 e0       	ldi	r26, 0x00	; 0
      9a:	b1 e0       	ldi	r27, 0x01	; 1
      9c:	e4 e5       	ldi	r30, 0x54	; 84
      9e:	f7 e1       	ldi	r31, 0x17	; 23
      a0:	02 c0       	rjmp	.+4      	; 0xa6 <.do_copy_data_start>

000000a2 <.do_copy_data_loop>:
      a2:	05 90       	lpm	r0, Z+
      a4:	0d 92       	st	X+, r0

000000a6 <.do_copy_data_start>:
      a6:	a4 32       	cpi	r26, 0x24	; 36
      a8:	b1 07       	cpc	r27, r17
      aa:	d9 f7       	brne	.-10     	; 0xa2 <.do_copy_data_loop>

000000ac <__do_clear_bss>:
      ac:	16 e0       	ldi	r17, 0x06	; 6
      ae:	a4 e2       	ldi	r26, 0x24	; 36
      b0:	b1 e0       	ldi	r27, 0x01	; 1
      b2:	01 c0       	rjmp	.+2      	; 0xb6 <.do_clear_bss_start>

000000b4 <.do_clear_bss_loop>:
      b4:	1d 92       	st	X+, r1

000000b6 <.do_clear_bss_start>:
      b6:	ac 39       	cpi	r26, 0x9C	; 156
      b8:	b1 07       	cpc	r27, r17
      ba:	e1 f7       	brne	.-8      	; 0xb4 <.do_clear_bss_loop>
      bc:	0e 94 64 00 	call	0xc8	; 0xc8 <main>
      c0:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <_exit>

000000c4 <__bad_interrupt>:
      c4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000c8 <main>:


int main(void) 
{
    
	Kernel_Init();
      c8:	0e 94 72 09 	call	0x12e4	; 0x12e4 <Kernel_Init>

	Kernel_Task_Create(Task_RGB_LED,  0);
      cc:	89 ea       	ldi	r24, 0xA9	; 169
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	60 e0       	ldi	r22, 0x00	; 0
      d2:	0e 94 30 08 	call	0x1060	; 0x1060 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      d6:	82 ea       	ldi	r24, 0xA2	; 162
      d8:	90 e0       	ldi	r25, 0x00	; 0
      da:	61 e0       	ldi	r22, 0x01	; 1
      dc:	0e 94 30 08 	call	0x1060	; 0x1060 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      e0:	8d eb       	ldi	r24, 0xBD	; 189
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	62 e0       	ldi	r22, 0x02	; 2
      e6:	0e 94 30 08 	call	0x1060	; 0x1060 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      ea:	8b e9       	ldi	r24, 0x9B	; 155
      ec:	90 e0       	ldi	r25, 0x00	; 0
      ee:	63 e0       	ldi	r22, 0x03	; 3
      f0:	0e 94 30 08 	call	0x1060	; 0x1060 <Kernel_Task_Create>
	//Kernel_Task_Create(Tasks_Task5,  0);
	//Kernel_Task_Create(Tasks_Task6,  6);
	//Kernel_Task_Create(Tasks_Task7,  4);
	//Kernel_Task_Create(Tasks_Task8,  8);
	//Kernel_Task_Create(Tasks_Task9,  7);
	Kernel_PreSleep_Hook(Tasks_Disable_Peripherals);
      f4:	81 e8       	ldi	r24, 0x81	; 129
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	0e 94 59 0b 	call	0x16b2	; 0x16b2 <Kernel_PreSleep_Hook>
	
	Kernel_Start_Tasks();
      fc:	0e 94 a8 08 	call	0x1150	; 0x1150 <Kernel_Start_Tasks>
     100:	ff cf       	rjmp	.-2      	; 0x100 <main+0x38>

00000102 <Tasks_Disable_Peripherals>:
#include "tasks.h"

void Tasks_Disable_Peripherals(void)
{
    
}
     102:	08 95       	ret

00000104 <Tasks_Task9>:
void Tasks_Task9(void){
  
  
  while(1){
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     104:	86 e4       	ldi	r24, 0x46	; 70
     106:	90 e0       	ldi	r25, 0x00	; 0
     108:	0e 94 b7 09 	call	0x136e	; 0x136e <Kernel_Task_Sleep>
     10c:	fb cf       	rjmp	.-10     	; 0x104 <Tasks_Task9>

0000010e <Tasks_Task8>:
  
  
  while(1){
    
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     10e:	86 e4       	ldi	r24, 0x46	; 70
     110:	90 e0       	ldi	r25, 0x00	; 0
     112:	0e 94 b7 09 	call	0x136e	; 0x136e <Kernel_Task_Sleep>
     116:	fb cf       	rjmp	.-10     	; 0x10e <Tasks_Task8>

00000118 <Tasks_Task7>:
  
  
  while(1){

    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     118:	86 e4       	ldi	r24, 0x46	; 70
     11a:	90 e0       	ldi	r25, 0x00	; 0
     11c:	0e 94 b7 09 	call	0x136e	; 0x136e <Kernel_Task_Sleep>
     120:	fb cf       	rjmp	.-10     	; 0x118 <Tasks_Task7>

00000122 <Tasks_Task6>:
  
  
  while(1){

    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     122:	86 e4       	ldi	r24, 0x46	; 70
     124:	90 e0       	ldi	r25, 0x00	; 0
     126:	0e 94 b7 09 	call	0x136e	; 0x136e <Kernel_Task_Sleep>
     12a:	fb cf       	rjmp	.-10     	; 0x122 <Tasks_Task6>

0000012c <Tasks_Task5>:

void Tasks_Task5(void){
  
  while(1){
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     12c:	86 e4       	ldi	r24, 0x46	; 70
     12e:	90 e0       	ldi	r25, 0x00	; 0
     130:	0e 94 b7 09 	call	0x136e	; 0x136e <Kernel_Task_Sleep>
     134:	fb cf       	rjmp	.-10     	; 0x12c <Tasks_Task5>

00000136 <Task_Sensor>:
}

void Task_Sensor(void){
  
  //Init and Disable SenswEn
  DDRD  |= (1<<3);
     136:	53 9a       	sbi	0x0a, 3	; 10
  PORTD |= (1<<3);
     138:	5b 9a       	sbi	0x0b, 3	; 11
  
  while(1){

    
    Kernel_Task_Sleep(3000/KER_TICK_TIME);
     13a:	8e e1       	ldi	r24, 0x1E	; 30
     13c:	90 e0       	ldi	r25, 0x00	; 0
     13e:	0e 94 b7 09 	call	0x136e	; 0x136e <Kernel_Task_Sleep>
     142:	fb cf       	rjmp	.-10     	; 0x13a <Task_Sensor+0x4>

00000144 <Task_Vin_Sense>:
}

void Task_Vin_Sense(void){
  
  //Init and Disable Vinsense
  DDRD  |= (1<<2);
     144:	52 9a       	sbi	0x0a, 2	; 10
  PORTD &=~(1<<2);
     146:	5a 98       	cbi	0x0b, 2	; 11

  while(1){
    
    Kernel_Task_Sleep(6000/KER_TICK_TIME);
     148:	8c e3       	ldi	r24, 0x3C	; 60
     14a:	90 e0       	ldi	r25, 0x00	; 0
     14c:	0e 94 b7 09 	call	0x136e	; 0x136e <Kernel_Task_Sleep>
     150:	fb cf       	rjmp	.-10     	; 0x148 <Task_Vin_Sense+0x4>

00000152 <Task_RGB_LED>:
{
    
}

void Task_RGB_LED(void)
{
     152:	cf 93       	push	r28
     154:	df 93       	push	r29
    //Red, Green, Blue
    DDRD |= (1<<5)|(1<<6)|(1<<7);
     156:	8a b1       	in	r24, 0x0a	; 10
     158:	80 6e       	ori	r24, 0xE0	; 224
     15a:	8a b9       	out	0x0a, r24	; 10
    PORTD|= (1<<5)|(1<<6)|(1<<7);
     15c:	8b b1       	in	r24, 0x0b	; 11
     15e:	80 6e       	ori	r24, 0xE0	; 224
     160:	8b b9       	out	0x0b, r24	; 11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     162:	c0 ea       	ldi	r28, 0xA0	; 160
     164:	df e0       	ldi	r29, 0x0F	; 15
  
    while(1)
    {
        PORTD &=~ (1<<6);
     166:	5e 98       	cbi	0x0b, 6	; 11
     168:	ce 01       	movw	r24, r28
     16a:	01 97       	sbiw	r24, 0x01	; 1
     16c:	f1 f7       	brne	.-4      	; 0x16a <Task_RGB_LED+0x18>
        _delay_ms(2);
        PORTD |=  (1<<6);
     16e:	5e 9a       	sbi	0x0b, 6	; 11
        Kernel_Task_Sleep(3000/KER_TICK_TIME);
     170:	8e e1       	ldi	r24, 0x1E	; 30
     172:	90 e0       	ldi	r25, 0x00	; 0
     174:	0e 94 b7 09 	call	0x136e	; 0x136e <Kernel_Task_Sleep>
     178:	f6 cf       	rjmp	.-20     	; 0x166 <Task_RGB_LED+0x14>

0000017a <Task_Radio>:
  }
}

void Task_Radio(void){
  
  nRF24L01P_Init();
     17a:	0e 94 10 04 	call	0x820	; 0x820 <nRF24L01P_Init>
  nRF24L01P_Disable_SPI();
     17e:	0e 94 15 01 	call	0x22a	; 0x22a <nRF24L01P_Disable_SPI>
	nRF24L01P_Disable_GPIO();
     182:	0e 94 09 01 	call	0x212	; 0x212 <nRF24L01P_Disable_GPIO>
  
  while(1){

    
    Kernel_Task_Sleep(3000/KER_TICK_TIME);
     186:	8e e1       	ldi	r24, 0x1E	; 30
     188:	90 e0       	ldi	r25, 0x00	; 0
     18a:	0e 94 b7 09 	call	0x136e	; 0x136e <Kernel_Task_Sleep>
     18e:	fb cf       	rjmp	.-10     	; 0x186 <Task_Radio+0xc>

00000190 <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     190:	87 e8       	ldi	r24, 0x87	; 135
     192:	96 e0       	ldi	r25, 0x06	; 6
     194:	90 93 9b 06 	sts	0x069B, r25
     198:	80 93 9a 06 	sts	0x069A, r24
  nRF24L01P->Mode=0x00;
     19c:	10 92 87 06 	sts	0x0687, r1
  nRF24L01P->TempBuf[0]=0x00;
     1a0:	10 92 88 06 	sts	0x0688, r1
  nRF24L01P->TempBuf[1]=0x00;
     1a4:	10 92 89 06 	sts	0x0689, r1
  nRF24L01P->Address.Own=0x00;
     1a8:	10 92 8a 06 	sts	0x068A, r1
  nRF24L01P->Address.Dest=0x01;
     1ac:	21 e0       	ldi	r18, 0x01	; 1
     1ae:	20 93 8b 06 	sts	0x068B, r18
  nRF24L01P->Config.RxTimeout=10;
     1b2:	8a e0       	ldi	r24, 0x0A	; 10
     1b4:	90 e0       	ldi	r25, 0x00	; 0
     1b6:	90 93 8d 06 	sts	0x068D, r25
     1ba:	80 93 8c 06 	sts	0x068C, r24
  nRF24L01P->Config.RxTicks=0;
     1be:	10 92 8f 06 	sts	0x068F, r1
     1c2:	10 92 8e 06 	sts	0x068E, r1
  nRF24L01P->Config.MaxDataLength=0;
     1c6:	10 92 90 06 	sts	0x0690, r1
  nRF24L01P->Config.MaxRetry=0;
     1ca:	10 92 92 06 	sts	0x0692, r1
     1ce:	10 92 91 06 	sts	0x0691, r1
  nRF24L01P->Config.RetryOccured=0;
     1d2:	10 92 94 06 	sts	0x0694, r1
     1d6:	10 92 93 06 	sts	0x0693, r1
  nRF24L01P->Packet.PID=0;
     1da:	10 92 95 06 	sts	0x0695, r1
  nRF24L01P->Packet.ACKReq=1;
     1de:	20 93 96 06 	sts	0x0696, r18
  nRF24L01P->ErrorTicks=0;
     1e2:	10 92 98 06 	sts	0x0698, r1
     1e6:	10 92 97 06 	sts	0x0697, r1
  nRF24L01P->Error=0;
     1ea:	10 92 99 06 	sts	0x0699, r1
}
     1ee:	08 95       	ret

000001f0 <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     1f0:	2a 9a       	sbi	0x05, 2	; 5
}
     1f2:	08 95       	ret

000001f4 <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     1f4:	2a 98       	cbi	0x05, 2	; 5
}
     1f6:	08 95       	ret

000001f8 <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     1f8:	29 9a       	sbi	0x05, 1	; 5
}
     1fa:	08 95       	ret

000001fc <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     1fc:	29 98       	cbi	0x05, 1	; 5
}
     1fe:	08 95       	ret

00000200 <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     200:	84 b1       	in	r24, 0x04	; 4
     202:	8c 62       	ori	r24, 0x2C	; 44
     204:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     206:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     208:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     20a:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     20c:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     20e:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     210:	08 95       	ret

00000212 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     212:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     214:	85 b1       	in	r24, 0x05	; 5
     216:	83 7c       	andi	r24, 0xC3	; 195
     218:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     21a:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     21c:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     21e:	08 95       	ret

00000220 <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     220:	80 e5       	ldi	r24, 0x50	; 80
     222:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     224:	81 e0       	ldi	r24, 0x01	; 1
     226:	8d bd       	out	0x2d, r24	; 45
}
     228:	08 95       	ret

0000022a <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     22a:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     22c:	1d bc       	out	0x2d, r1	; 45
}
     22e:	08 95       	ret

00000230 <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     230:	0e 94 00 01 	call	0x200	; 0x200 <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     234:	80 e5       	ldi	r24, 0x50	; 80
     236:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     238:	81 e0       	ldi	r24, 0x01	; 1
     23a:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     23c:	08 95       	ret

0000023e <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     23e:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     240:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     242:	0e 94 09 01 	call	0x212	; 0x212 <nRF24L01P_Disable_GPIO>
}
     246:	08 95       	ret

00000248 <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     248:	e0 91 9a 06 	lds	r30, 0x069A
     24c:	f0 91 9b 06 	lds	r31, 0x069B
     250:	11 8a       	std	Z+17, r1	; 0x11
     252:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     254:	12 8a       	std	Z+18, r1	; 0x12
}
     256:	08 95       	ret

00000258 <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     258:	e0 91 9a 06 	lds	r30, 0x069A
     25c:	f0 91 9b 06 	lds	r31, 0x069B
  return nRF24L01P->Error;
}
     260:	82 89       	ldd	r24, Z+18	; 0x12
     262:	08 95       	ret

00000264 <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     264:	90 e0       	ldi	r25, 0x00	; 0
     266:	e0 91 9a 06 	lds	r30, 0x069A
     26a:	f0 91 9b 06 	lds	r31, 0x069B
     26e:	82 89       	ldd	r24, Z+18	; 0x12
     270:	88 23       	and	r24, r24
     272:	09 f4       	brne	.+2      	; 0x276 <nRF24L01P_No_Error+0x12>
     274:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     276:	89 2f       	mov	r24, r25
     278:	08 95       	ret

0000027a <nRF24L01P_Error_Timeout>:
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     27a:	82 e0       	ldi	r24, 0x02	; 2
     27c:	8a 95       	dec	r24
     27e:	f1 f7       	brne	.-4      	; 0x27c <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     280:	e0 91 9a 06 	lds	r30, 0x069A
     284:	f0 91 9b 06 	lds	r31, 0x069B
     288:	80 89       	ldd	r24, Z+16	; 0x10
     28a:	91 89       	ldd	r25, Z+17	; 0x11
     28c:	01 96       	adiw	r24, 0x01	; 1
     28e:	91 8b       	std	Z+17, r25	; 0x11
     290:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     292:	89 5e       	subi	r24, 0xE9	; 233
     294:	93 40       	sbci	r25, 0x03	; 3
     296:	20 f0       	brcs	.+8      	; 0x2a0 <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     298:	11 8a       	std	Z+17, r1	; 0x11
     29a:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     29c:	80 e1       	ldi	r24, 0x10	; 16
     29e:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     2a0:	82 89       	ldd	r24, Z+18	; 0x12
     2a2:	08 95       	ret

000002a4 <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     2a4:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     2a6:	e0 91 9a 06 	lds	r30, 0x069A
     2aa:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     2ae:	82 89       	ldd	r24, Z+18	; 0x12
     2b0:	88 23       	and	r24, r24
     2b2:	a9 f4       	brne	.+42     	; 0x2de <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     2b4:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     2b6:	11 8a       	std	Z+17, r1	; 0x11
     2b8:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     2ba:	12 8a       	std	Z+18, r1	; 0x12
     2bc:	04 c0       	rjmp	.+8      	; 0x2c6 <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     2be:	0e 94 3d 01 	call	0x27a	; 0x27a <nRF24L01P_Error_Timeout>
     2c2:	88 23       	and	r24, r24
     2c4:	19 f4       	brne	.+6      	; 0x2cc <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     2c6:	0d b4       	in	r0, 0x2d	; 45
     2c8:	07 fe       	sbrs	r0, 7
     2ca:	f9 cf       	rjmp	.-14     	; 0x2be <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     2cc:	e0 91 9a 06 	lds	r30, 0x069A
     2d0:	f0 91 9b 06 	lds	r31, 0x069B
     2d4:	82 89       	ldd	r24, Z+18	; 0x12
     2d6:	88 23       	and	r24, r24
     2d8:	11 f4       	brne	.+4      	; 0x2de <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     2da:	8e b5       	in	r24, 0x2e	; 46
     2dc:	08 95       	ret
     2de:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     2e0:	08 95       	ret

000002e2 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     2e2:	36 2f       	mov	r19, r22
     2e4:	20 e0       	ldi	r18, 0x00	; 0
     2e6:	28 27       	eor	r18, r24
     2e8:	39 27       	eor	r19, r25
     2ea:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     2ec:	61 e2       	ldi	r22, 0x21	; 33
     2ee:	70 e1       	ldi	r23, 0x10	; 16
     2f0:	c9 01       	movw	r24, r18
     2f2:	88 0f       	add	r24, r24
     2f4:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     2f6:	37 ff       	sbrs	r19, 7
     2f8:	04 c0       	rjmp	.+8      	; 0x302 <nRF24L01P_Calcuate_CRC+0x20>
	  crc=(crc<<1)^0x1021;
     2fa:	9c 01       	movw	r18, r24
     2fc:	26 27       	eor	r18, r22
     2fe:	37 27       	eor	r19, r23
     300:	01 c0       	rjmp	.+2      	; 0x304 <nRF24L01P_Calcuate_CRC+0x22>
	}
    else{
	  crc<<=1;
     302:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     304:	4f 5f       	subi	r20, 0xFF	; 255
     306:	48 30       	cpi	r20, 0x08	; 8
     308:	99 f7       	brne	.-26     	; 0x2f0 <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     30a:	c9 01       	movw	r24, r18
     30c:	08 95       	ret

0000030e <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     30e:	0f 93       	push	r16
     310:	1f 93       	push	r17
     312:	cf 93       	push	r28
     314:	df 93       	push	r29
     316:	06 2f       	mov	r16, r22
     318:	ec 01       	movw	r28, r24
     31a:	20 e0       	ldi	r18, 0x00	; 0
     31c:	30 e0       	ldi	r19, 0x00	; 0
     31e:	10 e0       	ldi	r17, 0x00	; 0
     320:	06 c0       	rjmp	.+12     	; 0x32e <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     322:	c9 01       	movw	r24, r18
     324:	69 91       	ld	r22, Y+
     326:	0e 94 71 01 	call	0x2e2	; 0x2e2 <nRF24L01P_Calcuate_CRC>
     32a:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     32c:	1f 5f       	subi	r17, 0xFF	; 255
     32e:	10 17       	cp	r17, r16
     330:	c0 f3       	brcs	.-16     	; 0x322 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     332:	c9 01       	movw	r24, r18
     334:	df 91       	pop	r29
     336:	cf 91       	pop	r28
     338:	1f 91       	pop	r17
     33a:	0f 91       	pop	r16
     33c:	08 95       	ret

0000033e <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     33e:	ff 92       	push	r15
     340:	0f 93       	push	r16
     342:	1f 93       	push	r17
     344:	cf 93       	push	r28
     346:	df 93       	push	r29
     348:	98 2f       	mov	r25, r24
     34a:	14 2f       	mov	r17, r20
     34c:	05 2f       	mov	r16, r21
     34e:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     350:	e0 91 9a 06 	lds	r30, 0x069A
     354:	f0 91 9b 06 	lds	r31, 0x069B
     358:	82 89       	ldd	r24, Z+18	; 0x12
     35a:	88 23       	and	r24, r24
     35c:	29 f5       	brne	.+74     	; 0x3a8 <nRF24L01P_ReadWrite_Register+0x6a>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     35e:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     360:	66 23       	and	r22, r22
     362:	89 f4       	brne	.+34     	; 0x386 <nRF24L01P_ReadWrite_Register+0x48>
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
     364:	89 2f       	mov	r24, r25
     366:	80 62       	ori	r24, 0x20	; 32
     368:	0e 94 52 01 	call	0x2a4	; 0x2a4 <nRF24L01P_SPI_Transfer>
     36c:	81 2f       	mov	r24, r17
     36e:	90 2f       	mov	r25, r16
     370:	9c 01       	movw	r18, r24
     372:	e9 01       	movw	r28, r18
     374:	10 e0       	ldi	r17, 0x00	; 0
     376:	04 c0       	rjmp	.+8      	; 0x380 <nRF24L01P_ReadWrite_Register+0x42>
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
     378:	89 91       	ld	r24, Y+
     37a:	0e 94 52 01 	call	0x2a4	; 0x2a4 <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
	  for(uint8_t i=0;i<len;i++){
     37e:	1f 5f       	subi	r17, 0xFF	; 255
     380:	1f 15       	cp	r17, r15
     382:	d0 f3       	brcs	.-12     	; 0x378 <nRF24L01P_ReadWrite_Register+0x3a>
     384:	10 c0       	rjmp	.+32     	; 0x3a6 <nRF24L01P_ReadWrite_Register+0x68>
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     386:	89 2f       	mov	r24, r25
     388:	0e 94 52 01 	call	0x2a4	; 0x2a4 <nRF24L01P_SPI_Transfer>
     38c:	81 2f       	mov	r24, r17
     38e:	90 2f       	mov	r25, r16
     390:	9c 01       	movw	r18, r24
     392:	e9 01       	movw	r28, r18
     394:	10 e0       	ldi	r17, 0x00	; 0
     396:	05 c0       	rjmp	.+10     	; 0x3a2 <nRF24L01P_ReadWrite_Register+0x64>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     398:	8f ef       	ldi	r24, 0xFF	; 255
     39a:	0e 94 52 01 	call	0x2a4	; 0x2a4 <nRF24L01P_SPI_Transfer>
     39e:	89 93       	st	Y+, r24
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     3a0:	1f 5f       	subi	r17, 0xFF	; 255
     3a2:	1f 15       	cp	r17, r15
     3a4:	c8 f3       	brcs	.-14     	; 0x398 <nRF24L01P_ReadWrite_Register+0x5a>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     3a6:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     3a8:	df 91       	pop	r29
     3aa:	cf 91       	pop	r28
     3ac:	1f 91       	pop	r17
     3ae:	0f 91       	pop	r16
     3b0:	ff 90       	pop	r15
     3b2:	08 95       	ret

000003b4 <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     3b4:	e0 91 9a 06 	lds	r30, 0x069A
     3b8:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3bc:	82 89       	ldd	r24, Z+18	; 0x12
     3be:	88 23       	and	r24, r24
     3c0:	39 f4       	brne	.+14     	; 0x3d0 <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     3c2:	31 96       	adiw	r30, 0x01	; 1
     3c4:	81 ee       	ldi	r24, 0xE1	; 225
     3c6:	60 e0       	ldi	r22, 0x00	; 0
     3c8:	af 01       	movw	r20, r30
     3ca:	20 e0       	ldi	r18, 0x00	; 0
     3cc:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
     3d0:	08 95       	ret

000003d2 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     3d2:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3d4:	e0 91 9a 06 	lds	r30, 0x069A
     3d8:	f0 91 9b 06 	lds	r31, 0x069B
     3dc:	82 89       	ldd	r24, Z+18	; 0x12
     3de:	88 23       	and	r24, r24
     3e0:	29 f4       	brne	.+10     	; 0x3ec <KER_TR+0x4>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     3e2:	80 ea       	ldi	r24, 0xA0	; 160
     3e4:	60 e0       	ldi	r22, 0x00	; 0
     3e6:	20 e2       	ldi	r18, 0x20	; 32
     3e8:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
     3ec:	08 95       	ret

000003ee <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     3ee:	e0 91 9a 06 	lds	r30, 0x069A
     3f2:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3f6:	82 89       	ldd	r24, Z+18	; 0x12
     3f8:	88 23       	and	r24, r24
     3fa:	11 f0       	breq	.+4      	; 0x400 <nRF24L01P_Transmit_Buffer_Empty+0x12>
     3fc:	80 e0       	ldi	r24, 0x00	; 0
     3fe:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     400:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     402:	31 96       	adiw	r30, 0x01	; 1
     404:	87 e1       	ldi	r24, 0x17	; 23
     406:	61 e0       	ldi	r22, 0x01	; 1
     408:	af 01       	movw	r20, r30
     40a:	21 e0       	ldi	r18, 0x01	; 1
     40c:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
     410:	e0 91 9a 06 	lds	r30, 0x069A
     414:	f0 91 9b 06 	lds	r31, 0x069B
     418:	81 81       	ldd	r24, Z+1	; 0x01
     41a:	90 e0       	ldi	r25, 0x00	; 0
     41c:	64 e0       	ldi	r22, 0x04	; 4
     41e:	96 95       	lsr	r25
     420:	87 95       	ror	r24
     422:	6a 95       	dec	r22
     424:	e1 f7       	brne	.-8      	; 0x41e <nRF24L01P_Transmit_Buffer_Empty+0x30>
     426:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     428:	08 95       	ret

0000042a <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     42a:	cf 93       	push	r28
     42c:	df 93       	push	r29
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     42e:	e0 91 9a 06 	lds	r30, 0x069A
     432:	f0 91 9b 06 	lds	r31, 0x069B
     436:	82 89       	ldd	r24, Z+18	; 0x12
     438:	88 23       	and	r24, r24
     43a:	29 f0       	breq	.+10     	; 0x446 <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     43c:	0a c0       	rjmp	.+20     	; 0x452 <nRF24L01P_Wait_Till_Transmission_Completes+0x28>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     43e:	ce 01       	movw	r24, r28
     440:	01 97       	sbiw	r24, 0x01	; 1
     442:	f1 f7       	brne	.-4      	; 0x440 <nRF24L01P_Wait_Till_Transmission_Completes+0x16>
     444:	02 c0       	rjmp	.+4      	; 0x44a <nRF24L01P_Wait_Till_Transmission_Completes+0x20>
     446:	c8 ec       	ldi	r28, 0xC8	; 200
     448:	d0 e0       	ldi	r29, 0x00	; 0
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     44a:	0e 94 f7 01 	call	0x3ee	; 0x3ee <nRF24L01P_Transmit_Buffer_Empty>
     44e:	88 23       	and	r24, r24
     450:	b1 f3       	breq	.-20     	; 0x43e <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
      _delay_us(100);
    }
  }
}
     452:	df 91       	pop	r29
     454:	cf 91       	pop	r28
     456:	08 95       	ret

00000458 <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     458:	e0 91 9a 06 	lds	r30, 0x069A
     45c:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     460:	82 89       	ldd	r24, Z+18	; 0x12
     462:	88 23       	and	r24, r24
     464:	39 f4       	brne	.+14     	; 0x474 <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     466:	31 96       	adiw	r30, 0x01	; 1
     468:	82 ee       	ldi	r24, 0xE2	; 226
     46a:	60 e0       	ldi	r22, 0x00	; 0
     46c:	af 01       	movw	r20, r30
     46e:	20 e0       	ldi	r18, 0x00	; 0
     470:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
     474:	08 95       	ret

00000476 <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     476:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     478:	e0 91 9a 06 	lds	r30, 0x069A
     47c:	f0 91 9b 06 	lds	r31, 0x069B
     480:	82 89       	ldd	r24, Z+18	; 0x12
     482:	88 23       	and	r24, r24
     484:	29 f4       	brne	.+10     	; 0x490 <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     486:	81 e6       	ldi	r24, 0x61	; 97
     488:	61 e0       	ldi	r22, 0x01	; 1
     48a:	20 e2       	ldi	r18, 0x20	; 32
     48c:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
     490:	08 95       	ret

00000492 <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     492:	e0 91 9a 06 	lds	r30, 0x069A
     496:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     49a:	82 89       	ldd	r24, Z+18	; 0x12
     49c:	88 23       	and	r24, r24
     49e:	11 f0       	breq	.+4      	; 0x4a4 <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     4a0:	80 e0       	ldi	r24, 0x00	; 0
     4a2:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     4a4:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     4a6:	31 96       	adiw	r30, 0x01	; 1
     4a8:	87 e1       	ldi	r24, 0x17	; 23
     4aa:	61 e0       	ldi	r22, 0x01	; 1
     4ac:	af 01       	movw	r20, r30
     4ae:	21 e0       	ldi	r18, 0x01	; 1
     4b0:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
     4b4:	e0 91 9a 06 	lds	r30, 0x069A
     4b8:	f0 91 9b 06 	lds	r31, 0x069B
     4bc:	81 81       	ldd	r24, Z+1	; 0x01
     4be:	80 95       	com	r24
     4c0:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     4c2:	08 95       	ret

000004c4 <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4c4:	e0 91 9a 06 	lds	r30, 0x069A
     4c8:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4cc:	82 89       	ldd	r24, Z+18	; 0x12
     4ce:	88 23       	and	r24, r24
     4d0:	11 f0       	breq	.+4      	; 0x4d6 <nRF24L01P_Get_Mode+0x12>
     4d2:	80 e0       	ldi	r24, 0x00	; 0
     4d4:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     4d6:	31 96       	adiw	r30, 0x01	; 1
     4d8:	80 e0       	ldi	r24, 0x00	; 0
     4da:	61 e0       	ldi	r22, 0x01	; 1
     4dc:	af 01       	movw	r20, r30
     4de:	21 e0       	ldi	r18, 0x01	; 1
     4e0:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     4e4:	e0 91 9a 06 	lds	r30, 0x069A
     4e8:	f0 91 9b 06 	lds	r31, 0x069B
     4ec:	81 81       	ldd	r24, Z+1	; 0x01
     4ee:	81 ff       	sbrs	r24, 1
     4f0:	07 c0       	rjmp	.+14     	; 0x500 <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     4f2:	80 ff       	sbrs	r24, 0
     4f4:	02 c0       	rjmp	.+4      	; 0x4fa <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     4f6:	81 e0       	ldi	r24, 0x01	; 1
     4f8:	01 c0       	rjmp	.+2      	; 0x4fc <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     4fa:	82 e0       	ldi	r24, 0x02	; 2
     4fc:	80 83       	st	Z, r24
     4fe:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     500:	10 82       	st	Z, r1
     502:	80 e0       	ldi	r24, 0x00	; 0
      return 0;   //pwr down
    }
  }else{
    return 0;
  }
}
     504:	08 95       	ret

00000506 <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     506:	e0 91 9a 06 	lds	r30, 0x069A
     50a:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     50e:	82 89       	ldd	r24, Z+18	; 0x12
     510:	88 23       	and	r24, r24
     512:	61 f4       	brne	.+24     	; 0x52c <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     514:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     516:	31 96       	adiw	r30, 0x01	; 1
     518:	60 e0       	ldi	r22, 0x00	; 0
     51a:	af 01       	movw	r20, r30
     51c:	21 e0       	ldi	r18, 0x01	; 1
     51e:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     522:	e0 91 9a 06 	lds	r30, 0x069A
     526:	f0 91 9b 06 	lds	r31, 0x069B
     52a:	10 82       	st	Z, r1
     52c:	08 95       	ret

0000052e <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     52e:	e0 91 9a 06 	lds	r30, 0x069A
     532:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     536:	82 89       	ldd	r24, Z+18	; 0x12
     538:	88 23       	and	r24, r24
     53a:	91 f4       	brne	.+36     	; 0x560 <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     53c:	82 e7       	ldi	r24, 0x72	; 114
     53e:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     540:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     542:	31 96       	adiw	r30, 0x01	; 1
     544:	80 e0       	ldi	r24, 0x00	; 0
     546:	60 e0       	ldi	r22, 0x00	; 0
     548:	af 01       	movw	r20, r30
     54a:	21 e0       	ldi	r18, 0x01	; 1
     54c:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
	nRF24L01P_Flush_Transmit_Buffer();
     550:	0e 94 da 01 	call	0x3b4	; 0x3b4 <nRF24L01P_Flush_Transmit_Buffer>
	nRF24L01P->Mode=0x02;
     554:	e0 91 9a 06 	lds	r30, 0x069A
     558:	f0 91 9b 06 	lds	r31, 0x069B
     55c:	82 e0       	ldi	r24, 0x02	; 2
     55e:	80 83       	st	Z, r24
     560:	08 95       	ret

00000562 <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     562:	e0 91 9a 06 	lds	r30, 0x069A
     566:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     56a:	82 89       	ldd	r24, Z+18	; 0x12
     56c:	88 23       	and	r24, r24
     56e:	81 f4       	brne	.+32     	; 0x590 <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     570:	83 e7       	ldi	r24, 0x73	; 115
     572:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     574:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     576:	31 96       	adiw	r30, 0x01	; 1
     578:	80 e0       	ldi	r24, 0x00	; 0
     57a:	60 e0       	ldi	r22, 0x00	; 0
     57c:	af 01       	movw	r20, r30
     57e:	21 e0       	ldi	r18, 0x01	; 1
     580:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
	nRF24L01P->Mode=0x01;
     584:	e0 91 9a 06 	lds	r30, 0x069A
     588:	f0 91 9b 06 	lds	r31, 0x069B
     58c:	81 e0       	ldi	r24, 0x01	; 1
     58e:	80 83       	st	Z, r24
     590:	08 95       	ret

00000592 <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     592:	ff 92       	push	r15
     594:	0f 93       	push	r16
     596:	1f 93       	push	r17
     598:	f8 2e       	mov	r15, r24
     59a:	16 2f       	mov	r17, r22
     59c:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     59e:	e0 91 9a 06 	lds	r30, 0x069A
     5a2:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5a6:	82 89       	ldd	r24, Z+18	; 0x12
     5a8:	88 23       	and	r24, r24
     5aa:	69 f5       	brne	.+90     	; 0x606 <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     5ac:	31 96       	adiw	r30, 0x01	; 1
     5ae:	8f 2d       	mov	r24, r15
     5b0:	61 e0       	ldi	r22, 0x01	; 1
     5b2:	af 01       	movw	r20, r30
     5b4:	21 e0       	ldi	r18, 0x01	; 1
     5b6:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
     5ba:	e0 91 9a 06 	lds	r30, 0x069A
     5be:	f0 91 9b 06 	lds	r31, 0x069B
    if(bit_val){
     5c2:	00 23       	and	r16, r16
     5c4:	51 f0       	breq	.+20     	; 0x5da <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     5c6:	81 e0       	ldi	r24, 0x01	; 1
     5c8:	90 e0       	ldi	r25, 0x00	; 0
     5ca:	02 c0       	rjmp	.+4      	; 0x5d0 <nRF24L01P_ReadModifyWrite+0x3e>
     5cc:	88 0f       	add	r24, r24
     5ce:	99 1f       	adc	r25, r25
     5d0:	1a 95       	dec	r17
     5d2:	e2 f7       	brpl	.-8      	; 0x5cc <nRF24L01P_ReadModifyWrite+0x3a>
     5d4:	21 81       	ldd	r18, Z+1	; 0x01
     5d6:	28 2b       	or	r18, r24
     5d8:	0a c0       	rjmp	.+20     	; 0x5ee <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     5da:	81 e0       	ldi	r24, 0x01	; 1
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	02 c0       	rjmp	.+4      	; 0x5e4 <nRF24L01P_ReadModifyWrite+0x52>
     5e0:	88 0f       	add	r24, r24
     5e2:	99 1f       	adc	r25, r25
     5e4:	1a 95       	dec	r17
     5e6:	e2 f7       	brpl	.-8      	; 0x5e0 <nRF24L01P_ReadModifyWrite+0x4e>
     5e8:	80 95       	com	r24
     5ea:	21 81       	ldd	r18, Z+1	; 0x01
     5ec:	28 23       	and	r18, r24
     5ee:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     5f0:	40 91 9a 06 	lds	r20, 0x069A
     5f4:	50 91 9b 06 	lds	r21, 0x069B
     5f8:	4f 5f       	subi	r20, 0xFF	; 255
     5fa:	5f 4f       	sbci	r21, 0xFF	; 255
     5fc:	8f 2d       	mov	r24, r15
     5fe:	60 e0       	ldi	r22, 0x00	; 0
     600:	21 e0       	ldi	r18, 0x01	; 1
     602:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  }
}
     606:	1f 91       	pop	r17
     608:	0f 91       	pop	r16
     60a:	ff 90       	pop	r15
     60c:	08 95       	ret

0000060e <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     60e:	e0 91 9a 06 	lds	r30, 0x069A
     612:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     616:	82 89       	ldd	r24, Z+18	; 0x12
     618:	88 23       	and	r24, r24
     61a:	11 f0       	breq	.+4      	; 0x620 <nRF24L01P_Get_Channel+0x12>
     61c:	80 e0       	ldi	r24, 0x00	; 0
     61e:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     620:	31 96       	adiw	r30, 0x01	; 1
     622:	85 e0       	ldi	r24, 0x05	; 5
     624:	61 e0       	ldi	r22, 0x01	; 1
     626:	af 01       	movw	r20, r30
     628:	21 e0       	ldi	r18, 0x01	; 1
     62a:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     62e:	e0 91 9a 06 	lds	r30, 0x069A
     632:	f0 91 9b 06 	lds	r31, 0x069B
     636:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     638:	08 95       	ret

0000063a <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     63a:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     63c:	e0 91 9a 06 	lds	r30, 0x069A
     640:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     644:	82 89       	ldd	r24, Z+18	; 0x12
     646:	88 23       	and	r24, r24
     648:	61 f4       	brne	.+24     	; 0x662 <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     64a:	89 2f       	mov	r24, r25
     64c:	9e 37       	cpi	r25, 0x7E	; 126
     64e:	08 f0       	brcs	.+2      	; 0x652 <nRF24L01P_Set_Channel+0x18>
     650:	8d e7       	ldi	r24, 0x7D	; 125
     652:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     654:	31 96       	adiw	r30, 0x01	; 1
     656:	85 e0       	ldi	r24, 0x05	; 5
     658:	60 e0       	ldi	r22, 0x00	; 0
     65a:	af 01       	movw	r20, r30
     65c:	21 e0       	ldi	r18, 0x01	; 1
     65e:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
     662:	08 95       	ret

00000664 <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     664:	e0 91 9a 06 	lds	r30, 0x069A
     668:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     66c:	82 89       	ldd	r24, Z+18	; 0x12
     66e:	88 23       	and	r24, r24
     670:	11 f0       	breq	.+4      	; 0x676 <nRF24L01P_Get_Speed+0x12>
     672:	80 e0       	ldi	r24, 0x00	; 0
     674:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     676:	31 96       	adiw	r30, 0x01	; 1
     678:	86 e0       	ldi	r24, 0x06	; 6
     67a:	61 e0       	ldi	r22, 0x01	; 1
     67c:	af 01       	movw	r20, r30
     67e:	21 e0       	ldi	r18, 0x01	; 1
     680:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     684:	e0 91 9a 06 	lds	r30, 0x069A
     688:	f0 91 9b 06 	lds	r31, 0x069B
     68c:	91 81       	ldd	r25, Z+1	; 0x01
     68e:	96 95       	lsr	r25
     690:	96 95       	lsr	r25
     692:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     694:	89 2f       	mov	r24, r25
     696:	86 95       	lsr	r24
     698:	82 70       	andi	r24, 0x02	; 2
     69a:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     69c:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     69e:	89 2b       	or	r24, r25
     6a0:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     6a2:	82 30       	cpi	r24, 0x02	; 2
     6a4:	11 f4       	brne	.+4      	; 0x6aa <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     6a6:	11 82       	std	Z+1, r1	; 0x01
     6a8:	06 c0       	rjmp	.+12     	; 0x6b6 <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     6aa:	81 30       	cpi	r24, 0x01	; 1
     6ac:	19 f0       	breq	.+6      	; 0x6b4 <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     6ae:	88 23       	and	r24, r24
     6b0:	11 f4       	brne	.+4      	; 0x6b6 <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     6b2:	82 e0       	ldi	r24, 0x02	; 2
     6b4:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     6b6:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     6b8:	08 95       	ret

000006ba <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     6ba:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6bc:	e0 91 9a 06 	lds	r30, 0x069A
     6c0:	f0 91 9b 06 	lds	r31, 0x069B
     6c4:	82 89       	ldd	r24, Z+18	; 0x12
     6c6:	88 23       	and	r24, r24
     6c8:	41 f5       	brne	.+80     	; 0x71a <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     6ca:	99 23       	and	r25, r25
     6cc:	21 f4       	brne	.+8      	; 0x6d6 <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     6ce:	86 e0       	ldi	r24, 0x06	; 6
     6d0:	65 e0       	ldi	r22, 0x05	; 5
     6d2:	41 e0       	ldi	r20, 0x01	; 1
     6d4:	05 c0       	rjmp	.+10     	; 0x6e0 <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     6d6:	91 30       	cpi	r25, 0x01	; 1
     6d8:	49 f4       	brne	.+18     	; 0x6ec <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     6da:	86 e0       	ldi	r24, 0x06	; 6
     6dc:	65 e0       	ldi	r22, 0x05	; 5
     6de:	40 e0       	ldi	r20, 0x00	; 0
     6e0:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     6e4:	86 e0       	ldi	r24, 0x06	; 6
     6e6:	63 e0       	ldi	r22, 0x03	; 3
     6e8:	40 e0       	ldi	r20, 0x00	; 0
     6ea:	0a c0       	rjmp	.+20     	; 0x700 <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     6ec:	92 30       	cpi	r25, 0x02	; 2
     6ee:	59 f4       	brne	.+22     	; 0x706 <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     6f0:	86 e0       	ldi	r24, 0x06	; 6
     6f2:	65 e0       	ldi	r22, 0x05	; 5
     6f4:	40 e0       	ldi	r20, 0x00	; 0
     6f6:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     6fa:	86 e0       	ldi	r24, 0x06	; 6
     6fc:	63 e0       	ldi	r22, 0x03	; 3
     6fe:	41 e0       	ldi	r20, 0x01	; 1
     700:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_ReadModifyWrite>
     704:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     706:	86 e0       	ldi	r24, 0x06	; 6
     708:	65 e0       	ldi	r22, 0x05	; 5
     70a:	40 e0       	ldi	r20, 0x00	; 0
     70c:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     710:	86 e0       	ldi	r24, 0x06	; 6
     712:	63 e0       	ldi	r22, 0x03	; 3
     714:	41 e0       	ldi	r20, 0x01	; 1
     716:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_ReadModifyWrite>
     71a:	08 95       	ret

0000071c <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     71c:	e0 91 9a 06 	lds	r30, 0x069A
     720:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     724:	82 89       	ldd	r24, Z+18	; 0x12
     726:	88 23       	and	r24, r24
     728:	11 f0       	breq	.+4      	; 0x72e <nRF24L01P_Get_Tx_Power+0x12>
     72a:	80 e0       	ldi	r24, 0x00	; 0
     72c:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     72e:	31 96       	adiw	r30, 0x01	; 1
     730:	86 e0       	ldi	r24, 0x06	; 6
     732:	61 e0       	ldi	r22, 0x01	; 1
     734:	af 01       	movw	r20, r30
     736:	21 e0       	ldi	r18, 0x01	; 1
     738:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     73c:	e0 91 9a 06 	lds	r30, 0x069A
     740:	f0 91 9b 06 	lds	r31, 0x069B
    nRF24L01P->TempBuf[0]&=0x03;
     744:	81 81       	ldd	r24, Z+1	; 0x01
     746:	86 95       	lsr	r24
     748:	83 70       	andi	r24, 0x03	; 3
     74a:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     74c:	08 95       	ret

0000074e <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     74e:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     750:	e0 91 9a 06 	lds	r30, 0x069A
     754:	f0 91 9b 06 	lds	r31, 0x069B
     758:	82 89       	ldd	r24, Z+18	; 0x12
     75a:	88 23       	and	r24, r24
     75c:	71 f5       	brne	.+92     	; 0x7ba <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     75e:	99 23       	and	r25, r25
     760:	21 f4       	brne	.+8      	; 0x76a <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     762:	86 e0       	ldi	r24, 0x06	; 6
     764:	62 e0       	ldi	r22, 0x02	; 2
     766:	40 e0       	ldi	r20, 0x00	; 0
     768:	0b c0       	rjmp	.+22     	; 0x780 <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     76a:	91 30       	cpi	r25, 0x01	; 1
     76c:	21 f4       	brne	.+8      	; 0x776 <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     76e:	86 e0       	ldi	r24, 0x06	; 6
     770:	62 e0       	ldi	r22, 0x02	; 2
     772:	40 e0       	ldi	r20, 0x00	; 0
     774:	10 c0       	rjmp	.+32     	; 0x796 <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     776:	92 30       	cpi	r25, 0x02	; 2
     778:	49 f4       	brne	.+18     	; 0x78c <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     77a:	86 e0       	ldi	r24, 0x06	; 6
     77c:	62 e0       	ldi	r22, 0x02	; 2
     77e:	41 e0       	ldi	r20, 0x01	; 1
     780:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     784:	86 e0       	ldi	r24, 0x06	; 6
     786:	61 e0       	ldi	r22, 0x01	; 1
     788:	40 e0       	ldi	r20, 0x00	; 0
     78a:	0a c0       	rjmp	.+20     	; 0x7a0 <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     78c:	93 30       	cpi	r25, 0x03	; 3
     78e:	59 f4       	brne	.+22     	; 0x7a6 <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     790:	86 e0       	ldi	r24, 0x06	; 6
     792:	62 e0       	ldi	r22, 0x02	; 2
     794:	41 e0       	ldi	r20, 0x01	; 1
     796:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     79a:	86 e0       	ldi	r24, 0x06	; 6
     79c:	61 e0       	ldi	r22, 0x01	; 1
     79e:	41 e0       	ldi	r20, 0x01	; 1
     7a0:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_ReadModifyWrite>
     7a4:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7a6:	86 e0       	ldi	r24, 0x06	; 6
     7a8:	62 e0       	ldi	r22, 0x02	; 2
     7aa:	41 e0       	ldi	r20, 0x01	; 1
     7ac:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     7b0:	86 e0       	ldi	r24, 0x06	; 6
     7b2:	61 e0       	ldi	r22, 0x01	; 1
     7b4:	41 e0       	ldi	r20, 0x01	; 1
     7b6:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_ReadModifyWrite>
     7ba:	08 95       	ret

000007bc <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     7bc:	e0 91 9a 06 	lds	r30, 0x069A
     7c0:	f0 91 9b 06 	lds	r31, 0x069B
     7c4:	83 83       	std	Z+3, r24	; 0x03
}
     7c6:	08 95       	ret

000007c8 <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     7c8:	e0 91 9a 06 	lds	r30, 0x069A
     7cc:	f0 91 9b 06 	lds	r31, 0x069B
     7d0:	84 83       	std	Z+4, r24	; 0x04
}
     7d2:	08 95       	ret

000007d4 <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     7d4:	e0 91 9a 06 	lds	r30, 0x069A
     7d8:	f0 91 9b 06 	lds	r31, 0x069B
     7dc:	96 83       	std	Z+6, r25	; 0x06
     7de:	85 83       	std	Z+5, r24	; 0x05
}
     7e0:	08 95       	ret

000007e2 <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     7e2:	e0 91 9a 06 	lds	r30, 0x069A
     7e6:	f0 91 9b 06 	lds	r31, 0x069B
     7ea:	93 87       	std	Z+11, r25	; 0x0b
     7ec:	82 87       	std	Z+10, r24	; 0x0a
}
     7ee:	08 95       	ret

000007f0 <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode!=0x00){
     7f0:	e0 91 9a 06 	lds	r30, 0x069A
     7f4:	f0 91 9b 06 	lds	r31, 0x069B
     7f8:	80 81       	ld	r24, Z
     7fa:	88 23       	and	r24, r24
     7fc:	21 f0       	breq	.+8      	; 0x806 <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     7fe:	0e 94 83 02 	call	0x506	; 0x506 <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     802:	0e 94 1f 01 	call	0x23e	; 0x23e <nRF24L01P_Disable>
     806:	08 95       	ret

00000808 <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode==0x00){
     808:	e0 91 9a 06 	lds	r30, 0x069A
     80c:	f0 91 9b 06 	lds	r31, 0x069B
     810:	80 81       	ld	r24, Z
     812:	88 23       	and	r24, r24
     814:	21 f4       	brne	.+8      	; 0x81e <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     816:	0e 94 18 01 	call	0x230	; 0x230 <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     81a:	0e 94 b1 02 	call	0x562	; 0x562 <nRF24L01P_Set_Mode_Rx>
     81e:	08 95       	ret

00000820 <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     820:	0f 93       	push	r16
     822:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     824:	0e 94 c8 00 	call	0x190	; 0x190 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     828:	0e 94 18 01 	call	0x230	; 0x230 <nRF24L01P_Enable>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     82c:	e0 91 9a 06 	lds	r30, 0x069A
     830:	f0 91 9b 06 	lds	r31, 0x069B
     834:	11 82       	std	Z+1, r1	; 0x01
     836:	31 96       	adiw	r30, 0x01	; 1
     838:	80 e0       	ldi	r24, 0x00	; 0
     83a:	60 e0       	ldi	r22, 0x00	; 0
     83c:	af 01       	movw	r20, r30
     83e:	21 e0       	ldi	r18, 0x01	; 1
     840:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     844:	e0 91 9a 06 	lds	r30, 0x069A
     848:	f0 91 9b 06 	lds	r31, 0x069B
     84c:	11 82       	std	Z+1, r1	; 0x01
     84e:	31 96       	adiw	r30, 0x01	; 1
     850:	81 e0       	ldi	r24, 0x01	; 1
     852:	60 e0       	ldi	r22, 0x00	; 0
     854:	af 01       	movw	r20, r30
     856:	21 e0       	ldi	r18, 0x01	; 1
     858:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     85c:	e0 91 9a 06 	lds	r30, 0x069A
     860:	f0 91 9b 06 	lds	r31, 0x069B
     864:	83 e0       	ldi	r24, 0x03	; 3
     866:	81 83       	std	Z+1, r24	; 0x01
     868:	31 96       	adiw	r30, 0x01	; 1
     86a:	82 e0       	ldi	r24, 0x02	; 2
     86c:	60 e0       	ldi	r22, 0x00	; 0
     86e:	af 01       	movw	r20, r30
     870:	21 e0       	ldi	r18, 0x01	; 1
     872:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     876:	e0 91 9a 06 	lds	r30, 0x069A
     87a:	f0 91 9b 06 	lds	r31, 0x069B
     87e:	81 e0       	ldi	r24, 0x01	; 1
     880:	81 83       	std	Z+1, r24	; 0x01
     882:	31 96       	adiw	r30, 0x01	; 1
     884:	83 e0       	ldi	r24, 0x03	; 3
     886:	60 e0       	ldi	r22, 0x00	; 0
     888:	af 01       	movw	r20, r30
     88a:	21 e0       	ldi	r18, 0x01	; 1
     88c:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     890:	e0 91 9a 06 	lds	r30, 0x069A
     894:	f0 91 9b 06 	lds	r31, 0x069B
     898:	11 82       	std	Z+1, r1	; 0x01
     89a:	31 96       	adiw	r30, 0x01	; 1
     89c:	84 e0       	ldi	r24, 0x04	; 4
     89e:	60 e0       	ldi	r22, 0x00	; 0
     8a0:	af 01       	movw	r20, r30
     8a2:	21 e0       	ldi	r18, 0x01	; 1
     8a4:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     8a8:	e0 91 9a 06 	lds	r30, 0x069A
     8ac:	f0 91 9b 06 	lds	r31, 0x069B
     8b0:	82 e0       	ldi	r24, 0x02	; 2
     8b2:	81 83       	std	Z+1, r24	; 0x01
     8b4:	31 96       	adiw	r30, 0x01	; 1
     8b6:	85 e0       	ldi	r24, 0x05	; 5
     8b8:	60 e0       	ldi	r22, 0x00	; 0
     8ba:	af 01       	movw	r20, r30
     8bc:	21 e0       	ldi	r18, 0x01	; 1
     8be:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     8c2:	e0 91 9a 06 	lds	r30, 0x069A
     8c6:	f0 91 9b 06 	lds	r31, 0x069B
     8ca:	86 e2       	ldi	r24, 0x26	; 38
     8cc:	81 83       	std	Z+1, r24	; 0x01
     8ce:	31 96       	adiw	r30, 0x01	; 1
     8d0:	86 e0       	ldi	r24, 0x06	; 6
     8d2:	60 e0       	ldi	r22, 0x00	; 0
     8d4:	af 01       	movw	r20, r30
     8d6:	21 e0       	ldi	r18, 0x01	; 1
     8d8:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     8dc:	e0 91 9a 06 	lds	r30, 0x069A
     8e0:	f0 91 9b 06 	lds	r31, 0x069B
     8e4:	80 e7       	ldi	r24, 0x70	; 112
     8e6:	81 83       	std	Z+1, r24	; 0x01
     8e8:	31 96       	adiw	r30, 0x01	; 1
     8ea:	87 e0       	ldi	r24, 0x07	; 7
     8ec:	60 e0       	ldi	r22, 0x00	; 0
     8ee:	af 01       	movw	r20, r30
     8f0:	21 e0       	ldi	r18, 0x01	; 1
     8f2:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     8f6:	e0 91 9a 06 	lds	r30, 0x069A
     8fa:	f0 91 9b 06 	lds	r31, 0x069B
     8fe:	10 e2       	ldi	r17, 0x20	; 32
     900:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     902:	31 96       	adiw	r30, 0x01	; 1
     904:	81 e1       	ldi	r24, 0x11	; 17
     906:	60 e0       	ldi	r22, 0x00	; 0
     908:	af 01       	movw	r20, r30
     90a:	21 e0       	ldi	r18, 0x01	; 1
     90c:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     910:	e0 91 9a 06 	lds	r30, 0x069A
     914:	f0 91 9b 06 	lds	r31, 0x069B
     918:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     91a:	31 96       	adiw	r30, 0x01	; 1
     91c:	82 e1       	ldi	r24, 0x12	; 18
     91e:	60 e0       	ldi	r22, 0x00	; 0
     920:	af 01       	movw	r20, r30
     922:	21 e0       	ldi	r18, 0x01	; 1
     924:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     928:	e0 91 9a 06 	lds	r30, 0x069A
     92c:	f0 91 9b 06 	lds	r31, 0x069B
     930:	11 82       	std	Z+1, r1	; 0x01
     932:	31 96       	adiw	r30, 0x01	; 1
     934:	8c e1       	ldi	r24, 0x1C	; 28
     936:	60 e0       	ldi	r22, 0x00	; 0
     938:	af 01       	movw	r20, r30
     93a:	21 e0       	ldi	r18, 0x01	; 1
     93c:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     940:	e0 91 9a 06 	lds	r30, 0x069A
     944:	f0 91 9b 06 	lds	r31, 0x069B
     948:	11 82       	std	Z+1, r1	; 0x01
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	8d e1       	ldi	r24, 0x1D	; 29
     94e:	60 e0       	ldi	r22, 0x00	; 0
     950:	af 01       	movw	r20, r30
     952:	21 e0       	ldi	r18, 0x01	; 1
     954:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     958:	00 e0       	ldi	r16, 0x00	; 0
     95a:	11 e0       	ldi	r17, 0x01	; 1
     95c:	80 e1       	ldi	r24, 0x10	; 16
     95e:	60 e0       	ldi	r22, 0x00	; 0
     960:	a8 01       	movw	r20, r16
     962:	25 e0       	ldi	r18, 0x05	; 5
     964:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     968:	8a e0       	ldi	r24, 0x0A	; 10
     96a:	60 e0       	ldi	r22, 0x00	; 0
     96c:	a8 01       	movw	r20, r16
     96e:	25 e0       	ldi	r18, 0x05	; 5
     970:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     974:	8b e0       	ldi	r24, 0x0B	; 11
     976:	60 e0       	ldi	r22, 0x00	; 0
     978:	46 e0       	ldi	r20, 0x06	; 6
     97a:	51 e0       	ldi	r21, 0x01	; 1
     97c:	25 e0       	ldi	r18, 0x05	; 5
     97e:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     982:	8c e0       	ldi	r24, 0x0C	; 12
     984:	60 e0       	ldi	r22, 0x00	; 0
     986:	4c e0       	ldi	r20, 0x0C	; 12
     988:	51 e0       	ldi	r21, 0x01	; 1
     98a:	25 e0       	ldi	r18, 0x05	; 5
     98c:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     990:	8d e0       	ldi	r24, 0x0D	; 13
     992:	60 e0       	ldi	r22, 0x00	; 0
     994:	42 e1       	ldi	r20, 0x12	; 18
     996:	51 e0       	ldi	r21, 0x01	; 1
     998:	25 e0       	ldi	r18, 0x05	; 5
     99a:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     99e:	8e e0       	ldi	r24, 0x0E	; 14
     9a0:	60 e0       	ldi	r22, 0x00	; 0
     9a2:	48 e1       	ldi	r20, 0x18	; 24
     9a4:	51 e0       	ldi	r21, 0x01	; 1
     9a6:	25 e0       	ldi	r18, 0x05	; 5
     9a8:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     9ac:	8f e0       	ldi	r24, 0x0F	; 15
     9ae:	60 e0       	ldi	r22, 0x00	; 0
     9b0:	4e e1       	ldi	r20, 0x1E	; 30
     9b2:	51 e0       	ldi	r21, 0x01	; 1
     9b4:	25 e0       	ldi	r18, 0x05	; 5
     9b6:	0e 94 9f 01 	call	0x33e	; 0x33e <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     9ba:	e0 91 9a 06 	lds	r30, 0x069A
     9be:	f0 91 9b 06 	lds	r31, 0x069B
     9c2:	80 e2       	ldi	r24, 0x20	; 32
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	96 83       	std	Z+6, r25	; 0x06
     9c8:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Set_Mode_Sleep();
     9ca:	0e 94 83 02 	call	0x506	; 0x506 <nRF24L01P_Set_Mode_Sleep>
}
     9ce:	1f 91       	pop	r17
     9d0:	0f 91       	pop	r16
     9d2:	08 95       	ret

000009d4 <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     9d4:	ff 92       	push	r15
     9d6:	0f 93       	push	r16
     9d8:	1f 93       	push	r17
     9da:	8c 01       	movw	r16, r24
     9dc:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     9de:	e0 91 9a 06 	lds	r30, 0x069A
     9e2:	f0 91 9b 06 	lds	r31, 0x069B
     9e6:	11 8a       	std	Z+17, r1	; 0x11
     9e8:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     9ea:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Set_Mode_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     9ec:	0e 94 97 02 	call	0x52e	; 0x52e <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_PACKET_LEN-5]=nRF24L01P->Address.Own;
     9f0:	e0 91 9a 06 	lds	r30, 0x069A
     9f4:	f0 91 9b 06 	lds	r31, 0x069B
     9f8:	83 81       	ldd	r24, Z+3	; 0x03
     9fa:	f8 01       	movw	r30, r16
     9fc:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_PACKET_LEN-4]=nRF24L01P->Address.Dest;
     9fe:	e0 91 9a 06 	lds	r30, 0x069A
     a02:	f0 91 9b 06 	lds	r31, 0x069B
     a06:	84 81       	ldd	r24, Z+4	; 0x04
     a08:	f8 01       	movw	r30, r16
     a0a:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_PACKET_LEN-3]=len;
     a0c:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     a0e:	c8 01       	movw	r24, r16
     a10:	6e e1       	ldi	r22, 0x1E	; 30
     a12:	0e 94 87 01 	call	0x30e	; 0x30e <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
     a16:	f8 01       	movw	r30, r16
     a18:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
     a1a:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     a1c:	c8 01       	movw	r24, r16
     a1e:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     a22:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     a24:	0e 94 15 02 	call	0x42a	; 0x42a <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     a28:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     a2a:	1f 91       	pop	r17
     a2c:	0f 91       	pop	r16
     a2e:	ff 90       	pop	r15
     a30:	08 95       	ret

00000a32 <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     a32:	cf 92       	push	r12
     a34:	df 92       	push	r13
     a36:	ef 92       	push	r14
     a38:	ff 92       	push	r15
     a3a:	0f 93       	push	r16
     a3c:	1f 93       	push	r17
     a3e:	cf 93       	push	r28
     a40:	df 93       	push	r29
     a42:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     a44:	e0 91 9a 06 	lds	r30, 0x069A
     a48:	f0 91 9b 06 	lds	r31, 0x069B
     a4c:	11 8a       	std	Z+17, r1	; 0x11
     a4e:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     a50:	12 8a       	std	Z+18, r1	; 0x12


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     a52:	10 86       	std	Z+8, r1	; 0x08
     a54:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     a56:	0e 94 b1 02 	call	0x562	; 0x562 <nRF24L01P_Set_Mode_Rx>
     a5a:	78 ec       	ldi	r23, 0xC8	; 200
     a5c:	c7 2e       	mov	r12, r23
     a5e:	d1 2c       	mov	r13, r1
     a60:	23 c0       	rjmp	.+70     	; 0xaa8 <nRF24L01P_Recieve_Basic+0x76>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     a62:	0e 94 49 02 	call	0x492	; 0x492 <nRF24L01P_Receive_Buffer_Not_Empty>
     a66:	88 23       	and	r24, r24
     a68:	99 f0       	breq	.+38     	; 0xa90 <nRF24L01P_Recieve_Basic+0x5e>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     a6a:	c7 01       	movw	r24, r14
     a6c:	0e 94 3b 02 	call	0x476	; 0x476 <nRF24L01P_Read_Data_From_Receive_Buffer>
	  uint16_t rec_crc=buf[nRF24L01P_PACKET_LEN-2];
	  rec_crc<<=8;
     a70:	f7 01       	movw	r30, r14
     a72:	d6 8d       	ldd	r29, Z+30	; 0x1e
     a74:	c0 e0       	ldi	r28, 0x00	; 0
	  rec_crc|=buf[nRF24L01P_PACKET_LEN-1];
     a76:	07 8d       	ldd	r16, Z+31	; 0x1f
     a78:	10 e0       	ldi	r17, 0x00	; 0
     a7a:	0c 2b       	or	r16, r28
     a7c:	1d 2b       	or	r17, r29
      uint16_t calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_PACKET_LEN-2);
     a7e:	c7 01       	movw	r24, r14
     a80:	6e e1       	ldi	r22, 0x1E	; 30
     a82:	0e 94 87 01 	call	0x30e	; 0x30e <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     a86:	08 17       	cp	r16, r24
     a88:	19 07       	cpc	r17, r25
     a8a:	11 f4       	brne	.+4      	; 0xa90 <nRF24L01P_Recieve_Basic+0x5e>
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	18 c0       	rjmp	.+48     	; 0xac0 <nRF24L01P_Recieve_Basic+0x8e>
     a90:	c6 01       	movw	r24, r12
     a92:	01 97       	sbiw	r24, 0x01	; 1
     a94:	f1 f7       	brne	.-4      	; 0xa92 <nRF24L01P_Recieve_Basic+0x60>
		sts=1;
		break;
	  }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     a96:	e0 91 9a 06 	lds	r30, 0x069A
     a9a:	f0 91 9b 06 	lds	r31, 0x069B
     a9e:	87 81       	ldd	r24, Z+7	; 0x07
     aa0:	90 85       	ldd	r25, Z+8	; 0x08
     aa2:	01 96       	adiw	r24, 0x01	; 1
     aa4:	90 87       	std	Z+8, r25	; 0x08
     aa6:	87 83       	std	Z+7, r24	; 0x07
uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     aa8:	e0 91 9a 06 	lds	r30, 0x069A
     aac:	f0 91 9b 06 	lds	r31, 0x069B
     ab0:	27 81       	ldd	r18, Z+7	; 0x07
     ab2:	30 85       	ldd	r19, Z+8	; 0x08
     ab4:	85 81       	ldd	r24, Z+5	; 0x05
     ab6:	96 81       	ldd	r25, Z+6	; 0x06
     ab8:	28 17       	cp	r18, r24
     aba:	39 07       	cpc	r19, r25
     abc:	90 f2       	brcs	.-92     	; 0xa62 <nRF24L01P_Recieve_Basic+0x30>
     abe:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     ac0:	df 91       	pop	r29
     ac2:	cf 91       	pop	r28
     ac4:	1f 91       	pop	r17
     ac6:	0f 91       	pop	r16
     ac8:	ff 90       	pop	r15
     aca:	ef 90       	pop	r14
     acc:	df 90       	pop	r13
     ace:	cf 90       	pop	r12
     ad0:	08 95       	ret

00000ad2 <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     ad2:	cf 93       	push	r28
     ad4:	df 93       	push	r29
     ad6:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     ad8:	e0 91 9a 06 	lds	r30, 0x069A
     adc:	f0 91 9b 06 	lds	r31, 0x069B
     ae0:	87 85       	ldd	r24, Z+15	; 0x0f
     ae2:	88 23       	and	r24, r24
     ae4:	19 f0       	breq	.+6      	; 0xaec <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     ae6:	81 e0       	ldi	r24, 0x01	; 1
     ae8:	8a 8f       	std	Y+26, r24	; 0x1a
     aea:	01 c0       	rjmp	.+2      	; 0xaee <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     aec:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     aee:	ce 01       	movw	r24, r28
     af0:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     af4:	ce 01       	movw	r24, r28
     af6:	0e 94 19 05 	call	0xa32	; 0xa32 <nRF24L01P_Recieve_Basic>
     afa:	81 11       	cpse	r24, r1
     afc:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     afe:	df 91       	pop	r29
     b00:	cf 91       	pop	r28
     b02:	08 95       	ret

00000b04 <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     b04:	cf 93       	push	r28
     b06:	df 93       	push	r29
     b08:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     b0a:	0e 94 19 05 	call	0xa32	; 0xa32 <nRF24L01P_Recieve_Basic>
     b0e:	88 23       	and	r24, r24
     b10:	b9 f0       	breq	.+46     	; 0xb40 <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     b12:	8a 8d       	ldd	r24, Y+26	; 0x1a
     b14:	81 30       	cpi	r24, 0x01	; 1
     b16:	a1 f4       	brne	.+40     	; 0xb40 <nRF24L01P_Recieve_With_ACK+0x3c>
     b18:	e0 91 9a 06 	lds	r30, 0x069A
     b1c:	f0 91 9b 06 	lds	r31, 0x069B
     b20:	93 81       	ldd	r25, Z+3	; 0x03
     b22:	8c 8d       	ldd	r24, Y+28	; 0x1c
     b24:	98 17       	cp	r25, r24
     b26:	61 f4       	brne	.+24     	; 0xb40 <nRF24L01P_Recieve_With_ACK+0x3c>
     b28:	88 ee       	ldi	r24, 0xE8	; 232
     b2a:	93 e0       	ldi	r25, 0x03	; 3
     b2c:	01 97       	sbiw	r24, 0x01	; 1
     b2e:	f1 f7       	brne	.-4      	; 0xb2c <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     b30:	8b 8d       	ldd	r24, Y+27	; 0x1b
     b32:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     b34:	ce 01       	movw	r24, r28
     b36:	62 e0       	ldi	r22, 0x02	; 2
     b38:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <nRF24L01P_Transmit_Basic>
     b3c:	81 e0       	ldi	r24, 0x01	; 1
     b3e:	01 c0       	rjmp	.+2      	; 0xb42 <nRF24L01P_Recieve_With_ACK+0x3e>
     b40:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     b42:	df 91       	pop	r29
     b44:	cf 91       	pop	r28
     b46:	08 95       	ret

00000b48 <Peripherals_ADC_Init>:
     b48:	80 91 7a 00 	lds	r24, 0x007A
     b4c:	87 fd       	sbrc	r24, 7
     b4e:	0f c0       	rjmp	.+30     	; 0xb6e <Peripherals_ADC_Init+0x26>
     b50:	8f ec       	ldi	r24, 0xCF	; 207
     b52:	80 93 7c 00 	sts	0x007C, r24
     b56:	86 e0       	ldi	r24, 0x06	; 6
     b58:	80 93 7a 00 	sts	0x007A, r24
     b5c:	80 91 7a 00 	lds	r24, 0x007A
     b60:	80 6c       	ori	r24, 0xC0	; 192
     b62:	80 93 7a 00 	sts	0x007A, r24
     b66:	80 91 7a 00 	lds	r24, 0x007A
     b6a:	84 ff       	sbrs	r24, 4
     b6c:	fc cf       	rjmp	.-8      	; 0xb66 <Peripherals_ADC_Init+0x1e>
     b6e:	08 95       	ret

00000b70 <Peripherals_ADC_Sample>:
     b70:	df 92       	push	r13
     b72:	ef 92       	push	r14
     b74:	ff 92       	push	r15
     b76:	0f 93       	push	r16
     b78:	1f 93       	push	r17
     b7a:	18 2f       	mov	r17, r24
     b7c:	d6 2e       	mov	r13, r22
     b7e:	0e 94 a4 05 	call	0xb48	; 0xb48 <Peripherals_ADC_Init>
     b82:	80 91 7c 00 	lds	r24, 0x007C
     b86:	80 7f       	andi	r24, 0xF0	; 240
     b88:	81 2b       	or	r24, r17
     b8a:	80 93 7c 00 	sts	0x007C, r24
     b8e:	ee 24       	eor	r14, r14
     b90:	ff 24       	eor	r15, r15
     b92:	87 01       	movw	r16, r14
     b94:	20 e0       	ldi	r18, 0x00	; 0
     b96:	14 c0       	rjmp	.+40     	; 0xbc0 <Peripherals_ADC_Sample+0x50>
     b98:	80 91 7a 00 	lds	r24, 0x007A
     b9c:	80 64       	ori	r24, 0x40	; 64
     b9e:	80 93 7a 00 	sts	0x007A, r24
     ba2:	80 91 7a 00 	lds	r24, 0x007A
     ba6:	84 ff       	sbrs	r24, 4
     ba8:	fc cf       	rjmp	.-8      	; 0xba2 <Peripherals_ADC_Sample+0x32>
     baa:	80 91 78 00 	lds	r24, 0x0078
     bae:	90 91 79 00 	lds	r25, 0x0079
     bb2:	a0 e0       	ldi	r26, 0x00	; 0
     bb4:	b0 e0       	ldi	r27, 0x00	; 0
     bb6:	e8 0e       	add	r14, r24
     bb8:	f9 1e       	adc	r15, r25
     bba:	0a 1f       	adc	r16, r26
     bbc:	1b 1f       	adc	r17, r27
     bbe:	2f 5f       	subi	r18, 0xFF	; 255
     bc0:	2d 15       	cp	r18, r13
     bc2:	50 f3       	brcs	.-44     	; 0xb98 <Peripherals_ADC_Sample+0x28>
     bc4:	2d 2d       	mov	r18, r13
     bc6:	30 e0       	ldi	r19, 0x00	; 0
     bc8:	40 e0       	ldi	r20, 0x00	; 0
     bca:	50 e0       	ldi	r21, 0x00	; 0
     bcc:	c8 01       	movw	r24, r16
     bce:	b7 01       	movw	r22, r14
     bd0:	0e 94 86 0b 	call	0x170c	; 0x170c <__udivmodsi4>
     bd4:	c9 01       	movw	r24, r18
     bd6:	1f 91       	pop	r17
     bd8:	0f 91       	pop	r16
     bda:	ff 90       	pop	r15
     bdc:	ef 90       	pop	r14
     bde:	df 90       	pop	r13
     be0:	08 95       	ret

00000be2 <Peripherals_Vin_Sense>:
     be2:	80 91 24 01 	lds	r24, 0x0124
     be6:	81 60       	ori	r24, 0x01	; 1
     be8:	80 93 24 01 	sts	0x0124, r24
     bec:	5a 9a       	sbi	0x0b, 2	; 11
     bee:	86 e0       	ldi	r24, 0x06	; 6
     bf0:	64 e0       	ldi	r22, 0x04	; 4
     bf2:	0e 94 b8 05 	call	0xb70	; 0xb70 <Peripherals_ADC_Sample>
     bf6:	90 93 26 01 	sts	0x0126, r25
     bfa:	80 93 25 01 	sts	0x0125, r24
     bfe:	5a 9a       	sbi	0x0b, 2	; 11
     c00:	80 91 24 01 	lds	r24, 0x0124
     c04:	8e 7f       	andi	r24, 0xFE	; 254
     c06:	80 93 24 01 	sts	0x0124, r24
     c0a:	08 95       	ret

00000c0c <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
     c0c:	20 91 53 00 	lds	r18, 0x0053
     c10:	2e 7f       	andi	r18, 0xFE	; 254
     c12:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
     c16:	0f 92       	push	r0
     c18:	0f b6       	in	r0, 0x3f	; 63
     c1a:	0f 92       	push	r0
     c1c:	1f 92       	push	r1
     c1e:	11 24       	eor	r1, r1
     c20:	2f 92       	push	r2
     c22:	3f 92       	push	r3
     c24:	4f 92       	push	r4
     c26:	5f 92       	push	r5
     c28:	6f 92       	push	r6
     c2a:	7f 92       	push	r7
     c2c:	8f 92       	push	r8
     c2e:	9f 92       	push	r9
     c30:	af 92       	push	r10
     c32:	bf 92       	push	r11
     c34:	cf 92       	push	r12
     c36:	df 92       	push	r13
     c38:	ef 92       	push	r14
     c3a:	ff 92       	push	r15
     c3c:	0f 93       	push	r16
     c3e:	1f 93       	push	r17
     c40:	2f 93       	push	r18
     c42:	3f 93       	push	r19
     c44:	4f 93       	push	r20
     c46:	5f 93       	push	r21
     c48:	6f 93       	push	r22
     c4a:	7f 93       	push	r23
     c4c:	8f 93       	push	r24
     c4e:	9f 93       	push	r25
     c50:	af 93       	push	r26
     c52:	bf 93       	push	r27
     c54:	cf 93       	push	r28
     c56:	df 93       	push	r29
     c58:	ef 93       	push	r30
     c5a:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
     c5c:	ed e3       	ldi	r30, 0x3D	; 61
     c5e:	f1 e0       	ldi	r31, 0x01	; 1
     c60:	20 91 34 01 	lds	r18, 0x0134
     c64:	22 0f       	add	r18, r18
     c66:	e2 0f       	add	r30, r18
     c68:	20 e0       	ldi	r18, 0x00	; 0
     c6a:	f2 1f       	adc	r31, r18
     c6c:	2d b7       	in	r18, 0x3d	; 61
     c6e:	3e b7       	in	r19, 0x3e	; 62
     c70:	20 83       	st	Z, r18
     c72:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
     c74:	20 91 33 01 	lds	r18, 0x0133
     c78:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
     c7c:	20 91 2d 01 	lds	r18, 0x012D
     c80:	23 95       	inc	r18
     c82:	20 93 2d 01 	sts	0x012D, r18
     c86:	30 e0       	ldi	r19, 0x00	; 0
     c88:	20 91 2e 01 	lds	r18, 0x012E
     c8c:	23 1f       	adc	r18, r19
     c8e:	20 93 2e 01 	sts	0x012E, r18
     c92:	20 91 2f 01 	lds	r18, 0x012F
     c96:	23 1f       	adc	r18, r19
     c98:	20 93 2f 01 	sts	0x012F, r18
     c9c:	20 91 30 01 	lds	r18, 0x0130
     ca0:	23 1f       	adc	r18, r19
     ca2:	20 93 30 01 	sts	0x0130, r18
     ca6:	20 91 31 01 	lds	r18, 0x0131
     caa:	23 1f       	adc	r18, r19
     cac:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
     cb0:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
     cb2:	2f ef       	ldi	r18, 0xFF	; 255
     cb4:	20 93 36 01 	sts	0x0136, r18
     cb8:	20 e0       	ldi	r18, 0x00	; 0
     cba:	20 93 37 01 	sts	0x0137, r18
     cbe:	58 2f       	mov	r21, r24

00000cc0 <_KER_SCH_LOOP9>:
     cc0:	20 93 34 01 	sts	0x0134, r18
     cc4:	85 2f       	mov	r24, r21
     cc6:	e3 e7       	ldi	r30, 0x73	; 115
     cc8:	f1 e0       	ldi	r31, 0x01	; 1
     cca:	20 91 34 01 	lds	r18, 0x0134
     cce:	22 0f       	add	r18, r18
     cd0:	e2 0f       	add	r30, r18
     cd2:	20 e0       	ldi	r18, 0x00	; 0
     cd4:	f2 1f       	adc	r31, r18
     cd6:	20 81       	ld	r18, Z
     cd8:	31 81       	ldd	r19, Z+1	; 0x01
     cda:	42 2f       	mov	r20, r18
     cdc:	43 2b       	or	r20, r19
     cde:	59 f0       	breq	.+22     	; 0xcf6 <_VAL_NULL10>
     ce0:	81 30       	cpi	r24, 0x01	; 1
     ce2:	99 f0       	breq	.+38     	; 0xd0a <_VAL_NOT_NULL10>
     ce4:	41 e0       	ldi	r20, 0x01	; 1
     ce6:	24 1b       	sub	r18, r20
     ce8:	40 e0       	ldi	r20, 0x00	; 0
     cea:	34 0b       	sbc	r19, r20
     cec:	20 83       	st	Z, r18
     cee:	31 83       	std	Z+1, r19	; 0x01
     cf0:	42 2f       	mov	r20, r18
     cf2:	43 2b       	or	r20, r19
     cf4:	51 f4       	brne	.+20     	; 0xd0a <_VAL_NOT_NULL10>

00000cf6 <_VAL_NULL10>:
     cf6:	ef e5       	ldi	r30, 0x5F	; 95
     cf8:	f1 e0       	ldi	r31, 0x01	; 1
     cfa:	20 91 34 01 	lds	r18, 0x0134
     cfe:	e2 0f       	add	r30, r18
     d00:	20 e0       	ldi	r18, 0x00	; 0
     d02:	f2 1f       	adc	r31, r18
     d04:	81 e0       	ldi	r24, 0x01	; 1
     d06:	80 83       	st	Z, r24
     d08:	08 c0       	rjmp	.+16     	; 0xd1a <_EXIT_SLP_TIME10>

00000d0a <_VAL_NOT_NULL10>:
     d0a:	ef e5       	ldi	r30, 0x5F	; 95
     d0c:	f1 e0       	ldi	r31, 0x01	; 1
     d0e:	20 91 34 01 	lds	r18, 0x0134
     d12:	e2 0f       	add	r30, r18
     d14:	20 e0       	ldi	r18, 0x00	; 0
     d16:	f2 1f       	adc	r31, r18
     d18:	80 81       	ld	r24, Z

00000d1a <_EXIT_SLP_TIME10>:
     d1a:	81 30       	cpi	r24, 0x01	; 1
     d1c:	19 f0       	breq	.+6      	; 0xd24 <_KER_CALC_PRIO9>
     d1e:	84 30       	cpi	r24, 0x04	; 4
     d20:	09 f0       	breq	.+2      	; 0xd24 <_KER_CALC_PRIO9>
     d22:	12 c0       	rjmp	.+36     	; 0xd48 <_KER_SCH_NEXT9>

00000d24 <_KER_CALC_PRIO9>:
     d24:	e9 e6       	ldi	r30, 0x69	; 105
     d26:	f1 e0       	ldi	r31, 0x01	; 1
     d28:	20 e0       	ldi	r18, 0x00	; 0
     d2a:	80 91 34 01 	lds	r24, 0x0134
     d2e:	e8 0f       	add	r30, r24
     d30:	f2 1f       	adc	r31, r18
     d32:	80 81       	ld	r24, Z
     d34:	20 91 36 01 	lds	r18, 0x0136
     d38:	82 17       	cp	r24, r18
     d3a:	30 f4       	brcc	.+12     	; 0xd48 <_KER_SCH_NEXT9>
     d3c:	80 93 36 01 	sts	0x0136, r24
     d40:	20 91 34 01 	lds	r18, 0x0134
     d44:	20 93 37 01 	sts	0x0137, r18

00000d48 <_KER_SCH_NEXT9>:
     d48:	20 91 34 01 	lds	r18, 0x0134
     d4c:	23 95       	inc	r18
     d4e:	30 91 35 01 	lds	r19, 0x0135
     d52:	23 17       	cp	r18, r19
     d54:	08 f4       	brcc	.+2      	; 0xd58 <_KER_SCH_EXIT9>
     d56:	b4 cf       	rjmp	.-152    	; 0xcc0 <_KER_SCH_LOOP9>

00000d58 <_KER_SCH_EXIT9>:
     d58:	20 91 37 01 	lds	r18, 0x0137
     d5c:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
     d60:	20 91 34 01 	lds	r18, 0x0134
     d64:	22 23       	and	r18, r18
     d66:	29 f0       	breq	.+10     	; 0xd72 <_KER_USG_TICK15>
     d68:	20 91 39 01 	lds	r18, 0x0139
     d6c:	23 95       	inc	r18
     d6e:	20 93 39 01 	sts	0x0139, r18

00000d72 <_KER_USG_TICK15>:
     d72:	20 91 38 01 	lds	r18, 0x0138
     d76:	23 95       	inc	r18
     d78:	24 36       	cpi	r18, 0x64	; 100
     d7a:	40 f0       	brcs	.+16     	; 0xd8c <_KER_USG_UTC_SV15>
     d7c:	20 e0       	ldi	r18, 0x00	; 0
     d7e:	30 91 39 01 	lds	r19, 0x0139
     d82:	30 93 3a 01 	sts	0x013A, r19
     d86:	30 e0       	ldi	r19, 0x00	; 0
     d88:	30 93 39 01 	sts	0x0139, r19

00000d8c <_KER_USG_UTC_SV15>:
     d8c:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
     d90:	ed e3       	ldi	r30, 0x3D	; 61
     d92:	f1 e0       	ldi	r31, 0x01	; 1
     d94:	20 91 34 01 	lds	r18, 0x0134
     d98:	22 0f       	add	r18, r18
     d9a:	e2 0f       	add	r30, r18
     d9c:	20 e0       	ldi	r18, 0x00	; 0
     d9e:	f2 1f       	adc	r31, r18
     da0:	20 81       	ld	r18, Z
     da2:	31 81       	ldd	r19, Z+1	; 0x01
     da4:	2d bf       	out	0x3d, r18	; 61
     da6:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
     da8:	ff 91       	pop	r31
     daa:	ef 91       	pop	r30
     dac:	df 91       	pop	r29
     dae:	cf 91       	pop	r28
     db0:	bf 91       	pop	r27
     db2:	af 91       	pop	r26
     db4:	9f 91       	pop	r25
     db6:	8f 91       	pop	r24
     db8:	7f 91       	pop	r23
     dba:	6f 91       	pop	r22
     dbc:	5f 91       	pop	r21
     dbe:	4f 91       	pop	r20
     dc0:	3f 91       	pop	r19
     dc2:	2f 91       	pop	r18
     dc4:	1f 91       	pop	r17
     dc6:	0f 91       	pop	r16
     dc8:	ff 90       	pop	r15
     dca:	ef 90       	pop	r14
     dcc:	df 90       	pop	r13
     dce:	cf 90       	pop	r12
     dd0:	bf 90       	pop	r11
     dd2:	af 90       	pop	r10
     dd4:	9f 90       	pop	r9
     dd6:	8f 90       	pop	r8
     dd8:	7f 90       	pop	r7
     dda:	6f 90       	pop	r6
     ddc:	5f 90       	pop	r5
     dde:	4f 90       	pop	r4
     de0:	3f 90       	pop	r3
     de2:	2f 90       	pop	r2
     de4:	1f 90       	pop	r1
     de6:	0f 90       	pop	r0
     de8:	0f be       	out	0x3f, r0	; 63
     dea:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
     dec:	18 95       	reti

00000dee <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
     dee:	20 91 53 00 	lds	r18, 0x0053
     df2:	2e 7f       	andi	r18, 0xFE	; 254
     df4:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
     df8:	0f 92       	push	r0
     dfa:	0f b6       	in	r0, 0x3f	; 63
     dfc:	0f 92       	push	r0
     dfe:	1f 92       	push	r1
     e00:	11 24       	eor	r1, r1
     e02:	2f 92       	push	r2
     e04:	3f 92       	push	r3
     e06:	4f 92       	push	r4
     e08:	5f 92       	push	r5
     e0a:	6f 92       	push	r6
     e0c:	7f 92       	push	r7
     e0e:	8f 92       	push	r8
     e10:	9f 92       	push	r9
     e12:	af 92       	push	r10
     e14:	bf 92       	push	r11
     e16:	cf 92       	push	r12
     e18:	df 92       	push	r13
     e1a:	ef 92       	push	r14
     e1c:	ff 92       	push	r15
     e1e:	0f 93       	push	r16
     e20:	1f 93       	push	r17
     e22:	2f 93       	push	r18
     e24:	3f 93       	push	r19
     e26:	4f 93       	push	r20
     e28:	5f 93       	push	r21
     e2a:	6f 93       	push	r22
     e2c:	7f 93       	push	r23
     e2e:	8f 93       	push	r24
     e30:	9f 93       	push	r25
     e32:	af 93       	push	r26
     e34:	bf 93       	push	r27
     e36:	cf 93       	push	r28
     e38:	df 93       	push	r29
     e3a:	ef 93       	push	r30
     e3c:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
     e3e:	ed e3       	ldi	r30, 0x3D	; 61
     e40:	f1 e0       	ldi	r31, 0x01	; 1
     e42:	20 91 34 01 	lds	r18, 0x0134
     e46:	22 0f       	add	r18, r18
     e48:	e2 0f       	add	r30, r18
     e4a:	20 e0       	ldi	r18, 0x00	; 0
     e4c:	f2 1f       	adc	r31, r18
     e4e:	2d b7       	in	r18, 0x3d	; 61
     e50:	3e b7       	in	r19, 0x3e	; 62
     e52:	20 83       	st	Z, r18
     e54:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
     e56:	20 91 33 01 	lds	r18, 0x0133
     e5a:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
     e5e:	20 91 2d 01 	lds	r18, 0x012D
     e62:	23 95       	inc	r18
     e64:	20 93 2d 01 	sts	0x012D, r18
     e68:	30 e0       	ldi	r19, 0x00	; 0
     e6a:	20 91 2e 01 	lds	r18, 0x012E
     e6e:	23 1f       	adc	r18, r19
     e70:	20 93 2e 01 	sts	0x012E, r18
     e74:	20 91 2f 01 	lds	r18, 0x012F
     e78:	23 1f       	adc	r18, r19
     e7a:	20 93 2f 01 	sts	0x012F, r18
     e7e:	20 91 30 01 	lds	r18, 0x0130
     e82:	23 1f       	adc	r18, r19
     e84:	20 93 30 01 	sts	0x0130, r18
     e88:	20 91 31 01 	lds	r18, 0x0131
     e8c:	23 1f       	adc	r18, r19
     e8e:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
     e92:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
     e94:	2f ef       	ldi	r18, 0xFF	; 255
     e96:	20 93 36 01 	sts	0x0136, r18
     e9a:	20 e0       	ldi	r18, 0x00	; 0
     e9c:	20 93 37 01 	sts	0x0137, r18
     ea0:	58 2f       	mov	r21, r24

00000ea2 <_KER_SCH_LOOP31>:
     ea2:	20 93 34 01 	sts	0x0134, r18
     ea6:	85 2f       	mov	r24, r21
     ea8:	e3 e7       	ldi	r30, 0x73	; 115
     eaa:	f1 e0       	ldi	r31, 0x01	; 1
     eac:	20 91 34 01 	lds	r18, 0x0134
     eb0:	22 0f       	add	r18, r18
     eb2:	e2 0f       	add	r30, r18
     eb4:	20 e0       	ldi	r18, 0x00	; 0
     eb6:	f2 1f       	adc	r31, r18
     eb8:	20 81       	ld	r18, Z
     eba:	31 81       	ldd	r19, Z+1	; 0x01
     ebc:	42 2f       	mov	r20, r18
     ebe:	43 2b       	or	r20, r19
     ec0:	59 f0       	breq	.+22     	; 0xed8 <_VAL_NULL32>
     ec2:	81 30       	cpi	r24, 0x01	; 1
     ec4:	99 f0       	breq	.+38     	; 0xeec <_VAL_NOT_NULL32>
     ec6:	41 e0       	ldi	r20, 0x01	; 1
     ec8:	24 1b       	sub	r18, r20
     eca:	40 e0       	ldi	r20, 0x00	; 0
     ecc:	34 0b       	sbc	r19, r20
     ece:	20 83       	st	Z, r18
     ed0:	31 83       	std	Z+1, r19	; 0x01
     ed2:	42 2f       	mov	r20, r18
     ed4:	43 2b       	or	r20, r19
     ed6:	51 f4       	brne	.+20     	; 0xeec <_VAL_NOT_NULL32>

00000ed8 <_VAL_NULL32>:
     ed8:	ef e5       	ldi	r30, 0x5F	; 95
     eda:	f1 e0       	ldi	r31, 0x01	; 1
     edc:	20 91 34 01 	lds	r18, 0x0134
     ee0:	e2 0f       	add	r30, r18
     ee2:	20 e0       	ldi	r18, 0x00	; 0
     ee4:	f2 1f       	adc	r31, r18
     ee6:	81 e0       	ldi	r24, 0x01	; 1
     ee8:	80 83       	st	Z, r24
     eea:	08 c0       	rjmp	.+16     	; 0xefc <_EXIT_SLP_TIME32>

00000eec <_VAL_NOT_NULL32>:
     eec:	ef e5       	ldi	r30, 0x5F	; 95
     eee:	f1 e0       	ldi	r31, 0x01	; 1
     ef0:	20 91 34 01 	lds	r18, 0x0134
     ef4:	e2 0f       	add	r30, r18
     ef6:	20 e0       	ldi	r18, 0x00	; 0
     ef8:	f2 1f       	adc	r31, r18
     efa:	80 81       	ld	r24, Z

00000efc <_EXIT_SLP_TIME32>:
     efc:	81 30       	cpi	r24, 0x01	; 1
     efe:	19 f0       	breq	.+6      	; 0xf06 <_KER_CALC_PRIO31>
     f00:	84 30       	cpi	r24, 0x04	; 4
     f02:	09 f0       	breq	.+2      	; 0xf06 <_KER_CALC_PRIO31>
     f04:	12 c0       	rjmp	.+36     	; 0xf2a <_KER_SCH_NEXT31>

00000f06 <_KER_CALC_PRIO31>:
     f06:	e9 e6       	ldi	r30, 0x69	; 105
     f08:	f1 e0       	ldi	r31, 0x01	; 1
     f0a:	20 e0       	ldi	r18, 0x00	; 0
     f0c:	80 91 34 01 	lds	r24, 0x0134
     f10:	e8 0f       	add	r30, r24
     f12:	f2 1f       	adc	r31, r18
     f14:	80 81       	ld	r24, Z
     f16:	20 91 36 01 	lds	r18, 0x0136
     f1a:	82 17       	cp	r24, r18
     f1c:	30 f4       	brcc	.+12     	; 0xf2a <_KER_SCH_NEXT31>
     f1e:	80 93 36 01 	sts	0x0136, r24
     f22:	20 91 34 01 	lds	r18, 0x0134
     f26:	20 93 37 01 	sts	0x0137, r18

00000f2a <_KER_SCH_NEXT31>:
     f2a:	20 91 34 01 	lds	r18, 0x0134
     f2e:	23 95       	inc	r18
     f30:	30 91 35 01 	lds	r19, 0x0135
     f34:	23 17       	cp	r18, r19
     f36:	08 f4       	brcc	.+2      	; 0xf3a <_KER_SCH_EXIT31>
     f38:	b4 cf       	rjmp	.-152    	; 0xea2 <_KER_SCH_LOOP31>

00000f3a <_KER_SCH_EXIT31>:
     f3a:	20 91 37 01 	lds	r18, 0x0137
     f3e:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
     f42:	20 91 34 01 	lds	r18, 0x0134
     f46:	22 23       	and	r18, r18
     f48:	29 f0       	breq	.+10     	; 0xf54 <_KER_USG_TICK37>
     f4a:	20 91 39 01 	lds	r18, 0x0139
     f4e:	23 95       	inc	r18
     f50:	20 93 39 01 	sts	0x0139, r18

00000f54 <_KER_USG_TICK37>:
     f54:	20 91 38 01 	lds	r18, 0x0138
     f58:	23 95       	inc	r18
     f5a:	24 36       	cpi	r18, 0x64	; 100
     f5c:	40 f0       	brcs	.+16     	; 0xf6e <_KER_USG_UTC_SV37>
     f5e:	20 e0       	ldi	r18, 0x00	; 0
     f60:	30 91 39 01 	lds	r19, 0x0139
     f64:	30 93 3a 01 	sts	0x013A, r19
     f68:	30 e0       	ldi	r19, 0x00	; 0
     f6a:	30 93 39 01 	sts	0x0139, r19

00000f6e <_KER_USG_UTC_SV37>:
     f6e:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
     f72:	ed e3       	ldi	r30, 0x3D	; 61
     f74:	f1 e0       	ldi	r31, 0x01	; 1
     f76:	20 91 34 01 	lds	r18, 0x0134
     f7a:	22 0f       	add	r18, r18
     f7c:	e2 0f       	add	r30, r18
     f7e:	20 e0       	ldi	r18, 0x00	; 0
     f80:	f2 1f       	adc	r31, r18
     f82:	20 81       	ld	r18, Z
     f84:	31 81       	ldd	r19, Z+1	; 0x01
     f86:	2d bf       	out	0x3d, r18	; 61
     f88:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
     f8a:	ff 91       	pop	r31
     f8c:	ef 91       	pop	r30
     f8e:	df 91       	pop	r29
     f90:	cf 91       	pop	r28
     f92:	bf 91       	pop	r27
     f94:	af 91       	pop	r26
     f96:	9f 91       	pop	r25
     f98:	8f 91       	pop	r24
     f9a:	7f 91       	pop	r23
     f9c:	6f 91       	pop	r22
     f9e:	5f 91       	pop	r21
     fa0:	4f 91       	pop	r20
     fa2:	3f 91       	pop	r19
     fa4:	2f 91       	pop	r18
     fa6:	1f 91       	pop	r17
     fa8:	0f 91       	pop	r16
     faa:	ff 90       	pop	r15
     fac:	ef 90       	pop	r14
     fae:	df 90       	pop	r13
     fb0:	cf 90       	pop	r12
     fb2:	bf 90       	pop	r11
     fb4:	af 90       	pop	r10
     fb6:	9f 90       	pop	r9
     fb8:	8f 90       	pop	r8
     fba:	7f 90       	pop	r7
     fbc:	6f 90       	pop	r6
     fbe:	5f 90       	pop	r5
     fc0:	4f 90       	pop	r4
     fc2:	3f 90       	pop	r3
     fc4:	2f 90       	pop	r2
     fc6:	1f 90       	pop	r1
     fc8:	0f 90       	pop	r0
     fca:	0f be       	out	0x3f, r0	; 63
     fcc:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
     fce:	18 95       	reti

00000fd0 <Kernel_SysTick_Reg_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_SysTick_Reg_Init:                                  ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
     fd0:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
     fd2:	a0 91 51 01 	lds	r26, 0x0151
     fd6:	b0 91 52 01 	lds	r27, 0x0152
     fda:	2d b7       	in	r18, 0x3d	; 61
     fdc:	3e b7       	in	r19, 0x3e	; 62
     fde:	2d 93       	st	X+, r18
     fe0:	3d 93       	st	X+, r19
     fe2:	ed 93       	st	X+, r30
     fe4:	fd 93       	st	X+, r31
     fe6:	a0 93 51 01 	sts	0x0151, r26
     fea:	b0 93 52 01 	sts	0x0152, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
     fee:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
     ff0:	20 93 2d 01 	sts	0x012D, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
     ff4:	20 93 2e 01 	sts	0x012E, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
     ff8:	20 93 2f 01 	sts	0x012F, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
     ffc:	20 93 30 01 	sts	0x0130, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    1000:	20 93 31 01 	sts	0x0131, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    1004:	20 93 32 01 	sts	0x0132, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    1008:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    100c:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    1010:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    1014:	20 93 36 01 	sts	0x0136, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    1018:	20 93 37 01 	sts	0x0137, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    101c:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    1020:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    1024:	20 93 3a 01 	sts	0x013A, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    1028:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    102a:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    102e:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    1030:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    1034:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    1036:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    103a:	80 93 32 01 	sts	0x0132, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    103e:	60 93 33 01 	sts	0x0133, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1042:	a0 91 51 01 	lds	r26, 0x0151
    1046:	b0 91 52 01 	lds	r27, 0x0152
    104a:	fe 91       	ld	r31, -X
    104c:	ee 91       	ld	r30, -X
    104e:	3e 91       	ld	r19, -X
    1050:	2e 91       	ld	r18, -X
    1052:	2d bf       	out	0x3d, r18	; 61
    1054:	3e bf       	out	0x3e, r19	; 62
    1056:	a0 93 51 01 	sts	0x0151, r26
    105a:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    105e:	08 95       	ret

00001060 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1060:	a0 91 51 01 	lds	r26, 0x0151
    1064:	b0 91 52 01 	lds	r27, 0x0152
    1068:	2d b7       	in	r18, 0x3d	; 61
    106a:	3e b7       	in	r19, 0x3e	; 62
    106c:	2d 93       	st	X+, r18
    106e:	3d 93       	st	X+, r19
    1070:	ed 93       	st	X+, r30
    1072:	fd 93       	st	X+, r31
    1074:	a0 93 51 01 	sts	0x0151, r26
    1078:	b0 93 52 01 	sts	0x0152, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    107c:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    107e:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1080:	20 91 34 01 	lds	r18, 0x0134
    1084:	e2 0f       	add	r30, r18
    1086:	20 e0       	ldi	r18, 0x00	; 0
    1088:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    108a:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    108c:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    108e:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1090:	20 91 34 01 	lds	r18, 0x0134
    1094:	e2 0f       	add	r30, r18
    1096:	20 e0       	ldi	r18, 0x00	; 0
    1098:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    109a:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    109c:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    109e:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    10a2:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    10a4:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    10a6:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    10a8:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    10aa:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    10ac:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    10ae:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    10b0:	27 e8       	ldi	r18, 0x87	; 135
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    10b2:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    10b4:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    10b6:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    10b8:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    10ba:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    10bc:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    10be:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    10c0:	0f 92       	push	r0
    10c2:	0f b6       	in	r0, 0x3f	; 63
    10c4:	0f 92       	push	r0
    10c6:	1f 92       	push	r1
    10c8:	11 24       	eor	r1, r1
    10ca:	2f 92       	push	r2
    10cc:	3f 92       	push	r3
    10ce:	4f 92       	push	r4
    10d0:	5f 92       	push	r5
    10d2:	6f 92       	push	r6
    10d4:	7f 92       	push	r7
    10d6:	8f 92       	push	r8
    10d8:	9f 92       	push	r9
    10da:	af 92       	push	r10
    10dc:	bf 92       	push	r11
    10de:	cf 92       	push	r12
    10e0:	df 92       	push	r13
    10e2:	ef 92       	push	r14
    10e4:	ff 92       	push	r15
    10e6:	0f 93       	push	r16
    10e8:	1f 93       	push	r17
    10ea:	2f 93       	push	r18
    10ec:	3f 93       	push	r19
    10ee:	4f 93       	push	r20
    10f0:	5f 93       	push	r21
    10f2:	6f 93       	push	r22
    10f4:	7f 93       	push	r23
    10f6:	8f 93       	push	r24
    10f8:	9f 93       	push	r25
    10fa:	af 93       	push	r26
    10fc:	bf 93       	push	r27
    10fe:	cf 93       	push	r28
    1100:	df 93       	push	r29
    1102:	ef 93       	push	r30
    1104:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    1106:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    1108:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    110a:	40 91 34 01 	lds	r20, 0x0134
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    110e:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    1110:	ed e3       	ldi	r30, 0x3D	; 61
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    1112:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    1114:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    1116:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    1118:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    111a:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    111c:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    111e:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1122:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    1124:	20 93 34 01 	sts	0x0134, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    1128:	20 91 35 01 	lds	r18, 0x0135
		INC   R18                                         ;increment ntask        (  1 clock ) 
    112c:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    112e:	20 93 35 01 	sts	0x0135, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1132:	a0 91 51 01 	lds	r26, 0x0151
    1136:	b0 91 52 01 	lds	r27, 0x0152
    113a:	fe 91       	ld	r31, -X
    113c:	ee 91       	ld	r30, -X
    113e:	3e 91       	ld	r19, -X
    1140:	2e 91       	ld	r18, -X
    1142:	2d bf       	out	0x3d, r18	; 61
    1144:	3e bf       	out	0x3e, r19	; 62
    1146:	a0 93 51 01 	sts	0x0151, r26
    114a:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    114e:	08 95       	ret

00001150 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1150:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1152:	2f ef       	ldi	r18, 0xFF	; 255
    1154:	20 93 36 01 	sts	0x0136, r18
    1158:	20 e0       	ldi	r18, 0x00	; 0
    115a:	20 93 37 01 	sts	0x0137, r18
    115e:	58 2f       	mov	r21, r24

00001160 <_KER_SCH_LOOP54>:
    1160:	20 93 34 01 	sts	0x0134, r18
    1164:	85 2f       	mov	r24, r21
    1166:	e3 e7       	ldi	r30, 0x73	; 115
    1168:	f1 e0       	ldi	r31, 0x01	; 1
    116a:	20 91 34 01 	lds	r18, 0x0134
    116e:	22 0f       	add	r18, r18
    1170:	e2 0f       	add	r30, r18
    1172:	20 e0       	ldi	r18, 0x00	; 0
    1174:	f2 1f       	adc	r31, r18
    1176:	20 81       	ld	r18, Z
    1178:	31 81       	ldd	r19, Z+1	; 0x01
    117a:	42 2f       	mov	r20, r18
    117c:	43 2b       	or	r20, r19
    117e:	59 f0       	breq	.+22     	; 0x1196 <_VAL_NULL55>
    1180:	81 30       	cpi	r24, 0x01	; 1
    1182:	99 f0       	breq	.+38     	; 0x11aa <_VAL_NOT_NULL55>
    1184:	41 e0       	ldi	r20, 0x01	; 1
    1186:	24 1b       	sub	r18, r20
    1188:	40 e0       	ldi	r20, 0x00	; 0
    118a:	34 0b       	sbc	r19, r20
    118c:	20 83       	st	Z, r18
    118e:	31 83       	std	Z+1, r19	; 0x01
    1190:	42 2f       	mov	r20, r18
    1192:	43 2b       	or	r20, r19
    1194:	51 f4       	brne	.+20     	; 0x11aa <_VAL_NOT_NULL55>

00001196 <_VAL_NULL55>:
    1196:	ef e5       	ldi	r30, 0x5F	; 95
    1198:	f1 e0       	ldi	r31, 0x01	; 1
    119a:	20 91 34 01 	lds	r18, 0x0134
    119e:	e2 0f       	add	r30, r18
    11a0:	20 e0       	ldi	r18, 0x00	; 0
    11a2:	f2 1f       	adc	r31, r18
    11a4:	81 e0       	ldi	r24, 0x01	; 1
    11a6:	80 83       	st	Z, r24
    11a8:	08 c0       	rjmp	.+16     	; 0x11ba <_EXIT_SLP_TIME55>

000011aa <_VAL_NOT_NULL55>:
    11aa:	ef e5       	ldi	r30, 0x5F	; 95
    11ac:	f1 e0       	ldi	r31, 0x01	; 1
    11ae:	20 91 34 01 	lds	r18, 0x0134
    11b2:	e2 0f       	add	r30, r18
    11b4:	20 e0       	ldi	r18, 0x00	; 0
    11b6:	f2 1f       	adc	r31, r18
    11b8:	80 81       	ld	r24, Z

000011ba <_EXIT_SLP_TIME55>:
    11ba:	81 30       	cpi	r24, 0x01	; 1
    11bc:	19 f0       	breq	.+6      	; 0x11c4 <_KER_CALC_PRIO54>
    11be:	84 30       	cpi	r24, 0x04	; 4
    11c0:	09 f0       	breq	.+2      	; 0x11c4 <_KER_CALC_PRIO54>
    11c2:	12 c0       	rjmp	.+36     	; 0x11e8 <_KER_SCH_NEXT54>

000011c4 <_KER_CALC_PRIO54>:
    11c4:	e9 e6       	ldi	r30, 0x69	; 105
    11c6:	f1 e0       	ldi	r31, 0x01	; 1
    11c8:	20 e0       	ldi	r18, 0x00	; 0
    11ca:	80 91 34 01 	lds	r24, 0x0134
    11ce:	e8 0f       	add	r30, r24
    11d0:	f2 1f       	adc	r31, r18
    11d2:	80 81       	ld	r24, Z
    11d4:	20 91 36 01 	lds	r18, 0x0136
    11d8:	82 17       	cp	r24, r18
    11da:	30 f4       	brcc	.+12     	; 0x11e8 <_KER_SCH_NEXT54>
    11dc:	80 93 36 01 	sts	0x0136, r24
    11e0:	20 91 34 01 	lds	r18, 0x0134
    11e4:	20 93 37 01 	sts	0x0137, r18

000011e8 <_KER_SCH_NEXT54>:
    11e8:	20 91 34 01 	lds	r18, 0x0134
    11ec:	23 95       	inc	r18
    11ee:	30 91 35 01 	lds	r19, 0x0135
    11f2:	23 17       	cp	r18, r19
    11f4:	08 f4       	brcc	.+2      	; 0x11f8 <_KER_SCH_EXIT54>
    11f6:	b4 cf       	rjmp	.-152    	; 0x1160 <_KER_SCH_LOOP54>

000011f8 <_KER_SCH_EXIT54>:
    11f8:	20 91 37 01 	lds	r18, 0x0137
    11fc:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1200:	ed e3       	ldi	r30, 0x3D	; 61
    1202:	f1 e0       	ldi	r31, 0x01	; 1
    1204:	20 91 34 01 	lds	r18, 0x0134
    1208:	22 0f       	add	r18, r18
    120a:	e2 0f       	add	r30, r18
    120c:	20 e0       	ldi	r18, 0x00	; 0
    120e:	f2 1f       	adc	r31, r18
    1210:	20 81       	ld	r18, Z
    1212:	31 81       	ldd	r19, Z+1	; 0x01
    1214:	2d bf       	out	0x3d, r18	; 61
    1216:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1218:	ff 91       	pop	r31
    121a:	ef 91       	pop	r30
    121c:	df 91       	pop	r29
    121e:	cf 91       	pop	r28
    1220:	bf 91       	pop	r27
    1222:	af 91       	pop	r26
    1224:	9f 91       	pop	r25
    1226:	8f 91       	pop	r24
    1228:	7f 91       	pop	r23
    122a:	6f 91       	pop	r22
    122c:	5f 91       	pop	r21
    122e:	4f 91       	pop	r20
    1230:	3f 91       	pop	r19
    1232:	2f 91       	pop	r18
    1234:	1f 91       	pop	r17
    1236:	0f 91       	pop	r16
    1238:	ff 90       	pop	r15
    123a:	ef 90       	pop	r14
    123c:	df 90       	pop	r13
    123e:	cf 90       	pop	r12
    1240:	bf 90       	pop	r11
    1242:	af 90       	pop	r10
    1244:	9f 90       	pop	r9
    1246:	8f 90       	pop	r8
    1248:	7f 90       	pop	r7
    124a:	6f 90       	pop	r6
    124c:	5f 90       	pop	r5
    124e:	4f 90       	pop	r4
    1250:	3f 90       	pop	r3
    1252:	2f 90       	pop	r2
    1254:	1f 90       	pop	r1
    1256:	0f 90       	pop	r0
    1258:	0f be       	out	0x3f, r0	; 63
    125a:	0f 90       	pop	r0
    125c:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    125e:	20 e0       	ldi	r18, 0x00	; 0
    1260:	20 93 70 00 	sts	0x0070, r18
    1264:	20 e2       	ldi	r18, 0x20	; 32
    1266:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x29                   ;100Hz->clk/8/41        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_50MS                                                              
		LDI   R18                , 0xCC                   ;20Hz->clk/8/204        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_100MS                                                             
    126a:	26 e6       	ldi	r18, 0x66	; 102
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
		LDI   R18                , 0x80                   ;1Hz->clk/256/128       (  1 clock ) 
		#endif                                                                                 
    126c:	20 93 b3 00 	sts	0x00B3, r18
    1270:	20 e0       	ldi	r18, 0x00	; 0
    1272:	20 93 b4 00 	sts	0x00B4, r18
    1276:	22 e0       	ldi	r18, 0x02	; 2
    1278:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x02                   ;100Hz->clk/8/41        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_50MS                                                              
		LDI   R18                , 0x02                   ;20Hz->clk/8/204        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_100MS                                                             
    127c:	23 e0       	ldi	r18, 0x03	; 3
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
		LDI   R18                , 0x06                   ;1Hz->clk/256/128       (  1 clock ) 
		#endif                                                                                 
    127e:	20 93 b1 00 	sts	0x00B1, r18
    1282:	20 e0       	ldi	r18, 0x00	; 0
    1284:	20 93 b2 00 	sts	0x00B2, r18

00001288 <_KER_TC2_AUB65>:
    1288:	20 91 b6 00 	lds	r18, 0x00B6
    128c:	22 70       	andi	r18, 0x02	; 2
    128e:	e1 f7       	brne	.-8      	; 0x1288 <_KER_TC2_AUB65>

00001290 <_KER_TC2_BUB65>:
    1290:	20 91 b6 00 	lds	r18, 0x00B6
    1294:	21 70       	andi	r18, 0x01	; 1
    1296:	e1 f7       	brne	.-8      	; 0x1290 <_KER_TC2_BUB65>

00001298 <_KER_OC2_AUB65>:
    1298:	20 91 b6 00 	lds	r18, 0x00B6
    129c:	28 70       	andi	r18, 0x08	; 8
    129e:	e1 f7       	brne	.-8      	; 0x1298 <_KER_OC2_AUB65>

000012a0 <_KER_OC2_BUB65>:
    12a0:	20 91 b6 00 	lds	r18, 0x00B6
    12a4:	24 70       	andi	r18, 0x04	; 4
    12a6:	e1 f7       	brne	.-8      	; 0x12a0 <_KER_OC2_BUB65>

000012a8 <_KER_TC2_UB65>:
    12a8:	20 91 b6 00 	lds	r18, 0x00B6
    12ac:	20 71       	andi	r18, 0x10	; 16
    12ae:	e1 f7       	brne	.-8      	; 0x12a8 <_KER_TC2_UB65>

000012b0 <_KER_TC2_TOV265>:
    12b0:	20 91 37 00 	lds	r18, 0x0037
    12b4:	21 70       	andi	r18, 0x01	; 1
    12b6:	19 f0       	breq	.+6      	; 0x12be <_KER_TC2_OCF2A65>
    12b8:	21 e0       	ldi	r18, 0x01	; 1
    12ba:	20 93 37 00 	sts	0x0037, r18

000012be <_KER_TC2_OCF2A65>:
    12be:	20 91 37 00 	lds	r18, 0x0037
    12c2:	22 70       	andi	r18, 0x02	; 2
    12c4:	19 f0       	breq	.+6      	; 0x12cc <_KER_TC2_OCF2B65>
    12c6:	22 e0       	ldi	r18, 0x02	; 2
    12c8:	20 93 37 00 	sts	0x0037, r18

000012cc <_KER_TC2_OCF2B65>:
    12cc:	20 91 37 00 	lds	r18, 0x0037
    12d0:	24 70       	andi	r18, 0x04	; 4
    12d2:	19 f0       	breq	.+6      	; 0x12da <_KER_TC2_INTEN65>
    12d4:	24 e0       	ldi	r18, 0x04	; 4
    12d6:	20 93 37 00 	sts	0x0037, r18

000012da <_KER_TC2_INTEN65>:
    12da:	22 e0       	ldi	r18, 0x02	; 2
    12dc:	20 93 70 00 	sts	0x0070, r18
    12e0:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    12e2:	08 95       	ret

000012e4 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    12e4:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    12e6:	23 e5       	ldi	r18, 0x53	; 83
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    12e8:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    12ea:	20 93 51 01 	sts	0x0151, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    12ee:	30 93 52 01 	sts	0x0152, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    12f2:	a0 91 51 01 	lds	r26, 0x0151
    12f6:	b0 91 52 01 	lds	r27, 0x0152
    12fa:	2d b7       	in	r18, 0x3d	; 61
    12fc:	3e b7       	in	r19, 0x3e	; 62
    12fe:	2d 93       	st	X+, r18
    1300:	3d 93       	st	X+, r19
    1302:	ed 93       	st	X+, r30
    1304:	fd 93       	st	X+, r31
    1306:	a0 93 51 01 	sts	0x0151, r26
    130a:	b0 93 52 01 	sts	0x0152, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    130e:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    1310:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_SysTick_Reg_Init                     ;init timer             ( 92 clocks) 
    1312:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <Kernel_SysTick_Reg_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    1316:	82 e4       	ldi	r24, 0x42	; 66
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    1318:	93 e1       	ldi	r25, 0x13	; 19
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    131a:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    131c:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    131e:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    1320:	0e 94 30 08 	call	0x1060	; 0x1060 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1324:	a0 91 51 01 	lds	r26, 0x0151
    1328:	b0 91 52 01 	lds	r27, 0x0152
    132c:	fe 91       	ld	r31, -X
    132e:	ee 91       	ld	r30, -X
    1330:	3e 91       	ld	r19, -X
    1332:	2e 91       	ld	r18, -X
    1334:	2d bf       	out	0x3d, r18	; 61
    1336:	3e bf       	out	0x3e, r19	; 62
    1338:	a0 93 51 01 	sts	0x0151, r26
    133c:	b0 93 52 01 	sts	0x0152, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    1340:	08 95       	ret

00001342 <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    1342:	26 e0       	ldi	r18, 0x06	; 6
    1344:	20 93 53 00 	sts	0x0053, r18
    1348:	20 93 3b 01 	sts	0x013B, r18

0000134c <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    134c:	20 91 7a 00 	lds	r18, 0x007A
    1350:	2f 7e       	andi	r18, 0xEF	; 239
    1352:	20 93 7a 00 	sts	0x007A, r18
    1356:	20 91 50 00 	lds	r18, 0x0050
    135a:	20 68       	ori	r18, 0x80	; 128
    135c:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    1360:	20 91 53 00 	lds	r18, 0x0053
    1364:	21 60       	ori	r18, 0x01	; 1
    1366:	20 93 53 00 	sts	0x0053, r18
    136a:	88 95       	sleep
		RJMP  _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    136c:	ef cf       	rjmp	.-34     	; 0x134c <_IDLE_LOOP>

0000136e <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    136e:	0f 92       	push	r0
    1370:	0f b6       	in	r0, 0x3f	; 63
    1372:	f8 94       	cli
    1374:	0f 92       	push	r0
    1376:	1f 92       	push	r1
    1378:	11 24       	eor	r1, r1
    137a:	2f 92       	push	r2
    137c:	3f 92       	push	r3
    137e:	4f 92       	push	r4
    1380:	5f 92       	push	r5
    1382:	6f 92       	push	r6
    1384:	7f 92       	push	r7
    1386:	8f 92       	push	r8
    1388:	9f 92       	push	r9
    138a:	af 92       	push	r10
    138c:	bf 92       	push	r11
    138e:	cf 92       	push	r12
    1390:	df 92       	push	r13
    1392:	ef 92       	push	r14
    1394:	ff 92       	push	r15
    1396:	0f 93       	push	r16
    1398:	1f 93       	push	r17
    139a:	2f 93       	push	r18
    139c:	3f 93       	push	r19
    139e:	4f 93       	push	r20
    13a0:	5f 93       	push	r21
    13a2:	6f 93       	push	r22
    13a4:	7f 93       	push	r23
    13a6:	8f 93       	push	r24
    13a8:	9f 93       	push	r25
    13aa:	af 93       	push	r26
    13ac:	bf 93       	push	r27
    13ae:	cf 93       	push	r28
    13b0:	df 93       	push	r29
    13b2:	ef 93       	push	r30
    13b4:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    13b6:	ed e3       	ldi	r30, 0x3D	; 61
    13b8:	f1 e0       	ldi	r31, 0x01	; 1
    13ba:	20 91 34 01 	lds	r18, 0x0134
    13be:	22 0f       	add	r18, r18
    13c0:	e2 0f       	add	r30, r18
    13c2:	20 e0       	ldi	r18, 0x00	; 0
    13c4:	f2 1f       	adc	r31, r18
    13c6:	2d b7       	in	r18, 0x3d	; 61
    13c8:	3e b7       	in	r19, 0x3e	; 62
    13ca:	20 83       	st	Z, r18
    13cc:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    13ce:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    13d0:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    13d2:	20 91 34 01 	lds	r18, 0x0134
    13d6:	22 0f       	add	r18, r18
    13d8:	e2 0f       	add	r30, r18
    13da:	20 e0       	ldi	r18, 0x00	; 0
    13dc:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    13de:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    13e0:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    13e2:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    13e4:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    13e6:	20 91 34 01 	lds	r18, 0x0134
    13ea:	e2 0f       	add	r30, r18
    13ec:	20 e0       	ldi	r18, 0x00	; 0
    13ee:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    13f0:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    13f2:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    13f4:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    13f6:	2f ef       	ldi	r18, 0xFF	; 255
    13f8:	20 93 36 01 	sts	0x0136, r18
    13fc:	20 e0       	ldi	r18, 0x00	; 0
    13fe:	20 93 37 01 	sts	0x0137, r18
    1402:	58 2f       	mov	r21, r24

00001404 <_KER_SCH_LOOP78>:
    1404:	20 93 34 01 	sts	0x0134, r18
    1408:	85 2f       	mov	r24, r21
    140a:	e3 e7       	ldi	r30, 0x73	; 115
    140c:	f1 e0       	ldi	r31, 0x01	; 1
    140e:	20 91 34 01 	lds	r18, 0x0134
    1412:	22 0f       	add	r18, r18
    1414:	e2 0f       	add	r30, r18
    1416:	20 e0       	ldi	r18, 0x00	; 0
    1418:	f2 1f       	adc	r31, r18
    141a:	20 81       	ld	r18, Z
    141c:	31 81       	ldd	r19, Z+1	; 0x01
    141e:	42 2f       	mov	r20, r18
    1420:	43 2b       	or	r20, r19
    1422:	59 f0       	breq	.+22     	; 0x143a <_VAL_NULL79>
    1424:	81 30       	cpi	r24, 0x01	; 1
    1426:	99 f0       	breq	.+38     	; 0x144e <_VAL_NOT_NULL79>
    1428:	41 e0       	ldi	r20, 0x01	; 1
    142a:	24 1b       	sub	r18, r20
    142c:	40 e0       	ldi	r20, 0x00	; 0
    142e:	34 0b       	sbc	r19, r20
    1430:	20 83       	st	Z, r18
    1432:	31 83       	std	Z+1, r19	; 0x01
    1434:	42 2f       	mov	r20, r18
    1436:	43 2b       	or	r20, r19
    1438:	51 f4       	brne	.+20     	; 0x144e <_VAL_NOT_NULL79>

0000143a <_VAL_NULL79>:
    143a:	ef e5       	ldi	r30, 0x5F	; 95
    143c:	f1 e0       	ldi	r31, 0x01	; 1
    143e:	20 91 34 01 	lds	r18, 0x0134
    1442:	e2 0f       	add	r30, r18
    1444:	20 e0       	ldi	r18, 0x00	; 0
    1446:	f2 1f       	adc	r31, r18
    1448:	81 e0       	ldi	r24, 0x01	; 1
    144a:	80 83       	st	Z, r24
    144c:	08 c0       	rjmp	.+16     	; 0x145e <_EXIT_SLP_TIME79>

0000144e <_VAL_NOT_NULL79>:
    144e:	ef e5       	ldi	r30, 0x5F	; 95
    1450:	f1 e0       	ldi	r31, 0x01	; 1
    1452:	20 91 34 01 	lds	r18, 0x0134
    1456:	e2 0f       	add	r30, r18
    1458:	20 e0       	ldi	r18, 0x00	; 0
    145a:	f2 1f       	adc	r31, r18
    145c:	80 81       	ld	r24, Z

0000145e <_EXIT_SLP_TIME79>:
    145e:	81 30       	cpi	r24, 0x01	; 1
    1460:	19 f0       	breq	.+6      	; 0x1468 <_KER_CALC_PRIO78>
    1462:	84 30       	cpi	r24, 0x04	; 4
    1464:	09 f0       	breq	.+2      	; 0x1468 <_KER_CALC_PRIO78>
    1466:	12 c0       	rjmp	.+36     	; 0x148c <_KER_SCH_NEXT78>

00001468 <_KER_CALC_PRIO78>:
    1468:	e9 e6       	ldi	r30, 0x69	; 105
    146a:	f1 e0       	ldi	r31, 0x01	; 1
    146c:	20 e0       	ldi	r18, 0x00	; 0
    146e:	80 91 34 01 	lds	r24, 0x0134
    1472:	e8 0f       	add	r30, r24
    1474:	f2 1f       	adc	r31, r18
    1476:	80 81       	ld	r24, Z
    1478:	20 91 36 01 	lds	r18, 0x0136
    147c:	82 17       	cp	r24, r18
    147e:	30 f4       	brcc	.+12     	; 0x148c <_KER_SCH_NEXT78>
    1480:	80 93 36 01 	sts	0x0136, r24
    1484:	20 91 34 01 	lds	r18, 0x0134
    1488:	20 93 37 01 	sts	0x0137, r18

0000148c <_KER_SCH_NEXT78>:
    148c:	20 91 34 01 	lds	r18, 0x0134
    1490:	23 95       	inc	r18
    1492:	30 91 35 01 	lds	r19, 0x0135
    1496:	23 17       	cp	r18, r19
    1498:	08 f4       	brcc	.+2      	; 0x149c <_KER_SCH_EXIT78>
    149a:	b4 cf       	rjmp	.-152    	; 0x1404 <_KER_SCH_LOOP78>

0000149c <_KER_SCH_EXIT78>:
    149c:	20 91 37 01 	lds	r18, 0x0137
    14a0:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    14a4:	ed e3       	ldi	r30, 0x3D	; 61
    14a6:	f1 e0       	ldi	r31, 0x01	; 1
    14a8:	20 91 34 01 	lds	r18, 0x0134
    14ac:	22 0f       	add	r18, r18
    14ae:	e2 0f       	add	r30, r18
    14b0:	20 e0       	ldi	r18, 0x00	; 0
    14b2:	f2 1f       	adc	r31, r18
    14b4:	20 81       	ld	r18, Z
    14b6:	31 81       	ldd	r19, Z+1	; 0x01
    14b8:	2d bf       	out	0x3d, r18	; 61
    14ba:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    14bc:	ff 91       	pop	r31
    14be:	ef 91       	pop	r30
    14c0:	df 91       	pop	r29
    14c2:	cf 91       	pop	r28
    14c4:	bf 91       	pop	r27
    14c6:	af 91       	pop	r26
    14c8:	9f 91       	pop	r25
    14ca:	8f 91       	pop	r24
    14cc:	7f 91       	pop	r23
    14ce:	6f 91       	pop	r22
    14d0:	5f 91       	pop	r21
    14d2:	4f 91       	pop	r20
    14d4:	3f 91       	pop	r19
    14d6:	2f 91       	pop	r18
    14d8:	1f 91       	pop	r17
    14da:	0f 91       	pop	r16
    14dc:	ff 90       	pop	r15
    14de:	ef 90       	pop	r14
    14e0:	df 90       	pop	r13
    14e2:	cf 90       	pop	r12
    14e4:	bf 90       	pop	r11
    14e6:	af 90       	pop	r10
    14e8:	9f 90       	pop	r9
    14ea:	8f 90       	pop	r8
    14ec:	7f 90       	pop	r7
    14ee:	6f 90       	pop	r6
    14f0:	5f 90       	pop	r5
    14f2:	4f 90       	pop	r4
    14f4:	3f 90       	pop	r3
    14f6:	2f 90       	pop	r2
    14f8:	1f 90       	pop	r1
    14fa:	0f 90       	pop	r0
    14fc:	0f be       	out	0x3f, r0	; 63
    14fe:	0f 90       	pop	r0
    1500:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1502:	08 95       	ret

00001504 <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    1504:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1506:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1508:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    150a:	20 91 34 01 	lds	r18, 0x0134
    150e:	22 0f       	add	r18, r18
    1510:	e2 0f       	add	r30, r18
    1512:	20 e0       	ldi	r18, 0x00	; 0
    1514:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1516:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1518:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    151a:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    151c:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    151e:	20 91 34 01 	lds	r18, 0x0134
    1522:	e2 0f       	add	r30, r18
    1524:	20 e0       	ldi	r18, 0x00	; 0
    1526:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1528:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    152a:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    152c:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    152e:	08 95       	ret

00001530 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1530:	0f 92       	push	r0
    1532:	0f b6       	in	r0, 0x3f	; 63
    1534:	f8 94       	cli
    1536:	0f 92       	push	r0
    1538:	1f 92       	push	r1
    153a:	11 24       	eor	r1, r1
    153c:	2f 92       	push	r2
    153e:	3f 92       	push	r3
    1540:	4f 92       	push	r4
    1542:	5f 92       	push	r5
    1544:	6f 92       	push	r6
    1546:	7f 92       	push	r7
    1548:	8f 92       	push	r8
    154a:	9f 92       	push	r9
    154c:	af 92       	push	r10
    154e:	bf 92       	push	r11
    1550:	cf 92       	push	r12
    1552:	df 92       	push	r13
    1554:	ef 92       	push	r14
    1556:	ff 92       	push	r15
    1558:	0f 93       	push	r16
    155a:	1f 93       	push	r17
    155c:	2f 93       	push	r18
    155e:	3f 93       	push	r19
    1560:	4f 93       	push	r20
    1562:	5f 93       	push	r21
    1564:	6f 93       	push	r22
    1566:	7f 93       	push	r23
    1568:	8f 93       	push	r24
    156a:	9f 93       	push	r25
    156c:	af 93       	push	r26
    156e:	bf 93       	push	r27
    1570:	cf 93       	push	r28
    1572:	df 93       	push	r29
    1574:	ef 93       	push	r30
    1576:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1578:	ed e3       	ldi	r30, 0x3D	; 61
    157a:	f1 e0       	ldi	r31, 0x01	; 1
    157c:	20 91 34 01 	lds	r18, 0x0134
    1580:	22 0f       	add	r18, r18
    1582:	e2 0f       	add	r30, r18
    1584:	20 e0       	ldi	r18, 0x00	; 0
    1586:	f2 1f       	adc	r31, r18
    1588:	2d b7       	in	r18, 0x3d	; 61
    158a:	3e b7       	in	r19, 0x3e	; 62
    158c:	20 83       	st	Z, r18
    158e:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1590:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1592:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1594:	20 91 34 01 	lds	r18, 0x0134
    1598:	e2 0f       	add	r30, r18
    159a:	20 e0       	ldi	r18, 0x00	; 0
    159c:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    159e:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    15a0:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    15a2:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    15a4:	2f ef       	ldi	r18, 0xFF	; 255
    15a6:	20 93 36 01 	sts	0x0136, r18
    15aa:	20 e0       	ldi	r18, 0x00	; 0
    15ac:	20 93 37 01 	sts	0x0137, r18
    15b0:	58 2f       	mov	r21, r24

000015b2 <_KER_SCH_LOOP97>:
    15b2:	20 93 34 01 	sts	0x0134, r18
    15b6:	85 2f       	mov	r24, r21
    15b8:	e3 e7       	ldi	r30, 0x73	; 115
    15ba:	f1 e0       	ldi	r31, 0x01	; 1
    15bc:	20 91 34 01 	lds	r18, 0x0134
    15c0:	22 0f       	add	r18, r18
    15c2:	e2 0f       	add	r30, r18
    15c4:	20 e0       	ldi	r18, 0x00	; 0
    15c6:	f2 1f       	adc	r31, r18
    15c8:	20 81       	ld	r18, Z
    15ca:	31 81       	ldd	r19, Z+1	; 0x01
    15cc:	42 2f       	mov	r20, r18
    15ce:	43 2b       	or	r20, r19
    15d0:	59 f0       	breq	.+22     	; 0x15e8 <_VAL_NULL98>
    15d2:	81 30       	cpi	r24, 0x01	; 1
    15d4:	99 f0       	breq	.+38     	; 0x15fc <_VAL_NOT_NULL98>
    15d6:	41 e0       	ldi	r20, 0x01	; 1
    15d8:	24 1b       	sub	r18, r20
    15da:	40 e0       	ldi	r20, 0x00	; 0
    15dc:	34 0b       	sbc	r19, r20
    15de:	20 83       	st	Z, r18
    15e0:	31 83       	std	Z+1, r19	; 0x01
    15e2:	42 2f       	mov	r20, r18
    15e4:	43 2b       	or	r20, r19
    15e6:	51 f4       	brne	.+20     	; 0x15fc <_VAL_NOT_NULL98>

000015e8 <_VAL_NULL98>:
    15e8:	ef e5       	ldi	r30, 0x5F	; 95
    15ea:	f1 e0       	ldi	r31, 0x01	; 1
    15ec:	20 91 34 01 	lds	r18, 0x0134
    15f0:	e2 0f       	add	r30, r18
    15f2:	20 e0       	ldi	r18, 0x00	; 0
    15f4:	f2 1f       	adc	r31, r18
    15f6:	81 e0       	ldi	r24, 0x01	; 1
    15f8:	80 83       	st	Z, r24
    15fa:	08 c0       	rjmp	.+16     	; 0x160c <_EXIT_SLP_TIME98>

000015fc <_VAL_NOT_NULL98>:
    15fc:	ef e5       	ldi	r30, 0x5F	; 95
    15fe:	f1 e0       	ldi	r31, 0x01	; 1
    1600:	20 91 34 01 	lds	r18, 0x0134
    1604:	e2 0f       	add	r30, r18
    1606:	20 e0       	ldi	r18, 0x00	; 0
    1608:	f2 1f       	adc	r31, r18
    160a:	80 81       	ld	r24, Z

0000160c <_EXIT_SLP_TIME98>:
    160c:	81 30       	cpi	r24, 0x01	; 1
    160e:	19 f0       	breq	.+6      	; 0x1616 <_KER_CALC_PRIO97>
    1610:	84 30       	cpi	r24, 0x04	; 4
    1612:	09 f0       	breq	.+2      	; 0x1616 <_KER_CALC_PRIO97>
    1614:	12 c0       	rjmp	.+36     	; 0x163a <_KER_SCH_NEXT97>

00001616 <_KER_CALC_PRIO97>:
    1616:	e9 e6       	ldi	r30, 0x69	; 105
    1618:	f1 e0       	ldi	r31, 0x01	; 1
    161a:	20 e0       	ldi	r18, 0x00	; 0
    161c:	80 91 34 01 	lds	r24, 0x0134
    1620:	e8 0f       	add	r30, r24
    1622:	f2 1f       	adc	r31, r18
    1624:	80 81       	ld	r24, Z
    1626:	20 91 36 01 	lds	r18, 0x0136
    162a:	82 17       	cp	r24, r18
    162c:	30 f4       	brcc	.+12     	; 0x163a <_KER_SCH_NEXT97>
    162e:	80 93 36 01 	sts	0x0136, r24
    1632:	20 91 34 01 	lds	r18, 0x0134
    1636:	20 93 37 01 	sts	0x0137, r18

0000163a <_KER_SCH_NEXT97>:
    163a:	20 91 34 01 	lds	r18, 0x0134
    163e:	23 95       	inc	r18
    1640:	30 91 35 01 	lds	r19, 0x0135
    1644:	23 17       	cp	r18, r19
    1646:	08 f4       	brcc	.+2      	; 0x164a <_KER_SCH_EXIT97>
    1648:	b4 cf       	rjmp	.-152    	; 0x15b2 <_KER_SCH_LOOP97>

0000164a <_KER_SCH_EXIT97>:
    164a:	20 91 37 01 	lds	r18, 0x0137
    164e:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1652:	ed e3       	ldi	r30, 0x3D	; 61
    1654:	f1 e0       	ldi	r31, 0x01	; 1
    1656:	20 91 34 01 	lds	r18, 0x0134
    165a:	22 0f       	add	r18, r18
    165c:	e2 0f       	add	r30, r18
    165e:	20 e0       	ldi	r18, 0x00	; 0
    1660:	f2 1f       	adc	r31, r18
    1662:	20 81       	ld	r18, Z
    1664:	31 81       	ldd	r19, Z+1	; 0x01
    1666:	2d bf       	out	0x3d, r18	; 61
    1668:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    166a:	ff 91       	pop	r31
    166c:	ef 91       	pop	r30
    166e:	df 91       	pop	r29
    1670:	cf 91       	pop	r28
    1672:	bf 91       	pop	r27
    1674:	af 91       	pop	r26
    1676:	9f 91       	pop	r25
    1678:	8f 91       	pop	r24
    167a:	7f 91       	pop	r23
    167c:	6f 91       	pop	r22
    167e:	5f 91       	pop	r21
    1680:	4f 91       	pop	r20
    1682:	3f 91       	pop	r19
    1684:	2f 91       	pop	r18
    1686:	1f 91       	pop	r17
    1688:	0f 91       	pop	r16
    168a:	ff 90       	pop	r15
    168c:	ef 90       	pop	r14
    168e:	df 90       	pop	r13
    1690:	cf 90       	pop	r12
    1692:	bf 90       	pop	r11
    1694:	af 90       	pop	r10
    1696:	9f 90       	pop	r9
    1698:	8f 90       	pop	r8
    169a:	7f 90       	pop	r7
    169c:	6f 90       	pop	r6
    169e:	5f 90       	pop	r5
    16a0:	4f 90       	pop	r4
    16a2:	3f 90       	pop	r3
    16a4:	2f 90       	pop	r2
    16a6:	1f 90       	pop	r1
    16a8:	0f 90       	pop	r0
    16aa:	0f be       	out	0x3f, r0	; 63
    16ac:	0f 90       	pop	r0
    16ae:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    16b0:	08 95       	ret

000016b2 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    16b2:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    16b4:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    16b6:	08 95       	ret

000016b8 <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    16b8:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    16ba:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    16bc:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    16be:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    16c0:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    16c2:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    16c4:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    16c6:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    16c8:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    16ca:	08 95       	ret

000016cc <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    16cc:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    16ce:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    16d0:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    16d2:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    16d4:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    16d6:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    16d8:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    16da:	08 95       	ret

000016dc <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    16dc:	80 91 35 01 	lds	r24, 0x0135
		RET                                               ;return from subroutine (  4 clocks) 
    16e0:	08 95       	ret

000016e2 <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    16e2:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    16e4:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    16e6:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    16e8:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    16ea:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    16ec:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    16ee:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    16f0:	08 95       	ret

000016f2 <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    16f2:	80 91 36 01 	lds	r24, 0x0136
		RET                                               ;return from subroutine (  4 clocks) 
    16f6:	08 95       	ret

000016f8 <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    16f8:	80 91 37 01 	lds	r24, 0x0137
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    16fc:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    16fe:	08 95       	ret

00001700 <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1700:	80 91 37 01 	lds	r24, 0x0137
		RET                                               ;return from subroutine (  4 clocks) 
    1704:	08 95       	ret

00001706 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1706:	80 91 3a 01 	lds	r24, 0x013A
		RET                                               ;return from subroutine (  4 clocks) 
    170a:	08 95       	ret

0000170c <__udivmodsi4>:
    170c:	a1 e2       	ldi	r26, 0x21	; 33
    170e:	1a 2e       	mov	r1, r26
    1710:	aa 1b       	sub	r26, r26
    1712:	bb 1b       	sub	r27, r27
    1714:	fd 01       	movw	r30, r26
    1716:	0d c0       	rjmp	.+26     	; 0x1732 <__udivmodsi4_ep>

00001718 <__udivmodsi4_loop>:
    1718:	aa 1f       	adc	r26, r26
    171a:	bb 1f       	adc	r27, r27
    171c:	ee 1f       	adc	r30, r30
    171e:	ff 1f       	adc	r31, r31
    1720:	a2 17       	cp	r26, r18
    1722:	b3 07       	cpc	r27, r19
    1724:	e4 07       	cpc	r30, r20
    1726:	f5 07       	cpc	r31, r21
    1728:	20 f0       	brcs	.+8      	; 0x1732 <__udivmodsi4_ep>
    172a:	a2 1b       	sub	r26, r18
    172c:	b3 0b       	sbc	r27, r19
    172e:	e4 0b       	sbc	r30, r20
    1730:	f5 0b       	sbc	r31, r21

00001732 <__udivmodsi4_ep>:
    1732:	66 1f       	adc	r22, r22
    1734:	77 1f       	adc	r23, r23
    1736:	88 1f       	adc	r24, r24
    1738:	99 1f       	adc	r25, r25
    173a:	1a 94       	dec	r1
    173c:	69 f7       	brne	.-38     	; 0x1718 <__udivmodsi4_loop>
    173e:	60 95       	com	r22
    1740:	70 95       	com	r23
    1742:	80 95       	com	r24
    1744:	90 95       	com	r25
    1746:	9b 01       	movw	r18, r22
    1748:	ac 01       	movw	r20, r24
    174a:	bd 01       	movw	r22, r26
    174c:	cf 01       	movw	r24, r30
    174e:	08 95       	ret

00001750 <_exit>:
    1750:	f8 94       	cli

00001752 <__stop_program>:
    1752:	ff cf       	rjmp	.-2      	; 0x1752 <__stop_program>
