../../../../../rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv
../../../../../rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv
../../../../../rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv
../../../../../rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv
../../../../../rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv
../../../../../rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv

../../../../../rtl/verilog/wb/core/arb_rr.v
../../../../../rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv
../../../../../rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv
../../../../../rtl/verilog/wb/core/mpsoc_dma_request_table.sv

../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_master.v
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_memory.v
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_slave.v
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_transactor.v
../../../../../bench/verilog/regression/wb/vlog_tap_generator.v
../../../../../bench/verilog/regression/wb/vlog_tb_utils.v
../../../../../bench/verilog/regression/wb/wb_dma_tb.v
../../../../../bench/verilog/regression/wb/wb_top_tb.v

