INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Lab10/Lab10.srcs/sim_1/new/TB_Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_Bank
