/*
* Copyright (c) 2014 MediaTek Inc.
* Author: Flora.Fu <flora.fu@mediatek.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*/

#ifndef __MFD_MT6397_REGISTERS_H__
#define __MFD_MT6397_REGISTERS_H__

/* PMIC Rgisters  */
#define MT6397_CID             0x0100
#define MT6397_VCA15_CON2      0x0218
#define MT6397_VCA15_CON7      0x0222
#define MT6397_VCA15_CON9      0x0226
#define MT6397_VCA15_CON10     0x0228
#define MT6397_VCA15_CON12     0x022C
#define MT6397_VSRMCA15_CON2   0x023E
#define MT6397_VSRMCA15_CON7   0x0248
#define MT6397_VSRMCA15_CON9   0x024C
#define MT6397_VSRMCA15_CON10  0x024E
#define MT6397_VSRMCA15_CON12  0x0252
#define MT6397_VCORE_CON2      0x026A
#define MT6397_VCORE_CON7      0x0274
#define MT6397_VCORE_CON9      0x0278
#define MT6397_VCORE_CON10     0x027A
#define MT6397_VCORE_CON12     0x027E
#define MT6397_VGPU_CON2       0x0290
#define MT6397_VGPU_CON7       0x029A
#define MT6397_VGPU_CON9       0x029E
#define MT6397_VGPU_CON10      0x02A0
#define MT6397_VGPU_CON12      0x02A4
#define MT6397_VIO18_CON2      0x0304
#define MT6397_VIO18_CON7      0x030E
#define MT6397_VIO18_CON9      0x0312
#define MT6397_VIO18_CON10     0x0314
#define MT6397_VIO18_CON12     0x0318
#define MT6397_VPCA7_CON2      0x032A
#define MT6397_VPCA7_CON7      0x0334
#define MT6397_VPCA7_CON9      0x0338
#define MT6397_VPCA7_CON10     0x033A
#define MT6397_VPCA7_CON12     0x033E
#define MT6397_VSRMCA7_CON2    0x0350
#define MT6397_VSRMCA7_CON7    0x035A
#define MT6397_VSRMCA7_CON9    0x035E
#define MT6397_VSRMCA7_CON10   0x0360
#define MT6397_VSRMCA7_CON12   0x0364
#define MT6397_VDRM_CON2       0x037C
#define MT6397_VDRM_CON7       0x0386
#define MT6397_VDRM_CON9       0x038A
#define MT6397_VDRM_CON10      0x038C
#define MT6397_VDRM_CON12      0x0390
#define MT6397_ANALDO_CON0     0x0400
#define MT6397_ANALDO_CON1     0x0402
#define MT6397_ANALDO_CON2     0x0404
#define MT6397_ANALDO_CON6     0x040C
#define MT6397_DIGLDO_CON0     0x0410
#define MT6397_DIGLDO_CON1     0x0412
#define MT6397_DIGLDO_CON2     0x0414
#define MT6397_DIGLDO_CON3     0x0416
#define MT6397_DIGLDO_CON4     0x0418
#define MT6397_DIGLDO_CON5     0x041A
#define MT6397_DIGLDO_CON6     0x041C
#define MT6397_DIGLDO_CON7     0x041E
#define MT6397_DIGLDO_CON8     0x0420
#define MT6397_DIGLDO_CON9     0x0422
#define MT6397_DIGLDO_CON10    0x0424
#define MT6397_DIGLDO_CON17    0x0432
#define MT6397_DIGLDO_CON18    0x0434
#define MT6397_DIGLDO_CON19    0x0436
#define MT6397_DIGLDO_CON20    0x0438
#define MT6397_DIGLDO_CON21    0x043A
#define MT6397_DIGLDO_CON22    0x043C
#define MT6397_DIGLDO_CON23    0x043E
#define MT6397_DIGLDO_CON24    0x0440
#define MT6397_DIGLDO_CON25    0x0442
#define MT6397_DIGLDO_CON29    0x044A
#define MT6397_DIGLDO_CON33    0x045A

#endif				/* __MFD_MT6397_REGISTERS_H__ */
