# compile vhdl design source files
vhdl xpm  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd"
vhdl xil_defaultlib  "../../../ipgenerator.srcs/sources_1/new/procesador.vhd"
vhdl xil_defaultlib  "../../../ipgenerator.srcs/sources_1/new/my_scomp.vhd"

# Do not sort compile order
nosort
