Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec 12 17:46:38 2025
| Host         : LAPTOP-PA5SJ07B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file pulse_gen_timing_summary_routed.rpt -pb pulse_gen_timing_summary_routed.pb -rpx pulse_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 3.666ns (54.275%)  route 3.088ns (45.725%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  i_rst_IBUF_inst/O
                         net (fo=5, routed)           1.273     2.207    i_rst_IBUF
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.124     2.331 r  o_pulse_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.815     4.146    o_pulse_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.607     6.754 r  o_pulse_OBUF_inst/O
                         net (fo=0)                   0.000     6.754    o_pulse
    U15                                                               r  o_pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_invalid_pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.656ns (55.192%)  route 2.968ns (44.808%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  i_rst_IBUF_inst/O
                         net (fo=5, routed)           1.272     2.206    i_rst_IBUF
    SLICE_X0Y2           LUT6 (Prop_lut6_I0_O)        0.124     2.330 r  o_invalid_pulse_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.697     4.026    o_invalid_pulse_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.598     6.624 r  o_invalid_pulse_OBUF_inst/O
                         net (fo=0)                   0.000     6.624    o_invalid_pulse
    U16                                                               r  o_invalid_pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            pulse_conrt_cont_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.192ns  (logic 1.084ns (49.461%)  route 1.108ns (50.539%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  i_rst_IBUF_inst/O
                         net (fo=5, routed)           1.108     2.042    i_rst_IBUF
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.150     2.192 r  pulse_conrt_cont[2]_i_1/O
                         net (fo=1, routed)           0.000     2.192    pulse_conrt_cont[2]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  pulse_conrt_cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            pulse_conrt_cont_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.166ns  (logic 1.058ns (48.854%)  route 1.108ns (51.146%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  i_rst_IBUF_inst/O
                         net (fo=5, routed)           1.108     2.042    i_rst_IBUF
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.124     2.166 r  pulse_conrt_cont[1]_i_1/O
                         net (fo=1, routed)           0.000     2.166    pulse_conrt_cont[1]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  pulse_conrt_cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            pulse_conrt_cont_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.158ns  (logic 1.058ns (49.033%)  route 1.100ns (50.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  i_rst_IBUF_inst/O
                         net (fo=5, routed)           1.100     2.034    i_rst_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     2.158 r  pulse_conrt_cont[0]_i_1/O
                         net (fo=1, routed)           0.000     2.158    pulse_conrt_cont[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  pulse_conrt_cont_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_conrt_cont_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pulse_conrt_cont_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.230ns (55.240%)  route 0.186ns (44.760%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  pulse_conrt_cont_reg[2]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pulse_conrt_cont_reg[2]/Q
                         net (fo=3, routed)           0.186     0.314    pulse_conrt_cont[2]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.102     0.416 r  pulse_conrt_cont[2]_i_1/O
                         net (fo=1, routed)           0.000     0.416    pulse_conrt_cont[2]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  pulse_conrt_cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_conrt_cont_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pulse_conrt_cont_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.364%)  route 0.243ns (56.636%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  pulse_conrt_cont_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pulse_conrt_cont_reg[0]/Q
                         net (fo=5, routed)           0.243     0.384    pulse_conrt_cont[0]
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  pulse_conrt_cont[1]_i_1/O
                         net (fo=1, routed)           0.000     0.429    pulse_conrt_cont[1]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  pulse_conrt_cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_conrt_cont_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pulse_conrt_cont_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.186ns (42.994%)  route 0.247ns (57.006%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  pulse_conrt_cont_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pulse_conrt_cont_reg[0]/Q
                         net (fo=5, routed)           0.247     0.388    pulse_conrt_cont[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     0.433 r  pulse_conrt_cont[0]_i_1/O
                         net (fo=1, routed)           0.000     0.433    pulse_conrt_cont[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  pulse_conrt_cont_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_conrt_cont_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_invalid_pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.342ns (72.015%)  route 0.521ns (27.985%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  pulse_conrt_cont_reg[2]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pulse_conrt_cont_reg[2]/Q
                         net (fo=3, routed)           0.177     0.305    pulse_conrt_cont[2]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.099     0.404 r  o_invalid_pulse_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.345     0.748    o_invalid_pulse_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.115     1.863 r  o_invalid_pulse_OBUF_inst/O
                         net (fo=0)                   0.000     1.863    o_invalid_pulse
    U16                                                               r  o_invalid_pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_conrt_cont_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.352ns (71.157%)  route 0.548ns (28.843%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  pulse_conrt_cont_reg[2]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  pulse_conrt_cont_reg[2]/Q
                         net (fo=3, routed)           0.171     0.299    pulse_conrt_cont[2]
    SLICE_X0Y2           LUT6 (Prop_lut6_I4_O)        0.099     0.398 r  o_pulse_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.377     0.775    o_pulse_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.125     1.899 r  o_pulse_OBUF_inst/O
                         net (fo=0)                   0.000     1.899    o_pulse
    U15                                                               r  o_pulse (OUT)
  -------------------------------------------------------------------    -------------------





