Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /data/ENSC350-lab6/auto_gen.qsys --block-symbol-file --output-directory=/data/ENSC350-lab6/auto_gen --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ENSC350-lab6/auto_gen.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: auto_gen.jtag_uart_0: Jtag Uart input clock need to be at least 50Mhz to operate properly
Warning: auto_gen.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: auto_gen.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: auto_gen.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: auto_gen.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: auto_gen.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: auto_gen.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /data/ENSC350-lab6/auto_gen.qsys --synthesis=VERILOG --output-directory=/data/ENSC350-lab6/auto_gen/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ENSC350-lab6/auto_gen.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: auto_gen.jtag_uart_0: Jtag Uart input clock need to be at least 50Mhz to operate properly
Warning: auto_gen.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: auto_gen.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: auto_gen.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: auto_gen.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: auto_gen.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: auto_gen.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master
Info: auto_gen: Generating auto_gen "auto_gen" for QUARTUS_SYNTH
Info: altpll_0: "auto_gen" instantiated altpll "altpll_0"
Info: jtag_uart_0: Starting RTL generation for module 'auto_gen_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /data/Altera/quartus/linux64/perl/bin/perl -I /data/Altera/quartus/linux64/perl/lib -I /data/Altera/quartus/sopc_builder/bin/europa -I /data/Altera/quartus/sopc_builder/bin/perl_lib -I /data/Altera/quartus/sopc_builder/bin -I /data/Altera/quartus/../ip/altera/sopc_builder_ip/common -I /data/Altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /data/Altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=auto_gen_jtag_uart_0 --dir=/tmp/alt7241_8940025234248145881.dir/0003_jtag_uart_0_gen/ --quartus_dir=/data/Altera/quartus --verilog --config=/tmp/alt7241_8940025234248145881.dir/0003_jtag_uart_0_gen//auto_gen_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'auto_gen_jtag_uart_0'
Info: jtag_uart_0: "auto_gen" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: rst_controller: "auto_gen" instantiated altera_reset_controller "rst_controller"
Info: auto_gen: Done "auto_gen" with 4 modules, 6 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
