// Seed: 4163784710
module module_0;
endmodule
module module_1 ();
  logic id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    input wire id_4,
    input tri0 id_5,
    input wand id_6,
    output supply0 id_7,
    output uwire id_8,
    output wire id_9,
    output logic id_10,
    input wor id_11,
    input supply1 id_12,
    input wor id_13,
    input tri1 id_14,
    output tri1 id_15,
    output tri1 id_16
);
  logic id_18;
  always id_10 <= id_13;
  nor primCall (id_10, id_11, id_12, id_13, id_14, id_18, id_2, id_3, id_4, id_5, id_6);
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_10 = "";
    id_18 = id_11;
  end
  assign id_9 = 1;
endmodule
