Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 15 18:06:04 2019
| Host         : JanGrapengeter running 64-bit major release  (build 9200)
| Command      : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
| Design       : main
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| LUTLP-2     | Warning  | Combinatorial Loop Allowed                                  | 1          |
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-2#1 Warning
Combinatorial Loop Allowed  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus, Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus_inferred__0_i_1, Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus_inferred__0_i_1__0, Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__1.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/b_4 is a gated clock net sourced by a combinational pin Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus/O, cell Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus is driving clock pin of 64 cells. This could lead to large hold time violations. First few involved cells are:
    Inst_Frequenzmessung/zahler_reg[0] {FDRE}
    Inst_Frequenzmessung/zahler_reg[10] {FDRE}
    Inst_Frequenzmessung/zahler_reg[11] {FDRE}
    Inst_Frequenzmessung/zahler_reg[12] {FDRE}
    Inst_Frequenzmessung/zahler_reg[13] {FDRE}

Related violations: <none>


