digraph "CFG for '_Z10cudaKerneliPdPiS0_S0_' function" {
	label="CFG for '_Z10cudaKerneliPdPiS0_S0_' function";

	Node0x4c38020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = mul i32 %6, %11\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %17 = add i32 %15, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 16\l  %24 = bitcast i8 addrspace(4)* %23 to i32 addrspace(4)*\l  %25 = load i32, i32 addrspace(4)* %24, align 8, !tbaa !16\l  %26 = mul i32 %18, %22\l  %27 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !15\l  %28 = add i32 %26, %27\l  %29 = add nuw nsw i32 %16, 2\l  %30 = icmp ult i32 %16, 5\l  %31 = icmp ult i32 %27, 5\l  %32 = select i1 %30, i1 %31, i1 false\l  br i1 %32, label %33, label %40\l|{<s0>T|<s1>F}}"];
	Node0x4c38020:s0 -> Node0x4c3a0b0;
	Node0x4c38020:s1 -> Node0x4c3a140;
	Node0x4c3a0b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%33:\l33:                                               \l  %34 = mul nuw nsw i32 %16, 5\l  %35 = add nuw nsw i32 %34, %27\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds double, double addrspace(1)* %1, i64 %36\l  %38 = load double, double addrspace(1)* %37, align 8, !tbaa !17,\l... !amdgpu.noclobber !5\l  %39 = getelementptr inbounds [25 x double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 %35\l  store double %38, double addrspace(3)* %39, align 8, !tbaa !17\l  br label %40\l}"];
	Node0x4c3a0b0 -> Node0x4c3a140;
	Node0x4c3a140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%40:\l40:                                               \l  %41 = add nsw i32 %0, 2\l  %42 = icmp slt i32 %28, %41\l  br i1 %42, label %43, label %146\l|{<s0>T|<s1>F}}"];
	Node0x4c3a140:s0 -> Node0x4c3c8b0;
	Node0x4c3a140:s1 -> Node0x4c3d1f0;
	Node0x4c3c8b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%43:\l43:                                               \l  %44 = icmp slt i32 %17, %41\l  %45 = mul nuw nsw i32 %27, 36\l  %46 = add nuw nsw i32 %45, 72\l  %47 = add nuw nsw i32 %46, %29\l  %48 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %47\l  %49 = icmp ult i32 %16, 2\l  %50 = add nsw i32 %0, -2\l  %51 = add nuw nsw i32 %46, %16\l  %52 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %51\l  %53 = add nuw nsw i32 %47, 32\l  %54 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %53\l  %55 = icmp ult i32 %27, 2\l  %56 = add nuw nsw i32 %45, %29\l  %57 = add nuw nsw i32 %45, %16\l  %58 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %57\l  %59 = add nuw nsw i32 %45, 1224\l  %60 = add nuw nsw i32 %59, %16\l  %61 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %60\l  %62 = add nuw nsw i32 %56, 32\l  %63 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %62\l  %64 = add nuw nsw i32 %16, 34\l  %65 = add nuw nsw i32 %64, %59\l  %66 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %65\l  %67 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %56\l  %68 = add nuw nsw i32 %56, 1224\l  %69 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %68\l  %70 = udiv i32 %25, %22\l  %71 = mul i32 %70, %22\l  %72 = icmp ugt i32 %25, %71\l  %73 = zext i1 %72 to i32\l  %74 = add i32 %70, %73\l  %75 = mul i32 %74, %22\l  %76 = add nuw nsw i32 %57, 1\l  %77 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %76\l  %78 = add nuw nsw i32 %57, 2\l  %79 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %78\l  %80 = add nuw nsw i32 %57, 3\l  %81 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %80\l  %82 = add nuw nsw i32 %57, 4\l  %83 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %82\l  %84 = mul nuw nsw i32 %27, 36\l  %85 = add nuw nsw i32 %84, 36\l  %86 = add nuw nsw i32 %85, %16\l  %87 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %86\l  %88 = add nuw nsw i32 %86, 1\l  %89 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %88\l  %90 = add nuw nsw i32 %86, 2\l  %91 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %90\l  %92 = add nuw nsw i32 %86, 3\l  %93 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %92\l  %94 = add nuw nsw i32 %86, 4\l  %95 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %94\l  %96 = mul nuw nsw i32 %27, 36\l  %97 = add nuw nsw i32 %96, 72\l  %98 = add nuw nsw i32 %97, %16\l  %99 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %98\l  %100 = add nuw nsw i32 %98, 1\l  %101 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %100\l  %102 = add nuw nsw i32 %98, 3\l  %103 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %102\l  %104 = add nuw nsw i32 %98, 4\l  %105 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %104\l  %106 = mul nuw nsw i32 %27, 36\l  %107 = add nuw nsw i32 %106, 108\l  %108 = add nuw nsw i32 %107, %16\l  %109 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %108\l  %110 = add nuw nsw i32 %108, 1\l  %111 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %110\l  %112 = add nuw nsw i32 %108, 2\l  %113 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %112\l  %114 = add nuw nsw i32 %108, 3\l  %115 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %114\l  %116 = add nuw nsw i32 %108, 4\l  %117 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %116\l  %118 = mul nuw nsw i32 %27, 36\l  %119 = add nuw nsw i32 %118, 144\l  %120 = add nuw nsw i32 %119, %16\l  %121 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %120\l  %122 = add nuw nsw i32 %120, 1\l  %123 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %122\l  %124 = add nuw nsw i32 %120, 2\l  %125 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %124\l  %126 = add nuw nsw i32 %120, 3\l  %127 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %126\l  %128 = add nuw nsw i32 %120, 4\l  %129 = getelementptr inbounds [1296 x i32], [1296 x i32] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E7sharedG, i32 0, i32 %128\l  br label %130\l}"];
	Node0x4c3c8b0 -> Node0x4c3d590;
	Node0x4c3d590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%130:\l130:                                              \l  %131 = phi i32 [ %28, %43 ], [ %148, %147 ]\l  br i1 %44, label %132, label %147\l|{<s0>T|<s1>F}}"];
	Node0x4c3d590:s0 -> Node0x4c3e430;
	Node0x4c3d590:s1 -> Node0x4c3e2f0;
	Node0x4c3e430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%132:\l132:                                              \l  %133 = add nsw i32 %131, %0\l  %134 = srem i32 %133, %0\l  %135 = mul nsw i32 %134, %0\l  %136 = add i32 %50, %131\l  %137 = add nsw i32 %133, 32\l  %138 = icmp slt i32 %131, %0\l  %139 = mul nsw i32 %131, %0\l  %140 = udiv i32 %14, %11\l  %141 = mul i32 %140, %11\l  %142 = icmp ugt i32 %14, %141\l  %143 = zext i1 %142 to i32\l  %144 = add i32 %140, %143\l  %145 = mul i32 %144, %11\l  br label %150\l}"];
	Node0x4c3e430 -> Node0x4c41c00;
	Node0x4c3d1f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%146:\l146:                                              \l  ret void\l}"];
	Node0x4c3e2f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%147:\l147:                                              \l  %148 = add i32 %75, %131\l  %149 = icmp slt i32 %148, %41\l  br i1 %149, label %130, label %146, !llvm.loop !21\l|{<s0>T|<s1>F}}"];
	Node0x4c3e2f0:s0 -> Node0x4c3d590;
	Node0x4c3e2f0:s1 -> Node0x4c3d1f0;
	Node0x4c41c00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%150:\l150:                                              \l  %151 = phi i32 [ %17, %132 ], [ %350, %349 ]\l  %152 = add i32 %151, %0\l  %153 = srem i32 %152, %0\l  %154 = add nsw i32 %135, %153\l  %155 = sext i32 %154 to i64\l  %156 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %155\l  %157 = load i32, i32 addrspace(1)* %156, align 4, !tbaa !23\l  store i32 %157, i32 addrspace(3)* %48, align 4, !tbaa !23\l  br i1 %49, label %158, label %192\l|{<s0>T|<s1>F}}"];
	Node0x4c41c00:s0 -> Node0x4c42be0;
	Node0x4c41c00:s1 -> Node0x4c42c70;
	Node0x4c42be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%158:\l158:                                              \l  %159 = add i32 %50, %151\l  %160 = srem i32 %159, %0\l  %161 = add nsw i32 %160, %135\l  %162 = sext i32 %161 to i64\l  %163 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %162\l  %164 = load i32, i32 addrspace(1)* %163, align 4, !tbaa !23\l  store i32 %164, i32 addrspace(3)* %52, align 4, !tbaa !23\l  %165 = add i32 %152, 32\l  %166 = srem i32 %165, %0\l  %167 = add nsw i32 %166, %135\l  %168 = sext i32 %167 to i64\l  %169 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %168\l  %170 = load i32, i32 addrspace(1)* %169, align 4, !tbaa !23\l  store i32 %170, i32 addrspace(3)* %54, align 4, !tbaa !23\l  br i1 %55, label %171, label %206\l|{<s0>T|<s1>F}}"];
	Node0x4c42be0:s0 -> Node0x4c43530;
	Node0x4c42be0:s1 -> Node0x4c43580;
	Node0x4c43530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{%171:\l171:                                              \l  %172 = srem i32 %136, %0\l  %173 = mul nsw i32 %172, %0\l  %174 = add nsw i32 %173, %160\l  %175 = sext i32 %174 to i64\l  %176 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %175\l  %177 = load i32, i32 addrspace(1)* %176, align 4, !tbaa !23\l  store i32 %177, i32 addrspace(3)* %58, align 4, !tbaa !23\l  %178 = srem i32 %137, %0\l  %179 = mul nsw i32 %178, %0\l  %180 = add nsw i32 %179, %160\l  %181 = sext i32 %180 to i64\l  %182 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %181\l  %183 = load i32, i32 addrspace(1)* %182, align 4, !tbaa !23\l  store i32 %183, i32 addrspace(3)* %61, align 4, !tbaa !23\l  %184 = add nsw i32 %166, %173\l  %185 = sext i32 %184 to i64\l  %186 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %185\l  %187 = load i32, i32 addrspace(1)* %186, align 4, !tbaa !23\l  store i32 %187, i32 addrspace(3)* %63, align 4, !tbaa !23\l  %188 = add nsw i32 %166, %179\l  %189 = sext i32 %188 to i64\l  %190 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %189\l  %191 = load i32, i32 addrspace(1)* %190, align 4, !tbaa !23\l  store i32 %191, i32 addrspace(3)* %66, align 4, !tbaa !23\l  br label %192\l}"];
	Node0x4c43530 -> Node0x4c42c70;
	Node0x4c42c70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c32e3170",label="{%192:\l192:                                              \l  br i1 %55, label %193, label %206\l|{<s0>T|<s1>F}}"];
	Node0x4c42c70:s0 -> Node0x4c443f0;
	Node0x4c42c70:s1 -> Node0x4c43580;
	Node0x4c443f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%193:\l193:                                              \l  %194 = srem i32 %136, %0\l  %195 = mul nsw i32 %194, %0\l  %196 = add nsw i32 %195, %153\l  %197 = sext i32 %196 to i64\l  %198 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %197\l  %199 = load i32, i32 addrspace(1)* %198, align 4, !tbaa !23\l  store i32 %199, i32 addrspace(3)* %67, align 4, !tbaa !23\l  %200 = srem i32 %137, %0\l  %201 = mul nsw i32 %200, %0\l  %202 = add nsw i32 %201, %153\l  %203 = sext i32 %202 to i64\l  %204 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %203\l  %205 = load i32, i32 addrspace(1)* %204, align 4, !tbaa !23\l  store i32 %205, i32 addrspace(3)* %69, align 4, !tbaa !23\l  br label %206\l}"];
	Node0x4c443f0 -> Node0x4c43580;
	Node0x4c43580 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%206:\l206:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %207 = icmp slt i32 %151, %0\l  %208 = select i1 %138, i1 %207, i1 false\l  br i1 %208, label %209, label %349\l|{<s0>T|<s1>F}}"];
	Node0x4c43580:s0 -> Node0x4c450b0;
	Node0x4c43580:s1 -> Node0x4c41f60;
	Node0x4c450b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%209:\l209:                                              \l  %210 = load i32, i32 addrspace(3)* %58, align 4, !tbaa !23\l  %211 = sitofp i32 %210 to double\l  %212 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 0), align 16, !tbaa\l... !17\l  %213 = fmul contract double %212, %211\l  %214 = fadd contract double %213, 0.000000e+00\l  %215 = load i32, i32 addrspace(3)* %77, align 4, !tbaa !23\l  %216 = sitofp i32 %215 to double\l  %217 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 1), align 8, !tbaa !17\l  %218 = fmul contract double %217, %216\l  %219 = fadd contract double %214, %218\l  %220 = load i32, i32 addrspace(3)* %79, align 4, !tbaa !23\l  %221 = sitofp i32 %220 to double\l  %222 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 2), align 16, !tbaa\l... !17\l  %223 = fmul contract double %222, %221\l  %224 = fadd contract double %219, %223\l  %225 = load i32, i32 addrspace(3)* %81, align 4, !tbaa !23\l  %226 = sitofp i32 %225 to double\l  %227 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 3), align 8, !tbaa !17\l  %228 = fmul contract double %227, %226\l  %229 = fadd contract double %224, %228\l  %230 = load i32, i32 addrspace(3)* %83, align 4, !tbaa !23\l  %231 = sitofp i32 %230 to double\l  %232 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 4), align 16, !tbaa\l... !17\l  %233 = fmul contract double %232, %231\l  %234 = fadd contract double %229, %233\l  %235 = load i32, i32 addrspace(3)* %87, align 4, !tbaa !23\l  %236 = sitofp i32 %235 to double\l  %237 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 5), align 8, !tbaa !17\l  %238 = fmul contract double %237, %236\l  %239 = fadd contract double %234, %238\l  %240 = load i32, i32 addrspace(3)* %89, align 4, !tbaa !23\l  %241 = sitofp i32 %240 to double\l  %242 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 6), align 16, !tbaa\l... !17\l  %243 = fmul contract double %242, %241\l  %244 = fadd contract double %239, %243\l  %245 = load i32, i32 addrspace(3)* %91, align 4, !tbaa !23\l  %246 = sitofp i32 %245 to double\l  %247 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 7), align 8, !tbaa !17\l  %248 = fmul contract double %247, %246\l  %249 = fadd contract double %244, %248\l  %250 = load i32, i32 addrspace(3)* %93, align 4, !tbaa !23\l  %251 = sitofp i32 %250 to double\l  %252 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 8), align 16, !tbaa\l... !17\l  %253 = fmul contract double %252, %251\l  %254 = fadd contract double %249, %253\l  %255 = load i32, i32 addrspace(3)* %95, align 4, !tbaa !23\l  %256 = sitofp i32 %255 to double\l  %257 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 9), align 8, !tbaa !17\l  %258 = fmul contract double %257, %256\l  %259 = fadd contract double %254, %258\l  %260 = load i32, i32 addrspace(3)* %99, align 4, !tbaa !23\l  %261 = sitofp i32 %260 to double\l  %262 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 10), align 16, !tbaa\l... !17\l  %263 = fmul contract double %262, %261\l  %264 = fadd contract double %259, %263\l  %265 = load i32, i32 addrspace(3)* %101, align 4, !tbaa !23\l  %266 = sitofp i32 %265 to double\l  %267 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 11), align 8, !tbaa\l... !17\l  %268 = fmul contract double %267, %266\l  %269 = fadd contract double %264, %268\l  %270 = load i32, i32 addrspace(3)* %103, align 4, !tbaa !23\l  %271 = sitofp i32 %270 to double\l  %272 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 13), align 8, !tbaa\l... !17\l  %273 = fmul contract double %272, %271\l  %274 = fadd contract double %269, %273\l  %275 = load i32, i32 addrspace(3)* %105, align 4, !tbaa !23\l  %276 = sitofp i32 %275 to double\l  %277 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 14), align 16, !tbaa\l... !17\l  %278 = fmul contract double %277, %276\l  %279 = fadd contract double %274, %278\l  %280 = load i32, i32 addrspace(3)* %109, align 4, !tbaa !23\l  %281 = sitofp i32 %280 to double\l  %282 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 15), align 8, !tbaa\l... !17\l  %283 = fmul contract double %282, %281\l  %284 = fadd contract double %279, %283\l  %285 = load i32, i32 addrspace(3)* %111, align 4, !tbaa !23\l  %286 = sitofp i32 %285 to double\l  %287 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 16), align 16, !tbaa\l... !17\l  %288 = fmul contract double %287, %286\l  %289 = fadd contract double %284, %288\l  %290 = load i32, i32 addrspace(3)* %113, align 4, !tbaa !23\l  %291 = sitofp i32 %290 to double\l  %292 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 17), align 8, !tbaa\l... !17\l  %293 = fmul contract double %292, %291\l  %294 = fadd contract double %289, %293\l  %295 = load i32, i32 addrspace(3)* %115, align 4, !tbaa !23\l  %296 = sitofp i32 %295 to double\l  %297 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 18), align 16, !tbaa\l... !17\l  %298 = fmul contract double %297, %296\l  %299 = fadd contract double %294, %298\l  %300 = load i32, i32 addrspace(3)* %117, align 4, !tbaa !23\l  %301 = sitofp i32 %300 to double\l  %302 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 19), align 8, !tbaa\l... !17\l  %303 = fmul contract double %302, %301\l  %304 = fadd contract double %299, %303\l  %305 = load i32, i32 addrspace(3)* %121, align 4, !tbaa !23\l  %306 = sitofp i32 %305 to double\l  %307 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 20), align 16, !tbaa\l... !17\l  %308 = fmul contract double %307, %306\l  %309 = fadd contract double %304, %308\l  %310 = load i32, i32 addrspace(3)* %123, align 4, !tbaa !23\l  %311 = sitofp i32 %310 to double\l  %312 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 21), align 8, !tbaa\l... !17\l  %313 = fmul contract double %312, %311\l  %314 = fadd contract double %309, %313\l  %315 = load i32, i32 addrspace(3)* %125, align 4, !tbaa !23\l  %316 = sitofp i32 %315 to double\l  %317 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 22), align 16, !tbaa\l... !17\l  %318 = fmul contract double %317, %316\l  %319 = fadd contract double %314, %318\l  %320 = load i32, i32 addrspace(3)* %127, align 4, !tbaa !23\l  %321 = sitofp i32 %320 to double\l  %322 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 23), align 8, !tbaa\l... !17\l  %323 = fmul contract double %322, %321\l  %324 = fadd contract double %319, %323\l  %325 = load i32, i32 addrspace(3)* %129, align 4, !tbaa !23\l  %326 = sitofp i32 %325 to double\l  %327 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)*\l... @_ZZ10cudaKerneliPdPiS0_S0_E13sharedWeights, i32 0, i32 24), align 16, !tbaa\l... !17\l  %328 = fmul contract double %327, %326\l  %329 = fadd contract double %324, %328\l  %330 = fcmp contract olt double %329, 1.000000e-04\l  %331 = fcmp contract ogt double %329, -1.000000e-04\l  %332 = and i1 %330, %331\l  %333 = add nsw i32 %151, %139\l  %334 = sext i32 %333 to i64\l  %335 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %334\l  br i1 %332, label %336, label %338\l|{<s0>T|<s1>F}}"];
	Node0x4c450b0:s0 -> Node0x4c452e0;
	Node0x4c450b0:s1 -> Node0x4c4c3c0;
	Node0x4c452e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{%336:\l336:                                              \l  %337 = load i32, i32 addrspace(3)* %48, align 4, !tbaa !23\l  store i32 %337, i32 addrspace(1)* %335, align 4, !tbaa !23\l  br label %349\l}"];
	Node0x4c452e0 -> Node0x4c41f60;
	Node0x4c4c3c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{%338:\l338:                                              \l  %339 = fcmp contract ogt double %329, 1.000000e-05\l  %340 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %334\l  br i1 %339, label %341, label %345\l|{<s0>T|<s1>F}}"];
	Node0x4c4c3c0:s0 -> Node0x4c4c7a0;
	Node0x4c4c3c0:s1 -> Node0x4c4c7f0;
	Node0x4c4c7a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%341:\l341:                                              \l  store i32 1, i32 addrspace(1)* %335, align 4, !tbaa !23\l  %342 = load i32, i32 addrspace(1)* %340, align 4, !tbaa !23\l  %343 = icmp eq i32 %342, -1\l  br i1 %343, label %344, label %349\l|{<s0>T|<s1>F}}"];
	Node0x4c4c7a0:s0 -> Node0x4c4cac0;
	Node0x4c4c7a0:s1 -> Node0x4c41f60;
	Node0x4c4cac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%344:\l344:                                              \l  store i32 1, i32 addrspace(1)* %4, align 4, !tbaa !23\l  br label %349\l}"];
	Node0x4c4cac0 -> Node0x4c41f60;
	Node0x4c4c7f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%345:\l345:                                              \l  store i32 -1, i32 addrspace(1)* %335, align 4, !tbaa !23\l  %346 = load i32, i32 addrspace(1)* %340, align 4, !tbaa !23\l  %347 = icmp eq i32 %346, -1\l  br i1 %347, label %348, label %349\l|{<s0>T|<s1>F}}"];
	Node0x4c4c7f0:s0 -> Node0x4c4a810;
	Node0x4c4c7f0:s1 -> Node0x4c41f60;
	Node0x4c4a810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%348:\l348:                                              \l  store i32 1, i32 addrspace(1)* %4, align 4, !tbaa !23\l  br label %349\l}"];
	Node0x4c4a810 -> Node0x4c41f60;
	Node0x4c41f60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%349:\l349:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %350 = add i32 %145, %151\l  %351 = icmp slt i32 %350, %41\l  br i1 %351, label %150, label %147, !llvm.loop !25\l|{<s0>T|<s1>F}}"];
	Node0x4c41f60:s0 -> Node0x4c41c00;
	Node0x4c41f60:s1 -> Node0x4c3e2f0;
}
