#ifndef JOS_KERN_E1000_H
#define JOS_KERN_E1000_H

#include <kern/pci.h>

#define debug 1

#define E1000_VENDOR_ID_82540EM	    0x8086
#define E1000_DEV_ID_82540EM		0x100E
#define MIN_RECEIVE_BUFF_SIZE		RX_BUFF_SIZE
typedef uint32_t e1000_status;  
int e1000_pci_attach(struct pci_func *pcif);
int e1000_transmit(const char *data, int size);
int e1000_receive(char *s);
/* transmit desc 128 bits */
struct tx_desc{
	uint64_t addr;
	uint16_t length;
	uint8_t cso;
	struct _cmd{
		unsigned eop : 1;
		unsigned ifcs : 1;
		unsigned ic : 1;
		unsigned rs : 1;
		unsigned rsv : 1;
		unsigned dext : 1;
		unsigned vle : 1;
		unsigned ide : 1;
	}__attribute__((__packed__)) cmd;
	struct _status_0 {
		unsigned dd : 1;
		unsigned ec : 1;
		unsigned lc : 1;
		unsigned rsv : 1;
		unsigned padding : 4;
	}__attribute__((__packed__)) status;
	uint8_t css;
	uint16_t special;
} __attribute__((__packed__));

/* receive desc 128 bits */
struct rx_desc{
	uint64_t addr;
	uint16_t length;
	uint16_t checksum;
	//uint8_t	status;
	struct _status_1 {
		unsigned dd : 1;
		unsigned eop : 1;
		unsigned ixsm : 1;
		unsigned vp : 1;
		unsigned rsv : 1;
		unsigned tcpcs : 1;
		unsigned ipcs : 1;
		unsigned pif : 1;
	}__attribute__((__packed__))status;
	uint8_t errors;
	uint16_t special;
}__attribute__((__packed__));
//#define TDLEN  			(PGSIZE/sizeof(struct tx_desc))
#define TDLEN 64
#define RDLEN (PGSIZE/sizeof(struct rx_desc))
#define TX_BUFF_SIZE	1518
#define RX_BUFF_SIZE	2048
#define E1000_RAH_AV  0x80000000        /* Receive descriptor valid */
/* E1000 register */
#define E1000_STATUS   0x00008  /* Device Status - RO */
#define E1000_IMS      0x000D0  /* Interrupt Mask Set - RW */
#define E1000_IMC      0x000D8  /* Interrupt Mask Clear - WO */
#define E1000_RCTL     0x00100  /* RX Control - RW */
#define E1000_TDBAL    0x03800  /* TX Descriptor Base Address Low - RW */
#define E1000_TDBAH    0x03804  /* TX Descriptor Base Address Low - RW */
#define E1000_TCTL     0x00400  /* TX Control - RW */
#define E1000_TIPG     0x00410  /* TX Inter-packet gap -RW */
#define E1000_RDBAL    0x02800  /* RX Descriptor Base Address Low - RW */
#define E1000_RDBAH    0x02804  /* RX Descriptor Base Address High - RW */
#define E1000_RDLEN    0x02808  /* RX Descriptor Length - RW */
#define E1000_RDH      0x02810  /* RX Descriptor Head - RW */
#define E1000_RDT      0x02818  /* RX Descriptor Tail - RW */
#define E1000_TDLEN    0x03808  /* TX Descriptor Length - RW */
#define E1000_TDH      0x03810  /* TX Descriptor Head - RW */
#define E1000_TDT      0x03818  /* TX Descripotr Tail - RW */
#define E1000_RAL0     0x05400  /* Receive Address - RW Array */
#define E1000_RAH0     0x05404  /* Receive Address - RW Array */
#define E1000_MTA      0x05200  /* Multicast Table Array - RW Array */
/* Transmit Control */
#define E1000_TCTL_RST    0x00000001    /* software reset */
#define E1000_TCTL_EN     0x00000002    /* enable tx */
#define E1000_TCTL_BCE    0x00000004    /* busy check enable */
#define E1000_TCTL_PSP    0x00000008    /* pad short packets */
#define E1000_TCTL_CT     0x00000ff0    /* collision threshold */
#define E1000_TCTL_CT_SHIFT			4
#define E1000_TCTL_CT_VAL   (0x10 << E1000_TCTL_CT_SHIFT)
#define E1000_TCTL_COLD   0x003ff000    /* collision distance */
#define E1000_TCTL_COLD_SHIFT		12
#define E1000_TCTL_COLD_VAL (0x40 << E1000_TCTL_COLD_SHIFT)
#define E1000_TCTL_SWXOFF 0x00400000    /* SW Xoff transmission */
#define E1000_TCTL_PBE    0x00800000    /* Packet Burst Enable */
#define E1000_TCTL_RTLC   0x01000000    /* Re-transmit on late collision */
#define E1000_TCTL_NRTU   0x02000000    /* No Re-transmit on underrun */
#define E1000_TCTL_MULR   0x10000000    /* Multiple request support */

/* Receive Control */
#define E1000_RCTL_RST            0x00000001    /* Software reset */
#define E1000_RCTL_EN             0x00000002    /* enable */
#define E1000_RCTL_SBP            0x00000004    /* store bad packet */
#define E1000_RCTL_UPE            0x00000008    /* unicast promiscuous enable */
#define E1000_RCTL_MPE            0x00000010    /* multicast promiscuous enab */
#define E1000_RCTL_LPE            0x00000020    /* long packet enable */
#define E1000_RCTL_LBM_NO         0x00000000    /* no loopback mode */
#define E1000_RCTL_LBM_MAC        0x00000040    /* MAC loopback mode */
#define E1000_RCTL_LBM_SLP        0x00000080    /* serial link loopback mode */
#define E1000_RCTL_LBM_TCVR       0x000000C0    /* tcvr loopback mode */
#define E1000_RCTL_DTYP_MASK      0x00000C00    /* Descriptor type mask */
#define E1000_RCTL_DTYP_PS        0x00000400    /* Packet Split descriptor */
#define E1000_RCTL_RDMTS_HALF     0x00000000    /* rx desc min threshold size */
#define E1000_RCTL_RDMTS_QUAT     0x00000100    /* rx desc min threshold size */
#define E1000_RCTL_RDMTS_EIGTH    0x00000200    /* rx desc min threshold size */
#define E1000_RCTL_MO_SHIFT       12            /* multicast offset shift */
#define E1000_RCTL_MO_0           0x00000000    /* multicast offset 11:0 */
#define E1000_RCTL_MO_1           0x00001000    /* multicast offset 12:1 */
#define E1000_RCTL_MO_2           0x00002000    /* multicast offset 13:2 */
#define E1000_RCTL_MO_3           0x00003000    /* multicast offset 15:4 */
#define E1000_RCTL_MDR            0x00004000    /* multicast desc ring 0 */
#define E1000_RCTL_BAM            0x00008000    /* broadcast enable */
/* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */
#define E1000_RCTL_SZ_2048        0x00000000    /* rx buffer size 2048 */
#define E1000_RCTL_SZ_1024        0x00010000    /* rx buffer size 1024 */
#define E1000_RCTL_SZ_512         0x00020000    /* rx buffer size 512 */
#define E1000_RCTL_SZ_256         0x00030000    /* rx buffer size 256 */
/* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */
#define E1000_RCTL_SZ_16384       0x00010000    /* rx buffer size 16384 */
#define E1000_RCTL_SZ_8192        0x00020000    /* rx buffer size 8192 */
#define E1000_RCTL_SZ_4096        0x00030000    /* rx buffer size 4096 */
#define E1000_RCTL_VFE            0x00040000    /* vlan filter enable */
#define E1000_RCTL_CFIEN          0x00080000    /* canonical form enable */
#define E1000_RCTL_CFI            0x00100000    /* canonical form indicator */
#define E1000_RCTL_DPF            0x00400000    /* discard pause frames */
#define E1000_RCTL_PMCF           0x00800000    /* pass MAC control frames */
#define E1000_RCTL_BSEX           0x02000000    /* Buffer size extension */
#define E1000_RCTL_SECRC          0x04000000    /* Strip Ethernet CRC */
#define E1000_RCTL_FLXBUF_MASK    0x78000000    /* Flexible buffer size */
#define E1000_RCTL_FLXBUF_SHIFT   27            /* Flexible buffer shift */
/* TIPG */
#define E1000_TIPG_IPGT_SHIFT     0
#define E1000_TIPG_IPGT_VAL       (10 << E1000_TIPG_IPGT_SHIFT)
#define E1000_TIPG_IPGR1_SHIFT    10
#define E1000_TIPG_IPGR1_VAL      (8 << E1000_TIPG_IPGR1_SHIFT)
#define E1000_TIPG_IPGR2_SHIFT    20
#define E1000_TIPG_IPGR2_VAL      (12 << E1000_TIPG_IPGR2_SHIFT)

/* Device Status */
#define E1000_STATUS_FD         0x00000001      /* Full duplex.0=half,1=full */
#define E1000_STATUS_LU         0x00000002      /* Link up.0=no,1=link */
#define E1000_STATUS_FUNC_MASK  0x0000000C      /* PCI Function Mask */
#define E1000_STATUS_FUNC_SHIFT 2
#define E1000_STATUS_FUNC_0     0x00000000      /* Function 0 */
#define E1000_STATUS_FUNC_1     0x00000004      /* Function 1 */
#define E1000_STATUS_TXOFF      0x00000010      /* transmission paused */
#define E1000_STATUS_TBIMODE    0x00000020      /* TBI mode */
#define E1000_STATUS_SPEED_MASK 0x000000C0
#define E1000_STATUS_SPEED_10   0x00000000      /* Speed 10Mb/s */
#define E1000_STATUS_SPEED_100  0x00000040      /* Speed 100Mb/s */
#define E1000_STATUS_SPEED_1000 0x00000080      /* Speed 1000Mb/s */
#define E1000_STATUS_LAN_INIT_DONE 0x00000200   /* Lan Init Completion
                                                   by EEPROM/Flash */
#define E1000_STATUS_ASDV       0x00000300      /* Auto speed detect value */
#define E1000_STATUS_DOCK_CI    0x00000800      /* Change in Dock/Undock state. Clear on write '0'. */
#define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000 /* Status of Master requests. */
#define E1000_STATUS_MTXCKOK    0x00000400      /* MTX clock running OK */
#define E1000_STATUS_PCI66      0x00000800      /* In 66Mhz slot */
#define E1000_STATUS_BUS64      0x00001000      /* In 64 bit slot */
#define E1000_STATUS_PCIX_MODE  0x00002000      /* PCI-X mode */
#define E1000_STATUS_PCIX_SPEED 0x0000C000      /* PCI-X bus speed */
#define E1000_STATUS_BMC_SKU_0  0x00100000 /* BMC USB redirect disabled */
#define E1000_STATUS_BMC_SKU_1  0x00200000 /* BMC SRAM disabled */
#define E1000_STATUS_BMC_SKU_2  0x00400000 /* BMC SDRAM disabled */
#define E1000_STATUS_BMC_CRYPTO 0x00800000 /* BMC crypto disabled */
#define E1000_STATUS_BMC_LITE   0x01000000 /* BMC external code execution disabled */
#define E1000_STATUS_RGMII_ENABLE 0x02000000 /* RGMII disabled */
#define E1000_STATUS_FUSE_8       0x04000000
#define E1000_STATUS_FUSE_9       0x08000000
#define E1000_STATUS_SERDES0_DIS  0x10000000 /* SERDES disabled on port 0 */
#define E1000_STATUS_SERDES1_DIS  0x20000000 /* SERDES disabled on port 1 */
#define INITIAL_STATUS			  0x80080783


#endif	// JOS_KERN_E1000_H


// #ifndef JOS_KERN_E1000_H
// #define JOS_KERN_E1000_H
// 
// #include <kern/pci.h>
// 
// #define E1000_VEN_ID_82540EM             0x8086
// #define E1000_DEV_ID_82540EM             0x100E
// 
// 
// /* Register Set. (82543, 82544)
//  *
// //  * Registers are defined to be 32 bits and  should be accessed as 32 bit values.
// //  * These registers are physically located on the NIC, but are mapped into the
//  * host memory address space.
//  *
//  * RW - register is both readable and writable
//  * RO - register is read only
//  * WO - register is write only
//  * R/clr - register is read only and is cleared when read
//  * A - register array
//  */
// #define E1000_CTRL      (0x00000/4)  /* Device Control - RW */
// // #define E1000_CTRL_DUP  (0x00004/4)  /* Device Control Duplicate (Shadow) - RW */
// #define E1000_STATUS    (0x00008/4)  /* Device Status - RO */
// 
// #define E1000_TCTL     (0x00400/4)  /* TX Control - RW */
// #define E1000_TIPG     (0x00410/4)  /* TX Inter-packet gap -RW */
// // #define E1000_TDBAL    (0x03800/4)  /* TX Descriptor Base Address Low - RW */
// // #define E1000_TDBAH    (0x03804/4)  /* TX Descriptor Base Address High - RW */
// #define E1000_TDLEN    (0x03808/4)  /* TX Descriptor Length - RW */
// #define E1000_TDH      (0x03810/4)  /* TX Descriptor Head - RW */
// #define E1000_TDT      (0x03818/4)  /* TX Descripotr Tail - RW */
// 
// #define E1000_TCTL_COLD_SHIFT   12
// /* Transmit Control */
// #define E1000_TCTL_RST    0x00000001    /* software reset */
// #define E1000_TCTL_EN     0x00000002    /* enable tx */
// #define E1000_TCTL_BCE    0x00000004    /* busy check enable */
// #define E1000_TCTL_PSP    0x00000008    /* pad short packets */
// #define E1000_TCTL_CT     0x00000ff0    /* collision threshold */
// #define E1000_TCTL_COLD   0x003ff000    /* collision distance */
// #define E1000_TCTL_SWXOFF 0x00400000    /* SW Xoff transmission */
// #define E1000_TCTL_PBE    0x00800000    /* Packet Burst Enable */
// // #define E1000_TCTL_RTLC   0x01000000    /* Re-transmit on late collision */
// // #define E1000_TCTL_NRTU   0x02000000    /* No Re-transmit on underrun */
// #define E1000_TCTL_MULR   0x10000000    /* Multiple request support */
// 
// #define NTXDESC         64           /* Number of trans decriptors */
// #define NRXDESC         64           /* Number of recv descriptors */
// #define TXBUFSIZE       1518         /* The maximum buf size for tx */
// #define RXBUFSIZE       2048         /* The maximum buf size for rx */
// 
// // #define PARA_BOUND      64          /* Trans/Recvs Descriptor list align on paragraph boundary */
// struct e1000_tx_desc {
    // // uint64_t buffer_addr;       /* Address of the descriptor's data buffer */
    // union {
        // uint32_t data;
        // struct {
            // uint16_t length;    /* Data buffer length */
            // uint8_t cso;        /* Checksum offset */
            // uint8_t cmd;        /* Descriptor control */
        // } flags;
    // } lower;
    // union {
        // uint32_t data;
        // struct {
            // uint8_t status;     /* Descriptor status */
            // uint8_t css;        /* Checksum start */
            // uint16_t special;
        // } fields;
    // } upper;
// }__attribute__((__packed__));
// 
// struct e1000_rx_desc {
    // // uint64_t buffer_addr; /* Address of the descriptor's data buffer */
    // uint16_t length;     /* Length of data DMAed into data buffer */
    // uint16_t csum;       /* Packet checksum */
    // uint8_t status;      /* Descriptor status */
    // uint8_t errors;      /* Descriptor Errors */
    // uint16_t special;
// }__attribute__((__packed__));
// 
// #define E1000_TXD_CMD_EOP    0x01000000 /* End of Packet */
// #define E1000_TXD_CMD_RS     0x08000000 /* Report Status */
// #define E1000_TXD_STAT_DD    0x00000001 /* Descriptor Done */
// 
// int e1000_pci_attach(struct pci_func * pcif);
// int e1000_send(void * srcaddr, int size);
// 
// #endif	// JOS_KERN_E1000_H
// 