// Seed: 1164553675
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wor id_1;
  assign id_1 = 1;
  wire id_4;
  wire id_5;
  always @(negedge -1 or id_3) begin : LABEL_0
    wait (~id_4);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout reg id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5
  );
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_7 <= id_5;
    $clog2(11);
    ;
  end
endmodule
