{"James A. Kahle": [0, ["The Cell Processor Architecture", ["James A. Kahle"], "https://doi.org/10.1109/MICRO.2005.33", "micro", 2005]], "David W. Oehmke": [0, ["How to Fake 1000 Registers", ["David W. Oehmke", "Nathan L. Binkert", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/MICRO.2005.21", "micro", 2005]], "Nathan L. Binkert": [0, ["How to Fake 1000 Registers", ["David W. Oehmke", "Nathan L. Binkert", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/MICRO.2005.21", "micro", 2005]], "Trevor N. Mudge": [0, ["How to Fake 1000 Registers", ["David W. Oehmke", "Nathan L. Binkert", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/MICRO.2005.21", "micro", 2005]], "Steven K. Reinhardt": [0, ["How to Fake 1000 Registers", ["David W. Oehmke", "Nathan L. Binkert", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/MICRO.2005.21", "micro", 2005]], "Stephen Hines": [0, ["Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows", ["Stephen Hines", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/MICRO.2005.27", "micro", 2005]], "Gary S. Tyson": [0, ["Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows", ["Stephen Hines", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/MICRO.2005.27", "micro", 2005]], "David B. Whalley": [0, ["Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows", ["Stephen Hines", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/MICRO.2005.27", "micro", 2005]], "Arvind Krishnaswamy": [0, ["Efficient Use of Invisible Registers in Thumb Code", ["Arvind Krishnaswamy", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2005.19", "micro", 2005]], "Rajiv Gupta": [0, ["Efficient Use of Invisible Registers in Thumb Code", ["Arvind Krishnaswamy", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2005.19", "micro", 2005]], "Hyesoon Kim": [0.997093603014946, ["Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution", ["Hyesoon Kim", "Onur Mutlu", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2005.38", "micro", 2005], ["Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2005.11", "micro", 2005]], "Onur Mutlu": [0, ["Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution", ["Hyesoon Kim", "Onur Mutlu", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2005.38", "micro", 2005], ["Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2005.11", "micro", 2005]], "Jared Stark": [0, ["Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution", ["Hyesoon Kim", "Onur Mutlu", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2005.38", "micro", 2005]], "Yale N. Patt": [0, ["Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution", ["Hyesoon Kim", "Onur Mutlu", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2005.38", "micro", 2005], ["Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2005.11", "micro", 2005]], "Pierre Salverda": [0, ["A Criticality Analysis of Clustering in Superscalar Processors", ["Pierre Salverda", "Craig B. Zilles"], "https://doi.org/10.1109/MICRO.2005.6", "micro", 2005]], "Craig B. Zilles": [0, ["A Criticality Analysis of Clustering in Superscalar Processors", ["Pierre Salverda", "Craig B. Zilles"], "https://doi.org/10.1109/MICRO.2005.6", "micro", 2005]], "Matt T. Yourst": [0, ["Incremental Commit Groups for Non-Atomic Trace Processing", ["Matt T. Yourst", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2005.23", "micro", 2005]], "Kanad Ghose": [0, ["Incremental Commit Groups for Non-Atomic Trace Processing", ["Matt T. Yourst", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2005.23", "micro", 2005]], "Taku Ohsawa": [0, ["Pinot: Speculative Multi-threading Processor Architecture Exploiting Parallelism over a Wide Range of Granularities", ["Taku Ohsawa", "Masamichi Takagi", "Shoji Kawahara", "Satoshi Matsushita"], "https://doi.org/10.1109/MICRO.2005.26", "micro", 2005]], "Masamichi Takagi": [0, ["Pinot: Speculative Multi-threading Processor Architecture Exploiting Parallelism over a Wide Range of Granularities", ["Taku Ohsawa", "Masamichi Takagi", "Shoji Kawahara", "Satoshi Matsushita"], "https://doi.org/10.1109/MICRO.2005.26", "micro", 2005]], "Shoji Kawahara": [0, ["Pinot: Speculative Multi-threading Processor Architecture Exploiting Parallelism over a Wide Range of Granularities", ["Taku Ohsawa", "Masamichi Takagi", "Shoji Kawahara", "Satoshi Matsushita"], "https://doi.org/10.1109/MICRO.2005.26", "micro", 2005]], "Satoshi Matsushita": [0, ["Pinot: Speculative Multi-threading Processor Architecture Exploiting Parallelism over a Wide Range of Granularities", ["Taku Ohsawa", "Masamichi Takagi", "Shoji Kawahara", "Satoshi Matsushita"], "https://doi.org/10.1109/MICRO.2005.26", "micro", 2005]], "Jiwei Lu": [0, ["Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor", ["Jiwei Lu", "Abhinav Das", "Wei-Chung Hsu", "Khoa Nguyen", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.2005.18", "micro", 2005]], "Abhinav Das": [0, ["Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor", ["Jiwei Lu", "Abhinav Das", "Wei-Chung Hsu", "Khoa Nguyen", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.2005.18", "micro", 2005]], "Wei-Chung Hsu": [0, ["Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor", ["Jiwei Lu", "Abhinav Das", "Wei-Chung Hsu", "Khoa Nguyen", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.2005.18", "micro", 2005]], "Khoa Nguyen": [0, ["Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor", ["Jiwei Lu", "Abhinav Das", "Wei-Chung Hsu", "Khoa Nguyen", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.2005.18", "micro", 2005]], "Santosh G. Abraham": [0, ["Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor", ["Jiwei Lu", "Abhinav Das", "Wei-Chung Hsu", "Khoa Nguyen", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.2005.18", "micro", 2005], ["Store Memory-Level Parallelism Optimizations for Commercial Applications", ["Yuan Chou", "Lawrence Spracklen", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.2005.31", "micro", 2005]], "Guilherme Ottoni": [0, ["Automatic Thread Extraction with Decoupled Software Pipelining", ["Guilherme Ottoni", "Ram Rangan", "Adam Stoler", "David I. August"], "https://doi.org/10.1109/MICRO.2005.13", "micro", 2005]], "Ram Rangan": [0, ["Automatic Thread Extraction with Decoupled Software Pipelining", ["Guilherme Ottoni", "Ram Rangan", "Adam Stoler", "David I. August"], "https://doi.org/10.1109/MICRO.2005.13", "micro", 2005]], "Adam Stoler": [0, ["Automatic Thread Extraction with Decoupled Software Pipelining", ["Guilherme Ottoni", "Ram Rangan", "Adam Stoler", "David I. August"], "https://doi.org/10.1109/MICRO.2005.13", "micro", 2005]], "David I. August": [0, ["Automatic Thread Extraction with Decoupled Software Pipelining", ["Guilherme Ottoni", "Ram Rangan", "Adam Stoler", "David I. August"], "https://doi.org/10.1109/MICRO.2005.13", "micro", 2005]], "Samuel Larsen": [0, ["Exploiting Vector Parallelism in Software Pipelined Loops", ["Samuel Larsen", "Rodric M. Rabbah", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2005.20", "micro", 2005]], "Rodric M. Rabbah": [0, ["Exploiting Vector Parallelism in Software Pipelined Loops", ["Samuel Larsen", "Rodric M. Rabbah", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2005.20", "micro", 2005]], "Saman P. Amarasinghe": [0, ["Exploiting Vector Parallelism in Software Pipelined Loops", ["Samuel Larsen", "Rodric M. Rabbah", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2005.20", "micro", 2005]], "Michael D. Bond": [0, ["Continuous Path and Edge Profiling", ["Michael D. Bond", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2005.16", "micro", 2005]], "Kathryn S. McKinley": [0, ["Continuous Path and Edge Profiling", ["Michael D. Bond", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2005.16", "micro", 2005]], "David Hiniker": [0, ["Improving Region Selection in Dynamic Optimization Systems", ["David Hiniker", "Kim M. Hazelwood", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.2005.22", "micro", 2005]], "Kim M. Hazelwood": [0, ["Improving Region Selection in Dynamic Optimization Systems", ["David Hiniker", "Kim M. Hazelwood", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.2005.22", "micro", 2005]], "Michael D. Smith": [0, ["Improving Region Selection in Dynamic Optimization Systems", ["David Hiniker", "Kim M. Hazelwood", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.2005.22", "micro", 2005]], "Norman P. Jouppi": [0, ["The Future Evolution of High-Performance Microprocessors", ["Norman P. Jouppi"], "https://doi.org/10.1109/MICRO.2005.34", "micro", 2005]], "Tingting Sha": [0, ["Scalable Store-Load Forwarding via Store Queue Index Prediction", ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"], "https://doi.org/10.1109/MICRO.2005.29", "micro", 2005]], "Milo M. K. Martin": [0, ["Scalable Store-Load Forwarding via Store Queue Index Prediction", ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"], "https://doi.org/10.1109/MICRO.2005.29", "micro", 2005]], "Amir Roth": [0, ["Scalable Store-Load Forwarding via Store Queue Index Prediction", ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"], "https://doi.org/10.1109/MICRO.2005.29", "micro", 2005]], "Sam S. Stone": [0, ["Address-Indexed Memory Disambiguation and Store-to-Load Forwarding", ["Sam S. Stone", "Kevin M. Woley", "Matthew I. Frank"], "https://doi.org/10.1109/MICRO.2005.10", "micro", 2005]], "Kevin M. Woley": [0, ["Address-Indexed Memory Disambiguation and Store-to-Load Forwarding", ["Sam S. Stone", "Kevin M. Woley", "Matthew I. Frank"], "https://doi.org/10.1109/MICRO.2005.10", "micro", 2005]], "Matthew I. Frank": [0, ["Address-Indexed Memory Disambiguation and Store-to-Load Forwarding", ["Sam S. Stone", "Kevin M. Woley", "Matthew I. Frank"], "https://doi.org/10.1109/MICRO.2005.10", "micro", 2005]], "Yuan Chou": [0, ["Store Memory-Level Parallelism Optimizations for Commercial Applications", ["Yuan Chou", "Lawrence Spracklen", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.2005.31", "micro", 2005]], "Lawrence Spracklen": [0, ["Store Memory-Level Parallelism Optimizations for Commercial Applications", ["Yuan Chou", "Lawrence Spracklen", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.2005.31", "micro", 2005]], "Fred A. Bower": [0, ["A Mechanism for Online Diagnosis of Hard Faults in Microprocessors", ["Fred A. Bower", "Daniel J. Sorin", "Sule Ozev"], "https://doi.org/10.1109/MICRO.2005.8", "micro", 2005]], "Daniel J. Sorin": [0, ["A Mechanism for Online Diagnosis of Hard Faults in Microprocessors", ["Fred A. Bower", "Daniel J. Sorin", "Sule Ozev"], "https://doi.org/10.1109/MICRO.2005.8", "micro", 2005]], "Sule Ozev": [0, ["A Mechanism for Online Diagnosis of Hard Faults in Microprocessors", ["Fred A. Bower", "Daniel J. Sorin", "Sule Ozev"], "https://doi.org/10.1109/MICRO.2005.8", "micro", 2005]], "Cyrus Bazeghi": [0, ["uComplexity: Estimating Processor Design Effort", ["Cyrus Bazeghi", "Francisco J. Mesa-Martinez", "Jose Renau"], "https://doi.org/10.1109/MICRO.2005.37", "micro", 2005]], "Francisco J. Mesa-Martinez": [0, ["uComplexity: Estimating Processor Design Effort", ["Cyrus Bazeghi", "Francisco J. Mesa-Martinez", "Jose Renau"], "https://doi.org/10.1109/MICRO.2005.37", "micro", 2005]], "Jose Renau": [0, ["uComplexity: Estimating Processor Design Effort", ["Cyrus Bazeghi", "Francisco J. Mesa-Martinez", "Jose Renau"], "https://doi.org/10.1109/MICRO.2005.37", "micro", 2005]], "Kevin Fan": [0, ["Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System", ["Kevin Fan", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2005.17", "micro", 2005]], "Manjunath Kudlur": [0, ["Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System", ["Kevin Fan", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2005.17", "micro", 2005]], "Hyunchul Park": [0.999739021062851, ["Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System", ["Kevin Fan", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2005.17", "micro", 2005]], "Scott A. Mahlke": [0, ["Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System", ["Kevin Fan", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2005.17", "micro", 2005]], "Meyrem Kirman": [0, ["Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors", ["Meyrem Kirman", "Nevin Kirman", "Jose F. Martinez"], "https://doi.org/10.1109/MICRO.2005.15", "micro", 2005]], "Nevin Kirman": [0, ["Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors", ["Meyrem Kirman", "Nevin Kirman", "Jose F. Martinez"], "https://doi.org/10.1109/MICRO.2005.15", "micro", 2005]], "Jose F. Martinez": [0, ["Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors", ["Meyrem Kirman", "Nevin Kirman", "Jose F. Martinez"], "https://doi.org/10.1109/MICRO.2005.15", "micro", 2005]], "Smruti R. Sarangi": [0, ["ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing", ["Smruti R. Sarangi", "Wei Liu", "Yuanyuan Zhou"], "https://doi.org/10.1109/MICRO.2005.28", "micro", 2005]], "Wei Liu": [0, ["ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing", ["Smruti R. Sarangi", "Wei Liu", "Yuanyuan Zhou"], "https://doi.org/10.1109/MICRO.2005.28", "micro", 2005]], "Yuanyuan Zhou": [0, ["ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing", ["Smruti R. Sarangi", "Wei Liu", "Yuanyuan Zhou"], "https://doi.org/10.1109/MICRO.2005.28", "micro", 2005]], "Qiang Wu": [0.004053857177495956, ["A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance", ["Qiang Wu", "Margaret Martonosi", "Douglas W. Clark", "Vijay Janapa Reddi", "Dan Connors", "Youfeng Wu", "Jin Lee", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2005.7", "micro", 2005]], "Margaret Martonosi": [0, ["A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance", ["Qiang Wu", "Margaret Martonosi", "Douglas W. Clark", "Vijay Janapa Reddi", "Dan Connors", "Youfeng Wu", "Jin Lee", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2005.7", "micro", 2005]], "Douglas W. Clark": [0, ["A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance", ["Qiang Wu", "Margaret Martonosi", "Douglas W. Clark", "Vijay Janapa Reddi", "Dan Connors", "Youfeng Wu", "Jin Lee", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2005.7", "micro", 2005]], "Vijay Janapa Reddi": [0, ["A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance", ["Qiang Wu", "Margaret Martonosi", "Douglas W. Clark", "Vijay Janapa Reddi", "Dan Connors", "Youfeng Wu", "Jin Lee", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2005.7", "micro", 2005]], "Dan Connors": [0, ["A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance", ["Qiang Wu", "Margaret Martonosi", "Douglas W. Clark", "Vijay Janapa Reddi", "Dan Connors", "Youfeng Wu", "Jin Lee", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2005.7", "micro", 2005]], "Youfeng Wu": [1.002183125820011e-06, ["A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance", ["Qiang Wu", "Margaret Martonosi", "Douglas W. Clark", "Vijay Janapa Reddi", "Dan Connors", "Youfeng Wu", "Jin Lee", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2005.7", "micro", 2005]], "Jin Lee": [0.10449553281068802, ["A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance", ["Qiang Wu", "Margaret Martonosi", "Douglas W. Clark", "Vijay Janapa Reddi", "Dan Connors", "Youfeng Wu", "Jin Lee", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2005.7", "micro", 2005]], "David M. Brooks": [0, ["A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance", ["Qiang Wu", "Margaret Martonosi", "Douglas W. Clark", "Vijay Janapa Reddi", "Dan Connors", "Youfeng Wu", "Jin Lee", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2005.7", "micro", 2005]], "Ja Chun Ku": [0.5922151133418083, ["Thermal Management of On-Chip Caches Through Power Density Minimization", ["Ja Chun Ku", "Serkan Ozdemir", "Gokhan Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/MICRO.2005.36", "micro", 2005]], "Serkan Ozdemir": [0, ["Thermal Management of On-Chip Caches Through Power Density Minimization", ["Ja Chun Ku", "Serkan Ozdemir", "Gokhan Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/MICRO.2005.36", "micro", 2005]], "Gokhan Memik": [0, ["Thermal Management of On-Chip Caches Through Power Density Minimization", ["Ja Chun Ku", "Serkan Ozdemir", "Gokhan Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/MICRO.2005.36", "micro", 2005]], "Yehea I. Ismail": [0, ["Thermal Management of On-Chip Caches Through Power Density Minimization", ["Ja Chun Ku", "Serkan Ozdemir", "Gokhan Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/MICRO.2005.36", "micro", 2005]], "Michael D. Powell": [0, ["Balancing Resource Utilization to Mitigate Power Density in Processor Pipelines", ["Michael D. Powell", "Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2005.14", "micro", 2005]], "Ethan Schuchman": [0, ["Balancing Resource Utilization to Mitigate Power Density in Processor Pipelines", ["Michael D. Powell", "Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2005.14", "micro", 2005]], "T. N. Vijaykumar": [0, ["Balancing Resource Utilization to Mitigate Power Density in Processor Pipelines", ["Michael D. Powell", "Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2005.14", "micro", 2005]], "Tzvetan S. Metodi": [0, ["A Quantum Logic Array Microarchitecture: Scalable Quantum Data Movement and Computation", ["Tzvetan S. Metodi", "Darshan D. Thaker", "Andrew W. Cross"], "https://doi.org/10.1109/MICRO.2005.9", "micro", 2005]], "Darshan D. Thaker": [0, ["A Quantum Logic Array Microarchitecture: Scalable Quantum Data Movement and Computation", ["Tzvetan S. Metodi", "Darshan D. Thaker", "Andrew W. Cross"], "https://doi.org/10.1109/MICRO.2005.9", "micro", 2005]], "Andrew W. Cross": [0, ["A Quantum Logic Array Microarchitecture: Scalable Quantum Data Movement and Computation", ["Tzvetan S. Metodi", "Darshan D. Thaker", "Andrew W. Cross"], "https://doi.org/10.1109/MICRO.2005.9", "micro", 2005]], "Ronald D. Barnes": [0, ["\"Flea-flicker\" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense", ["Ronald D. Barnes", "Shane Ryoo", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2005.1", "micro", 2005]], "Shane Ryoo": [0, ["\"Flea-flicker\" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense", ["Ronald D. Barnes", "Shane Ryoo", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2005.1", "micro", 2005]], "Wen-mei W. Hwu": [0, ["\"Flea-flicker\" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense", ["Ronald D. Barnes", "Shane Ryoo", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2005.1", "micro", 2005]], "Jan-Willem van de Waerdt": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Stamatis Vassiliadis": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Sanjeev Das": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Sebastian Mirolo": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Chris Yen": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Bill Zhong": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Carlos Basto": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Jean-Paul van Itegem": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Dinesh Amirtharaj": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Kulbhushan Kalra": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Pedro Rodriguez": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Hans Van Antwerpen": [0, ["The TM3270 Media-Processor", ["Jan-Willem van de Waerdt", "Stamatis Vassiliadis", "Sanjeev Das", "Sebastian Mirolo", "Chris Yen", "Bill Zhong", "Carlos Basto", "Jean-Paul van Itegem", "Dinesh Amirtharaj", "Kulbhushan Kalra", "Pedro Rodriguez", "Hans Van Antwerpen"], "https://doi.org/10.1109/MICRO.2005.35", "micro", 2005]], "Jayanth Gummaraju": [0, ["Stream Programming on General-Purpose Processors", ["Jayanth Gummaraju", "Mendel Rosenblum"], "https://doi.org/10.1109/MICRO.2005.32", "micro", 2005]], "Mendel Rosenblum": [0, ["Stream Programming on General-Purpose Processors", ["Jayanth Gummaraju", "Mendel Rosenblum"], "https://doi.org/10.1109/MICRO.2005.32", "micro", 2005]], "Victor Moya Del Barrio": [0, ["Shader Performance Analysis on a Modern GPU Architecture", ["Victor Moya Del Barrio", "Carlos Gonzalez", "Jordi Roca", "Agustin Fernandez", "Roger Espasa"], "https://doi.org/10.1109/MICRO.2005.30", "micro", 2005]], "Carlos Gonzalez": [0, ["Shader Performance Analysis on a Modern GPU Architecture", ["Victor Moya Del Barrio", "Carlos Gonzalez", "Jordi Roca", "Agustin Fernandez", "Roger Espasa"], "https://doi.org/10.1109/MICRO.2005.30", "micro", 2005]], "Jordi Roca": [0, ["Shader Performance Analysis on a Modern GPU Architecture", ["Victor Moya Del Barrio", "Carlos Gonzalez", "Jordi Roca", "Agustin Fernandez", "Roger Espasa"], "https://doi.org/10.1109/MICRO.2005.30", "micro", 2005]], "Agustin Fernandez": [0, ["Shader Performance Analysis on a Modern GPU Architecture", ["Victor Moya Del Barrio", "Carlos Gonzalez", "Jordi Roca", "Agustin Fernandez", "Roger Espasa"], "https://doi.org/10.1109/MICRO.2005.30", "micro", 2005]], "Roger Espasa": [0, ["Shader Performance Analysis on a Modern GPU Architecture", ["Victor Moya Del Barrio", "Carlos Gonzalez", "Jordi Roca", "Agustin Fernandez", "Roger Espasa"], "https://doi.org/10.1109/MICRO.2005.30", "micro", 2005]]}