/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [30:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [27:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [12:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  reg [29:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~((celloutsig_0_14z[1] | celloutsig_0_8z[1]) & (in_data[63] | in_data[48]));
  assign celloutsig_0_0z = in_data[35] | ~(in_data[95]);
  assign celloutsig_0_16z = celloutsig_0_6z | ~(celloutsig_0_14z[16]);
  assign celloutsig_0_1z = in_data[66] | celloutsig_0_0z;
  assign celloutsig_0_12z = { celloutsig_0_8z[10:5], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z } + { in_data[65:58], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z } + { in_data[145:144], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, in_data[19:4], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_9z = celloutsig_0_8z[7:3] / { 1'h1, celloutsig_0_8z[11], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_10z = in_data[170:151] / { 1'h1, in_data[116:98] };
  assign celloutsig_1_5z = { in_data[151], celloutsig_1_2z } == in_data[120:117];
  assign celloutsig_0_5z = in_data[72:69] > in_data[6:3];
  assign celloutsig_0_15z = { celloutsig_0_8z[9:8], celloutsig_0_2z } > { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z } <= { celloutsig_0_4z[2:1], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[145:129] && in_data[142:126];
  assign celloutsig_0_19z = ! { celloutsig_0_12z[22:13], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_1_19z = { celloutsig_1_6z[11:0], celloutsig_1_17z } || celloutsig_1_10z[19:3];
  assign celloutsig_0_7z = { in_data[54:26], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z } || { in_data[33:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_11z = { in_data[95:89], celloutsig_0_0z } || { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_18z = celloutsig_1_7z[24:15] < { celloutsig_1_3z[6:3], celloutsig_1_14z };
  assign celloutsig_1_17z = { celloutsig_1_10z[10:7], celloutsig_1_12z } % { 1'h1, celloutsig_1_9z[8:5] };
  assign celloutsig_0_20z = { celloutsig_0_8z[12:9], celloutsig_0_17z } % { 1'h1, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[120:119], celloutsig_1_0z } % { 1'h1, in_data[136], celloutsig_1_1z };
  assign celloutsig_0_13z = - { celloutsig_0_8z[12:11], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_4z = ~ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[106:101], celloutsig_1_1z } | celloutsig_1_3z[12:6];
  assign celloutsig_0_3z = | { celloutsig_0_2z, celloutsig_0_1z, in_data[45:41], celloutsig_0_0z };
  assign celloutsig_0_6z = ~^ in_data[90:62];
  assign celloutsig_1_1z = ~^ { in_data[143:138], celloutsig_1_0z };
  assign celloutsig_1_8z = ^ in_data[113:100];
  assign celloutsig_1_12z = ^ in_data[180:175];
  assign celloutsig_1_14z = { celloutsig_1_7z[23:19], celloutsig_1_1z } >> celloutsig_1_4z[6:1];
  assign celloutsig_1_9z = { celloutsig_1_3z[8:4], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z } >> { celloutsig_1_7z[25:19], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_3z = { in_data[141:131], celloutsig_1_1z, celloutsig_1_1z } ~^ in_data[111:99];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_8z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_8z = { in_data[49:42], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_7z = 30'h00000000;
    else if (clkin_data[32]) celloutsig_1_7z = { in_data[125:105], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z) | (in_data[24] & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
