Analysis & Synthesis report for handle_mm_to_mm_response_port_and_generate_udp_packets_ver2
Wed Jun 24 15:28:32 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2
 12. Parameter Settings for User Entity Instance: mcp_blk:mcp_synch_timestamp
 13. Parameter Settings for User Entity Instance: mcp_blk:mcp_synch_timestamp|amcp_send:alogic
 14. Parameter Settings for User Entity Instance: mcp_blk:mcp_synch_timestamp|bmcp_recv:blogic
 15. Parameter Settings for User Entity Instance: TDM_access_to_one_state_machine:TDM_Access_Control
 16. Parameter Settings for User Entity Instance: TDM_access_to_one_state_machine:TDM_Access_Control|parameterized_mux:output_parameters_mux
 17. Parameter Settings for User Entity Instance: TDM_access_to_one_state_machine:TDM_Access_Control|widereg:gen[0].recv_data_reg
 18. Parameter Settings for User Entity Instance: TDM_access_to_one_state_machine:TDM_Access_Control|widereg:gen[1].recv_data_reg
 19. Parameter Settings for User Entity Instance: write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst
 20. Parameter Settings for User Entity Instance: write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst
 21. Port Connectivity Checks: "write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst"
 22. Port Connectivity Checks: "write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst"
 23. Port Connectivity Checks: "TDM_access_to_one_state_machine:TDM_Access_Control|async_trap_and_reset:gen[1].sync_SPI_start"
 24. Port Connectivity Checks: "TDM_access_to_one_state_machine:TDM_Access_Control|async_trap_and_reset:gen[0].sync_SPI_start"
 25. Port Connectivity Checks: "TDM_access_to_one_state_machine:TDM_Access_Control"
 26. Port Connectivity Checks: "mcp_blk:mcp_synch_timestamp|bmcp_recv:blogic|plsgen:pg1"
 27. Port Connectivity Checks: "mcp_blk:mcp_synch_timestamp|amcp_send:alogic|plsgen:pg1"
 28. Port Connectivity Checks: "mcp_blk:mcp_synch_timestamp"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                     ;
+------------------------------------+-------------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 24 15:28:32 2015                       ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition                ;
; Revision Name                      ; handle_mm_to_mm_response_port_and_generate_udp_packets_ver2 ;
; Top-level Entity Name              ; handle_mm_to_mm_response_port_and_generate_udp_packets_ver2 ;
; Family                             ; Cyclone III                                                 ;
; Total logic elements               ; 1,423                                                       ;
;     Total combinational functions  ; 876                                                         ;
;     Dedicated logic registers      ; 825                                                         ;
; Total registers                    ; 825                                                         ;
; Total pins                         ; 2,289                                                       ;
; Total virtual pins                 ; 0                                                           ;
; Total memory bits                  ; 0                                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                           ;
; Total PLLs                         ; 0                                                           ;
+------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                                                            ;
+--------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+
; Option                                                       ; Setting                                                     ; Default Value                                               ;
+--------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+
; Top-level entity name                                        ; handle_mm_to_mm_response_port_and_generate_udp_packets_ver2 ; handle_mm_to_mm_response_port_and_generate_udp_packets_ver2 ;
; Family name                                                  ; Cyclone III                                                 ; Stratix II                                                  ;
; Verilog Show LMF Mapping Messages                            ; Off                                                         ;                                                             ;
; Verilog Version                                              ; SystemVerilog_2005                                          ; Verilog_2001                                                ;
; Use Generated Physical Constraints File                      ; Off                                                         ;                                                             ;
; Use smart compilation                                        ; Off                                                         ; Off                                                         ;
; Restructure Multiplexers                                     ; Auto                                                        ; Auto                                                        ;
; Create Debugging Nodes for IP Cores                          ; Off                                                         ; Off                                                         ;
; Preserve fewer node names                                    ; On                                                          ; On                                                          ;
; Disable OpenCore Plus hardware evaluation                    ; Off                                                         ; Off                                                         ;
; VHDL Version                                                 ; VHDL93                                                      ; VHDL93                                                      ;
; State Machine Processing                                     ; Auto                                                        ; Auto                                                        ;
; Safe State Machine                                           ; Off                                                         ; Off                                                         ;
; Extract Verilog State Machines                               ; On                                                          ; On                                                          ;
; Extract VHDL State Machines                                  ; On                                                          ; On                                                          ;
; Ignore Verilog initial constructs                            ; Off                                                         ; Off                                                         ;
; Iteration limit for constant Verilog loops                   ; 5000                                                        ; 5000                                                        ;
; Iteration limit for non-constant Verilog loops               ; 250                                                         ; 250                                                         ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                                                          ; On                                                          ;
; Parallel Synthesis                                           ; Off                                                         ; Off                                                         ;
; DSP Block Balancing                                          ; Auto                                                        ; Auto                                                        ;
; NOT Gate Push-Back                                           ; On                                                          ; On                                                          ;
; Power-Up Don't Care                                          ; On                                                          ; On                                                          ;
; Remove Redundant Logic Cells                                 ; Off                                                         ; Off                                                         ;
; Remove Duplicate Registers                                   ; On                                                          ; On                                                          ;
; Ignore CARRY Buffers                                         ; Off                                                         ; Off                                                         ;
; Ignore CASCADE Buffers                                       ; Off                                                         ; Off                                                         ;
; Ignore GLOBAL Buffers                                        ; Off                                                         ; Off                                                         ;
; Ignore ROW GLOBAL Buffers                                    ; Off                                                         ; Off                                                         ;
; Ignore LCELL Buffers                                         ; Off                                                         ; Off                                                         ;
; Ignore SOFT Buffers                                          ; On                                                          ; On                                                          ;
; Limit AHDL Integers to 32 Bits                               ; Off                                                         ; Off                                                         ;
; Optimization Technique                                       ; Balanced                                                    ; Balanced                                                    ;
; Carry Chain Length                                           ; 70                                                          ; 70                                                          ;
; Auto Carry Chains                                            ; On                                                          ; On                                                          ;
; Auto Open-Drain Pins                                         ; On                                                          ; On                                                          ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                                                         ; Off                                                         ;
; Auto ROM Replacement                                         ; On                                                          ; On                                                          ;
; Auto RAM Replacement                                         ; On                                                          ; On                                                          ;
; Auto DSP Block Replacement                                   ; On                                                          ; On                                                          ;
; Auto Shift Register Replacement                              ; Auto                                                        ; Auto                                                        ;
; Auto Clock Enable Replacement                                ; On                                                          ; On                                                          ;
; Strict RAM Replacement                                       ; Off                                                         ; Off                                                         ;
; Allow Synchronous Control Signals                            ; On                                                          ; On                                                          ;
; Force Use of Synchronous Clear Signals                       ; Off                                                         ; Off                                                         ;
; Auto RAM Block Balancing                                     ; On                                                          ; On                                                          ;
; Auto RAM to Logic Cell Conversion                            ; Off                                                         ; Off                                                         ;
; Auto Resource Sharing                                        ; Off                                                         ; Off                                                         ;
; Allow Any RAM Size For Recognition                           ; Off                                                         ; Off                                                         ;
; Allow Any ROM Size For Recognition                           ; Off                                                         ; Off                                                         ;
; Allow Any Shift Register Size For Recognition                ; Off                                                         ; Off                                                         ;
; Use LogicLock Constraints during Resource Balancing          ; On                                                          ; On                                                          ;
; Ignore translate_off and synthesis_off directives            ; Off                                                         ; Off                                                         ;
; Timing-Driven Synthesis                                      ; Off                                                         ; Off                                                         ;
; Show Parameter Settings Tables in Synthesis Report           ; On                                                          ; On                                                          ;
; Ignore Maximum Fan-Out Assignments                           ; Off                                                         ; Off                                                         ;
; Synchronization Register Chain Length                        ; 2                                                           ; 2                                                           ;
; PowerPlay Power Optimization                                 ; Normal compilation                                          ; Normal compilation                                          ;
; HDL message level                                            ; Level2                                                      ; Level2                                                      ;
; Suppress Register Optimization Related Messages              ; Off                                                         ; Off                                                         ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                                                         ; 100                                                         ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                                                         ; 100                                                         ;
; Clock MUX Protection                                         ; On                                                          ; On                                                          ;
; Auto Gated Clock Conversion                                  ; Off                                                         ; Off                                                         ;
; Block Design Naming                                          ; Auto                                                        ; Auto                                                        ;
; SDC constraint protection                                    ; Off                                                         ; Off                                                         ;
; Synthesis Effort                                             ; Auto                                                        ; Auto                                                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                                                          ; On                                                          ;
; Analysis & Synthesis Message Level                           ; Medium                                                      ; Medium                                                      ;
+--------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+---------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                   ;
+---------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; ../rtl/cummings_cdc.v                                         ; yes             ; User Verilog HDL File        ; D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/rtl/cummings_cdc.v                                                ;
; ../rtl/write_a_series_of_32bit_words_to_avalon_mm.v           ; yes             ; User Verilog HDL File        ; D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/rtl/write_a_series_of_32bit_words_to_avalon_mm.v                  ;
; ../rtl/msgdma_constants.v                                     ; yes             ; User Verilog HDL File        ; D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/rtl/msgdma_constants.v                                            ;
; handle_mm_to_mm_response_port_and_generate_udp_packets_ver2.v ; yes             ; Auto-Found Verilog HDL File  ; D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/rtl/handle_mm_to_mm_response_port_and_generate_udp_packets_ver2.v ;
; doublesync_no_reset.v                                         ; yes             ; Auto-Found Verilog HDL File  ; D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/rtl/doublesync_no_reset.v                                         ;
; TDM_access_to_one_state_machine.v                             ; yes             ; Auto-Found Verilog HDL File  ; D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/rtl/TDM_access_to_one_state_machine.v                             ;
; parameterized_mux.v                                           ; yes             ; Auto-Found Verilog HDL File  ; D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/rtl/parameterized_mux.v                                           ;
; async_trap_and_reset.v                                        ; yes             ; Auto-Found Verilog HDL File  ; D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/rtl/async_trap_and_reset.v                                        ;
; widereg.v                                                     ; yes             ; Auto-Found Verilog HDL File  ; D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/rtl/widereg.v                                                     ;
; avalon_master_state_machine_w_programmable_wait.v             ; yes             ; Auto-Found Verilog HDL File  ; D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/rtl/avalon_master_state_machine_w_programmable_wait.v             ;
+---------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,423     ;
;                                             ;           ;
; Total combinational functions               ; 876       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 394       ;
;     -- 3 input functions                    ; 231       ;
;     -- <=2 input functions                  ; 251       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 724       ;
;     -- arithmetic mode                      ; 152       ;
;                                             ;           ;
; Total registers                             ; 825       ;
;     -- Dedicated logic registers            ; 825       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 2289      ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 753       ;
; Total fan-out                               ; 8567      ;
; Average fan-out                             ; 1.36      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                      ; Library Name ;
+-------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2                                    ; 876 (382)         ; 825 (569)    ; 0           ; 0            ; 0       ; 0         ; 2289 ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2                                                                                                                                                                             ; work         ;
;    |TDM_access_to_one_state_machine:TDM_Access_Control|                                         ; 41 (41)           ; 19 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|TDM_access_to_one_state_machine:TDM_Access_Control                                                                                                                          ; work         ;
;       |async_trap_and_reset:gen[0].sync_SPI_start|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|TDM_access_to_one_state_machine:TDM_Access_Control|async_trap_and_reset:gen[0].sync_SPI_start                                                                               ; work         ;
;       |async_trap_and_reset:gen[1].sync_SPI_start|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|TDM_access_to_one_state_machine:TDM_Access_Control|async_trap_and_reset:gen[1].sync_SPI_start                                                                               ; work         ;
;    |doublesync_no_reset:sync_enable_signal|                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|doublesync_no_reset:sync_enable_signal                                                                                                                                      ; work         ;
;    |mcp_blk:mcp_synch_timestamp|                                                                ; 4 (0)             ; 138 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|mcp_blk:mcp_synch_timestamp                                                                                                                                                 ; work         ;
;       |amcp_send:alogic|                                                                        ; 2 (1)             ; 67 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|mcp_blk:mcp_synch_timestamp|amcp_send:alogic                                                                                                                                ; work         ;
;          |asend_fsm:fsm|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|mcp_blk:mcp_synch_timestamp|amcp_send:alogic|asend_fsm:fsm                                                                                                                  ; work         ;
;          |plsgen:pg1|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|mcp_blk:mcp_synch_timestamp|amcp_send:alogic|plsgen:pg1                                                                                                                     ; work         ;
;       |bmcp_recv:blogic|                                                                        ; 2 (1)             ; 67 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|mcp_blk:mcp_synch_timestamp|bmcp_recv:blogic                                                                                                                                ; work         ;
;          |back_fsm:fsm|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|mcp_blk:mcp_synch_timestamp|bmcp_recv:blogic|back_fsm:fsm                                                                                                                   ; work         ;
;          |plsgen:pg1|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|mcp_blk:mcp_synch_timestamp|bmcp_recv:blogic|plsgen:pg1                                                                                                                     ; work         ;
;       |sync2:async|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|mcp_blk:mcp_synch_timestamp|sync2:async                                                                                                                                     ; work         ;
;       |sync2:bsync|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|mcp_blk:mcp_synch_timestamp|sync2:bsync                                                                                                                                     ; work         ;
;    |write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst| ; 449 (366)         ; 97 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst                                                                                  ; work         ;
;       |avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|        ; 83 (83)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst ; work         ;
+-------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; assembled_descriptor_data[1][0]~reg0                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][1]~reg0                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][2]~reg0                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][3]~reg0                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][4]~reg0                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][5]~reg0                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][6]~reg0                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][7]~reg0                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][8]~reg0                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][9]~reg0                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][10]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][11]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][12]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][13]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][14]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][15]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][16]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][17]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][18]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][19]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][20]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][21]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][22]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][23]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][24]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][25]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][26]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][27]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][28]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][29]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][30]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[1][31]~reg0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[3][8]~reg0                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[3][9]~reg0                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                            ;
; assembled_descriptor_data[3][31]~reg0                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][15]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][16]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][17]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][18]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][19]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][20]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][21]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][22]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][23]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][24]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][25]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][26]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][27]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][28]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][29]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][30]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[0][31]~reg0                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][17]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][18]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][19]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][20]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][21]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][22]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][23]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][24]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][25]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][26]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][27]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][28]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][29]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][30]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][31]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; TDM_access_to_one_state_machine:TDM_Access_Control|state[4,11..15]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; TDM_access_to_one_state_machine:TDM_Access_Control|async_trap_and_reset:gen[1].sync_SPI_start|actual_auto_reset_signal                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; TDM_access_to_one_state_machine:TDM_Access_Control|async_trap_and_reset:gen[0].sync_SPI_start|actual_auto_reset_signal                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; preamble_words[7][2]~reg0                                                                                                                                                                 ; Merged with preamble_words[0][0]~reg0                                                                                                                                                             ;
; preamble_words[7][3]~reg0                                                                                                                                                                 ; Merged with preamble_words[0][1]~reg0                                                                                                                                                             ;
; preamble_words[7][4]~reg0                                                                                                                                                                 ; Merged with preamble_words[0][2]~reg0                                                                                                                                                             ;
; preamble_words[7][5]~reg0                                                                                                                                                                 ; Merged with preamble_words[0][3]~reg0                                                                                                                                                             ;
; preamble_words[7][6]~reg0                                                                                                                                                                 ; Merged with preamble_words[0][4]~reg0                                                                                                                                                             ;
; preamble_words[7][7]~reg0                                                                                                                                                                 ; Merged with preamble_words[0][5]~reg0                                                                                                                                                             ;
; preamble_words[7][8]~reg0                                                                                                                                                                 ; Merged with preamble_words[0][6]~reg0                                                                                                                                                             ;
; preamble_words[7][9]~reg0                                                                                                                                                                 ; Merged with preamble_words[0][7]~reg0                                                                                                                                                             ;
; preamble_words[7][10]~reg0                                                                                                                                                                ; Merged with preamble_words[0][8]~reg0                                                                                                                                                             ;
; preamble_words[7][11]~reg0                                                                                                                                                                ; Merged with preamble_words[0][9]~reg0                                                                                                                                                             ;
; preamble_words[7][12]~reg0                                                                                                                                                                ; Merged with preamble_words[0][10]~reg0                                                                                                                                                            ;
; preamble_words[7][13]~reg0                                                                                                                                                                ; Merged with preamble_words[0][11]~reg0                                                                                                                                                            ;
; preamble_words[7][14]~reg0                                                                                                                                                                ; Merged with preamble_words[0][12]~reg0                                                                                                                                                            ;
; preamble_words[7][15]~reg0                                                                                                                                                                ; Merged with preamble_words[0][13]~reg0                                                                                                                                                            ;
; preamble_words[7][16]~reg0                                                                                                                                                                ; Merged with preamble_words[0][14]~reg0                                                                                                                                                            ;
; state[14]~reg0                                                                                                                                                                            ; Merged with state[15]~reg0                                                                                                                                                                        ;
; state[13]~reg0                                                                                                                                                                            ; Merged with state[15]~reg0                                                                                                                                                                        ;
; state[12]~reg0                                                                                                                                                                            ; Merged with state[15]~reg0                                                                                                                                                                        ;
; state[11]~reg0                                                                                                                                                                            ; Merged with state[15]~reg0                                                                                                                                                                        ;
; state[10]~reg0                                                                                                                                                                            ; Merged with state[15]~reg0                                                                                                                                                                        ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|state[9..14]                                                                                   ; Merged with write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|state[15]                                                                                  ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|state[3]                                                                                       ; Merged with write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|finish                                                                                     ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[10..14] ; Merged with write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[15] ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[3]      ; Merged with write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[9]  ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[15]     ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|state[15]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; state[15]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                            ;
; Total Number of Removed Registers = 111                                                                                                                                                   ;                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 825   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 133   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 264   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                 ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[1]  ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[3]  ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[5]  ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[7]  ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[9]  ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[10] ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[11] ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[13] ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[15] ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[17] ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[19] ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[21] ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[22] ; 1       ;
; write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[23] ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                           ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|reset_current_word_counter                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|finish                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[8] ;
; 14:1               ; 15 bits   ; 135 LEs       ; 135 LEs              ; 0 LEs                  ; No         ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|Mux7                                                                                      ;
; 14:1               ; 17 bits   ; 153 LEs       ; 153 LEs              ; 0 LEs                  ; No         ; |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2|write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|Mux17                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |handle_mm_to_mm_response_port_and_generate_udp_packets_ver2 ;
+----------------------------------------+----------------------------------+-------------------------------------------------+
; Parameter Name                         ; Value                            ; Type                                            ;
+----------------------------------------+----------------------------------+-------------------------------------------------+
; DATAWIDTH                              ; 32                               ; Signed Integer                                  ;
; BYTEENABLEWIDTH                        ; 4                                ; Signed Integer                                  ;
; ADDRESSWIDTH                           ; 32                               ; Signed Integer                                  ;
; WAIT_CYCLE_COUNTER_WIDTH               ; 8                                ; Signed Integer                                  ;
; WORD_COUNTER_WIDTH                     ; 8                                ; Signed Integer                                  ;
; NUM_SMARTBUF_BITS                      ; 8                                ; Signed Integer                                  ;
; SMARTBUF_LENGTH_IN_BYTES               ; 1440                             ; Signed Integer                                  ;
; NUM_PREAMBLE_WORDS                     ; 00001110                         ; Unsigned Binary                                 ;
; NUM_USER_PREAMBLE_WORDS                ; 00000110                         ; Unsigned Binary                                 ;
; MAX_NUM_WORDS_TO_WRITE                 ; 00000000000000000000000000001110 ; Unsigned Binary                                 ;
; idle                                   ; 000000000000                     ; Unsigned Binary                                 ;
; prepare_preamble_words                 ; 000000100001                     ; Unsigned Binary                                 ;
; discard_empty_transactions             ; 000010000010                     ; Unsigned Binary                                 ;
; latch_preamble_words                   ; 000001000011                     ; Unsigned Binary                                 ;
; start_write_preamble                   ; 000100000100                     ; Unsigned Binary                                 ;
; wait_write_preamble                    ; 000000000101                     ; Unsigned Binary                                 ;
; start_assembly_and_write_descriptor    ; 001100001000                     ; Unsigned Binary                                 ;
; wait_for_assembly_and_write_descriptor ; 001000001001                     ; Unsigned Binary                                 ;
; pulse_ready                            ; 000010001010                     ; Unsigned Binary                                 ;
; assert_finish                          ; 000000011011                     ; Unsigned Binary                                 ;
+----------------------------------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcp_blk:mcp_synch_timestamp ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 64    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcp_blk:mcp_synch_timestamp|amcp_send:alogic ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcp_blk:mcp_synch_timestamp|bmcp_recv:blogic ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDM_access_to_one_state_machine:TDM_Access_Control ;
+-----------------------------------+------------------+------------------------------------------+
; Parameter Name                    ; Value            ; Type                                     ;
+-----------------------------------+------------------+------------------------------------------+
; numbits_state_machine_parameters  ; 1                ; Signed Integer                           ;
; numclients                        ; 2                ; Signed Integer                           ;
; actual_numclients                 ; 2                ; Signed Integer                           ;
; log2numclients                    ; 1                ; Signed Integer                           ;
; state_machine_received_data_width ; 1                ; Signed Integer                           ;
; idle                              ; 0000000000000000 ; Unsigned Binary                          ;
; reset_input_counter               ; 0000001000000001 ; Unsigned Binary                          ;
; wait_reset_input_counter          ; 0000000000000010 ; Unsigned Binary                          ;
; check_start                       ; 0000000000000011 ; Unsigned Binary                          ;
; clock_output_parameters           ; 0000010000000100 ; Unsigned Binary                          ;
; start_read                        ; 0000000000100101 ; Unsigned Binary                          ;
; wait_read                         ; 0000000000000110 ; Unsigned Binary                          ;
; reset_start_capture               ; 0000000001000111 ; Unsigned Binary                          ;
; finish_read                       ; 0000000010001000 ; Unsigned Binary                          ;
; wait_finish_read                  ; 0000000000001001 ; Unsigned Binary                          ;
; inc_input_counter                 ; 0000000100001010 ; Unsigned Binary                          ;
; wait_for_input_counter            ; 0000000000001011 ; Unsigned Binary                          ;
+-----------------------------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDM_access_to_one_state_machine:TDM_Access_Control|parameterized_mux:output_parameters_mux ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                   ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------+
; width                  ; 1     ; Signed Integer                                                                                         ;
; number_of_inputs       ; 2     ; Signed Integer                                                                                         ;
; number_of_select_lines ; 1     ; Signed Integer                                                                                         ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDM_access_to_one_state_machine:TDM_Access_Control|widereg:gen[0].recv_data_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDM_access_to_one_state_machine:TDM_Access_Control|widereg:gen[1].recv_data_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst ;
+---------------------------+----------------------------------+--------------------------------------------------------------------------+
; Parameter Name            ; Value                            ; Type                                                                     ;
+---------------------------+----------------------------------+--------------------------------------------------------------------------+
; DATAWIDTH                 ; 32                               ; Signed Integer                                                           ;
; BYTEENABLEWIDTH           ; 4                                ; Signed Integer                                                           ;
; ADDRESSWIDTH              ; 32                               ; Signed Integer                                                           ;
; WAIT_CYCLE_COUNTER_WIDTH  ; 8                                ; Signed Integer                                                           ;
; WORD_COUNTER_WIDTH        ; 8                                ; Signed Integer                                                           ;
; MAX_NUM_WORDS_TO_WRITE    ; 00000000000000000000000000001110 ; Unsigned Binary                                                          ;
; idle                      ; 000000000000                     ; Unsigned Binary                                                          ;
; init_counter              ; 000000100010                     ; Unsigned Binary                                                          ;
; assemble_transaction_data ; 000100000011                     ; Unsigned Binary                                                          ;
; start_transaction         ; 000010000100                     ; Unsigned Binary                                                          ;
; wait_for_transaction      ; 000000000101                     ; Unsigned Binary                                                          ;
; check_counter             ; 000000000110                     ; Unsigned Binary                                                          ;
; inc_counter               ; 000001000110                     ; Unsigned Binary                                                          ;
; assert_finish             ; 000000011001                     ; Unsigned Binary                                                          ;
+---------------------------+----------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst ;
+---------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value                            ; Type                                                                                                                                                      ;
+---------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATAWIDTH                 ; 32                               ; Signed Integer                                                                                                                                            ;
; WAIT_CYCLE_COUNTER_WIDTH  ; 8                                ; Signed Integer                                                                                                                                            ;
; BYTEENABLEWIDTH           ; 4                                ; Signed Integer                                                                                                                                            ;
; ADDRESSWIDTH              ; 32                               ; Signed Integer                                                                                                                                            ;
; LATCHED_READ_DATA_DEFAULT ; 00000000111010101010111010101010 ; Unsigned Binary                                                                                                                                           ;
; idle                      ; 000000000000                     ; Unsigned Binary                                                                                                                                           ;
; assert_write              ; 000101000010                     ; Unsigned Binary                                                                                                                                           ;
; do_waitstates_write       ; 001001001000                     ; Unsigned Binary                                                                                                                                           ;
; wait_for_write            ; 000001000011                     ; Unsigned Binary                                                                                                                                           ;
; assert_read               ; 000110000100                     ; Unsigned Binary                                                                                                                                           ;
; do_waitstates_read        ; 001010001001                     ; Unsigned Binary                                                                                                                                           ;
; wait_for_read             ; 000010000101                     ; Unsigned Binary                                                                                                                                           ;
; latch_readdata            ; 000010100110                     ; Unsigned Binary                                                                                                                                           ;
; assert_finish             ; 000000010111                     ; Unsigned Binary                                                                                                                                           ;
+---------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                   ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_write                ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; latch_read_now          ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; user_byteenable         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; waitstate_counter       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; reset_waitstate_counter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; inc_waitstate_counter   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst" ;
+--------------------------+-------+----------+--------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                  ;
+--------------------------+-------+----------+--------------------------------------------------------------------------+
; num_words_to_write[7..4] ; Input ; Info     ; Stuck at GND                                                             ;
; num_words_to_write[2]    ; Input ; Info     ; Stuck at VCC                                                             ;
; num_words_to_write[0]    ; Input ; Info     ; Stuck at GND                                                             ;
+--------------------------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TDM_access_to_one_state_machine:TDM_Access_Control|async_trap_and_reset:gen[1].sync_SPI_start" ;
+------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                   ;
+------------+-------+----------+-------------------------------------------------------------------------------------------+
; auto_reset ; Input ; Info     ; Stuck at GND                                                                              ;
+------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TDM_access_to_one_state_machine:TDM_Access_Control|async_trap_and_reset:gen[0].sync_SPI_start" ;
+------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                   ;
+------------+-------+----------+-------------------------------------------------------------------------------------------+
; auto_reset ; Input ; Info     ; Stuck at GND                                                                              ;
+------------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "TDM_access_to_one_state_machine:TDM_Access_Control" ;
+---------------------+--------+----------+--------------------------------------+
; Port                ; Type   ; Severity ; Details                              ;
+---------------------+--------+----------+--------------------------------------+
; input_parameters[1] ; Input  ; Info     ; Stuck at GND                         ;
; input_parameters[0] ; Input  ; Info     ; Stuck at VCC                         ;
; received_data       ; Output ; Info     ; Explicitly unconnected               ;
; reset               ; Input  ; Info     ; Stuck at VCC                         ;
; enable              ; Input  ; Info     ; Stuck at VCC                         ;
; in_received_data    ; Input  ; Info     ; Explicitly unconnected               ;
+---------------------+--------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcp_blk:mcp_synch_timestamp|bmcp_recv:blogic|plsgen:pg1" ;
+------+--------+----------+----------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                  ;
+------+--------+----------+----------------------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                                   ;
+------+--------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcp_blk:mcp_synch_timestamp|amcp_send:alogic|plsgen:pg1" ;
+------+--------+----------+----------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                  ;
+------+--------+----------+----------------------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                                   ;
+------+--------+----------+----------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "mcp_blk:mcp_synch_timestamp" ;
+--------+--------+----------+----------------------------+
; Port   ; Type   ; Severity ; Details                    ;
+--------+--------+----------+----------------------------+
; aready ; Output ; Info     ; Explicitly unconnected     ;
; asend  ; Input  ; Info     ; Stuck at VCC               ;
; arst_n ; Input  ; Info     ; Stuck at VCC               ;
; bvalid ; Output ; Info     ; Explicitly unconnected     ;
; bload  ; Input  ; Info     ; Stuck at VCC               ;
; brst_n ; Input  ; Info     ; Stuck at VCC               ;
+--------+--------+----------+----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 24 15:28:27 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off handle_mm_to_mm_response_port_and_generate_udp_packets_ver2 -c handle_mm_to_mm_response_port_and_generate_udp_packets_ver2
Info: Found 7 design units, including 7 entities, in source file ../rtl/cummings_cdc.v
    Info: Found entity 1: sync2
    Info: Found entity 2: plsgen
    Info: Found entity 3: asend_fsm
    Info: Found entity 4: back_fsm
    Info: Found entity 5: bmcp_recv
    Info: Found entity 6: amcp_send
    Info: Found entity 7: mcp_blk
Info: Found 1 design units, including 1 entities, in source file ../rtl/write_a_series_of_32bit_words_to_avalon_mm.v
    Info: Found entity 1: write_a_series_of_32bit_words_to_avalon_mm
Info: Found 1 design units, including 0 entities, in source file ../rtl/msgdma_constants.v
    Info: Found design unit 1: msgdma_constants (SystemVerilog)
Warning: Using design file ../rtl/handle_mm_to_mm_response_port_and_generate_udp_packets_ver2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: handle_mm_to_mm_response_port_and_generate_udp_packets_ver2
Warning (10222): Verilog HDL Parameter Declaration warning at handle_mm_to_mm_response_port_and_generate_udp_packets_ver2.v(206): Parameter Declaration in module "handle_mm_to_mm_response_port_and_generate_udp_packets_ver2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info: Elaborating entity "handle_mm_to_mm_response_port_and_generate_udp_packets_ver2" for the top level hierarchy
Warning (10259): Verilog HDL error at msgdma_constants.v(60): constant value overflow
Warning (10230): Verilog HDL assignment warning at handle_mm_to_mm_response_port_and_generate_udp_packets_ver2.v(254): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "mcp_blk" for hierarchy "mcp_blk:mcp_synch_timestamp"
Info: Elaborating entity "sync2" for hierarchy "mcp_blk:mcp_synch_timestamp|sync2:async"
Info: Elaborating entity "amcp_send" for hierarchy "mcp_blk:mcp_synch_timestamp|amcp_send:alogic"
Info: Elaborating entity "plsgen" for hierarchy "mcp_blk:mcp_synch_timestamp|amcp_send:alogic|plsgen:pg1"
Info: Elaborating entity "asend_fsm" for hierarchy "mcp_blk:mcp_synch_timestamp|amcp_send:alogic|asend_fsm:fsm"
Info: Elaborating entity "bmcp_recv" for hierarchy "mcp_blk:mcp_synch_timestamp|bmcp_recv:blogic"
Info: Elaborating entity "back_fsm" for hierarchy "mcp_blk:mcp_synch_timestamp|bmcp_recv:blogic|back_fsm:fsm"
Warning: Using design file ../rtl/doublesync_no_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: doublesync_no_reset
Info: Elaborating entity "doublesync_no_reset" for hierarchy "doublesync_no_reset:sync_enable_signal"
Warning (10036): Verilog HDL or VHDL warning at doublesync_no_reset.v(12): object "clock_enable" assigned a value but never read
Warning: Using design file ../rtl/TDM_access_to_one_state_machine.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: TDM_access_to_one_state_machine
Info: Elaborating entity "TDM_access_to_one_state_machine" for hierarchy "TDM_access_to_one_state_machine:TDM_Access_Control"
Warning (10230): Verilog HDL assignment warning at TDM_access_to_one_state_machine.v(155): truncated value with size 32 to match size of target (2)
Warning: Using design file ../rtl/parameterized_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: parameterized_mux
Info: Elaborating entity "parameterized_mux" for hierarchy "TDM_access_to_one_state_machine:TDM_Access_Control|parameterized_mux:output_parameters_mux"
Warning: Using design file ../rtl/async_trap_and_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: async_trap_and_reset
Info: Elaborating entity "async_trap_and_reset" for hierarchy "TDM_access_to_one_state_machine:TDM_Access_Control|async_trap_and_reset:gen[0].sync_SPI_start"
Warning: Using design file ../rtl/widereg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: widereg
Info: Elaborating entity "widereg" for hierarchy "TDM_access_to_one_state_machine:TDM_Access_Control|widereg:gen[0].recv_data_reg"
Info: Elaborating entity "write_a_series_of_32bit_words_to_avalon_mm" for hierarchy "write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst"
Warning (10230): Verilog HDL assignment warning at write_a_series_of_32bit_words_to_avalon_mm.v(74): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at write_a_series_of_32bit_words_to_avalon_mm.v(89): truncated value with size 32 to match size of target (8)
Warning: Using design file ../rtl/avalon_master_state_machine_w_programmable_wait.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: avalon_master_state_machine_w_programmable_wait
Info: Elaborating entity "avalon_master_state_machine_w_programmable_wait" for hierarchy "write_a_series_of_32bit_words_to_avalon_mm:write_a_series_of_32bit_words_to_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst"
Warning (10230): Verilog HDL assignment warning at avalon_master_state_machine_w_programmable_wait.v(87): truncated value with size 32 to match size of target (8)
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "master_byteenable[0]" is stuck at VCC
    Warning (13410): Pin "master_byteenable[1]" is stuck at VCC
    Warning (13410): Pin "master_byteenable[2]" is stuck at VCC
    Warning (13410): Pin "master_byteenable[3]" is stuck at VCC
    Warning (13410): Pin "state[10]" is stuck at GND
    Warning (13410): Pin "state[11]" is stuck at GND
    Warning (13410): Pin "state[12]" is stuck at GND
    Warning (13410): Pin "state[13]" is stuck at GND
    Warning (13410): Pin "state[14]" is stuck at GND
    Warning (13410): Pin "state[15]" is stuck at GND
    Warning (13410): Pin "avalon_mm_master_state[10]" is stuck at GND
    Warning (13410): Pin "avalon_mm_master_state[11]" is stuck at GND
    Warning (13410): Pin "avalon_mm_master_state[12]" is stuck at GND
    Warning (13410): Pin "avalon_mm_master_state[13]" is stuck at GND
    Warning (13410): Pin "avalon_mm_master_state[14]" is stuck at GND
    Warning (13410): Pin "avalon_mm_master_state[15]" is stuck at GND
    Warning (13410): Pin "assemble_packet_state[9]" is stuck at GND
    Warning (13410): Pin "assemble_packet_state[10]" is stuck at GND
    Warning (13410): Pin "assemble_packet_state[11]" is stuck at GND
    Warning (13410): Pin "assemble_packet_state[12]" is stuck at GND
    Warning (13410): Pin "assemble_packet_state[13]" is stuck at GND
    Warning (13410): Pin "assemble_packet_state[14]" is stuck at GND
    Warning (13410): Pin "assemble_packet_state[15]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][0]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][1]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][2]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][3]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][4]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][5]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][6]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][7]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][8]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][9]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][10]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][11]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][12]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][13]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][14]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][15]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][16]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][17]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][18]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][19]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][20]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][21]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][22]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][23]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][24]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][25]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][26]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][27]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][28]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][29]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][30]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[1][31]" is stuck at GND
    Warning (13410): Pin "assembled_descriptor_data[3][8]" is stuck at VCC
    Warning (13410): Pin "assembled_descriptor_data[3][9]" is stuck at VCC
    Warning (13410): Pin "assembled_descriptor_data[3][31]" is stuck at VCC
    Warning (13410): Pin "preamble_words[0][15]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][16]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][17]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][18]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][19]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][20]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][21]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][22]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][23]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][24]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][25]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][26]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][27]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][28]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][29]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][30]" is stuck at GND
    Warning (13410): Pin "preamble_words[0][31]" is stuck at VCC
    Warning (13410): Pin "preamble_words[7][17]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][18]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][19]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][20]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][21]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][22]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][23]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][24]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][25]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][26]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][27]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][28]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][29]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][30]" is stuck at GND
    Warning (13410): Pin "preamble_words[7][31]" is stuck at GND
    Warning (13410): Pin "num_words_to_write[0]" is stuck at GND
    Warning (13410): Pin "num_words_to_write[2]" is stuck at VCC
    Warning (13410): Pin "num_words_to_write[4]" is stuck at GND
    Warning (13410): Pin "num_words_to_write[5]" is stuck at GND
    Warning (13410): Pin "num_words_to_write[6]" is stuck at GND
    Warning (13410): Pin "num_words_to_write[7]" is stuck at GND
    Warning (13410): Pin "is_write" is stuck at VCC
    Warning (13410): Pin "control_word[8]" is stuck at VCC
    Warning (13410): Pin "control_word[9]" is stuck at VCC
    Warning (13410): Pin "control_word[31]" is stuck at VCC
    Warning (13410): Pin "user_byteenable[0]" is stuck at VCC
    Warning (13410): Pin "user_byteenable[1]" is stuck at VCC
    Warning (13410): Pin "user_byteenable[2]" is stuck at VCC
    Warning (13410): Pin "user_byteenable[3]" is stuck at VCC
    Warning (13410): Pin "words_to_write[7][17]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][18]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][19]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][20]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][21]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][22]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][23]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][24]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][25]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][26]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][27]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][28]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][29]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][30]" is stuck at GND
    Warning (13410): Pin "words_to_write[7][31]" is stuck at GND
    Warning (13410): Pin "TDM_state[4]" is stuck at GND
    Warning (13410): Pin "TDM_state[11]" is stuck at GND
    Warning (13410): Pin "TDM_state[12]" is stuck at GND
    Warning (13410): Pin "TDM_state[13]" is stuck at GND
    Warning (13410): Pin "TDM_state[14]" is stuck at GND
    Warning (13410): Pin "TDM_state[15]" is stuck at GND
Warning: Design contains 179 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "src_response_data[80]"
    Warning (15610): No output dependent on input pin "src_response_data[81]"
    Warning (15610): No output dependent on input pin "src_response_data[82]"
    Warning (15610): No output dependent on input pin "src_response_data[83]"
    Warning (15610): No output dependent on input pin "src_response_data[84]"
    Warning (15610): No output dependent on input pin "src_response_data[85]"
    Warning (15610): No output dependent on input pin "src_response_data[86]"
    Warning (15610): No output dependent on input pin "src_response_data[87]"
    Warning (15610): No output dependent on input pin "src_response_data[88]"
    Warning (15610): No output dependent on input pin "src_response_data[89]"
    Warning (15610): No output dependent on input pin "src_response_data[90]"
    Warning (15610): No output dependent on input pin "src_response_data[91]"
    Warning (15610): No output dependent on input pin "src_response_data[92]"
    Warning (15610): No output dependent on input pin "src_response_data[93]"
    Warning (15610): No output dependent on input pin "src_response_data[94]"
    Warning (15610): No output dependent on input pin "src_response_data[95]"
    Warning (15610): No output dependent on input pin "src_response_data[96]"
    Warning (15610): No output dependent on input pin "src_response_data[97]"
    Warning (15610): No output dependent on input pin "src_response_data[98]"
    Warning (15610): No output dependent on input pin "src_response_data[99]"
    Warning (15610): No output dependent on input pin "src_response_data[100]"
    Warning (15610): No output dependent on input pin "src_response_data[101]"
    Warning (15610): No output dependent on input pin "src_response_data[102]"
    Warning (15610): No output dependent on input pin "src_response_data[103]"
    Warning (15610): No output dependent on input pin "src_response_data[104]"
    Warning (15610): No output dependent on input pin "src_response_data[105]"
    Warning (15610): No output dependent on input pin "src_response_data[106]"
    Warning (15610): No output dependent on input pin "src_response_data[107]"
    Warning (15610): No output dependent on input pin "src_response_data[108]"
    Warning (15610): No output dependent on input pin "src_response_data[109]"
    Warning (15610): No output dependent on input pin "src_response_data[110]"
    Warning (15610): No output dependent on input pin "src_response_data[111]"
    Warning (15610): No output dependent on input pin "src_response_data[112]"
    Warning (15610): No output dependent on input pin "src_response_data[113]"
    Warning (15610): No output dependent on input pin "src_response_data[114]"
    Warning (15610): No output dependent on input pin "src_response_data[115]"
    Warning (15610): No output dependent on input pin "src_response_data[116]"
    Warning (15610): No output dependent on input pin "src_response_data[117]"
    Warning (15610): No output dependent on input pin "src_response_data[118]"
    Warning (15610): No output dependent on input pin "src_response_data[119]"
    Warning (15610): No output dependent on input pin "src_response_data[120]"
    Warning (15610): No output dependent on input pin "src_response_data[121]"
    Warning (15610): No output dependent on input pin "src_response_data[122]"
    Warning (15610): No output dependent on input pin "src_response_data[123]"
    Warning (15610): No output dependent on input pin "src_response_data[124]"
    Warning (15610): No output dependent on input pin "src_response_data[125]"
    Warning (15610): No output dependent on input pin "src_response_data[126]"
    Warning (15610): No output dependent on input pin "src_response_data[127]"
    Warning (15610): No output dependent on input pin "src_response_data[128]"
    Warning (15610): No output dependent on input pin "src_response_data[129]"
    Warning (15610): No output dependent on input pin "src_response_data[130]"
    Warning (15610): No output dependent on input pin "src_response_data[131]"
    Warning (15610): No output dependent on input pin "src_response_data[132]"
    Warning (15610): No output dependent on input pin "src_response_data[133]"
    Warning (15610): No output dependent on input pin "src_response_data[134]"
    Warning (15610): No output dependent on input pin "src_response_data[135]"
    Warning (15610): No output dependent on input pin "src_response_data[136]"
    Warning (15610): No output dependent on input pin "src_response_data[137]"
    Warning (15610): No output dependent on input pin "src_response_data[138]"
    Warning (15610): No output dependent on input pin "src_response_data[139]"
    Warning (15610): No output dependent on input pin "src_response_data[140]"
    Warning (15610): No output dependent on input pin "src_response_data[141]"
    Warning (15610): No output dependent on input pin "src_response_data[142]"
    Warning (15610): No output dependent on input pin "src_response_data[143]"
    Warning (15610): No output dependent on input pin "src_response_data[144]"
    Warning (15610): No output dependent on input pin "src_response_data[145]"
    Warning (15610): No output dependent on input pin "src_response_data[146]"
    Warning (15610): No output dependent on input pin "src_response_data[147]"
    Warning (15610): No output dependent on input pin "src_response_data[148]"
    Warning (15610): No output dependent on input pin "src_response_data[149]"
    Warning (15610): No output dependent on input pin "src_response_data[150]"
    Warning (15610): No output dependent on input pin "src_response_data[151]"
    Warning (15610): No output dependent on input pin "src_response_data[152]"
    Warning (15610): No output dependent on input pin "src_response_data[153]"
    Warning (15610): No output dependent on input pin "src_response_data[154]"
    Warning (15610): No output dependent on input pin "src_response_data[155]"
    Warning (15610): No output dependent on input pin "src_response_data[156]"
    Warning (15610): No output dependent on input pin "src_response_data[157]"
    Warning (15610): No output dependent on input pin "src_response_data[158]"
    Warning (15610): No output dependent on input pin "src_response_data[159]"
    Warning (15610): No output dependent on input pin "src_response_data[160]"
    Warning (15610): No output dependent on input pin "src_response_data[161]"
    Warning (15610): No output dependent on input pin "src_response_data[162]"
    Warning (15610): No output dependent on input pin "src_response_data[163]"
    Warning (15610): No output dependent on input pin "src_response_data[164]"
    Warning (15610): No output dependent on input pin "src_response_data[165]"
    Warning (15610): No output dependent on input pin "src_response_data[166]"
    Warning (15610): No output dependent on input pin "src_response_data[167]"
    Warning (15610): No output dependent on input pin "src_response_data[168]"
    Warning (15610): No output dependent on input pin "src_response_data[169]"
    Warning (15610): No output dependent on input pin "src_response_data[170]"
    Warning (15610): No output dependent on input pin "src_response_data[171]"
    Warning (15610): No output dependent on input pin "src_response_data[172]"
    Warning (15610): No output dependent on input pin "src_response_data[173]"
    Warning (15610): No output dependent on input pin "src_response_data[174]"
    Warning (15610): No output dependent on input pin "src_response_data[175]"
    Warning (15610): No output dependent on input pin "src_response_data[176]"
    Warning (15610): No output dependent on input pin "src_response_data[177]"
    Warning (15610): No output dependent on input pin "src_response_data[178]"
    Warning (15610): No output dependent on input pin "src_response_data[179]"
    Warning (15610): No output dependent on input pin "src_response_data[180]"
    Warning (15610): No output dependent on input pin "src_response_data[181]"
    Warning (15610): No output dependent on input pin "src_response_data[182]"
    Warning (15610): No output dependent on input pin "src_response_data[183]"
    Warning (15610): No output dependent on input pin "src_response_data[184]"
    Warning (15610): No output dependent on input pin "src_response_data[185]"
    Warning (15610): No output dependent on input pin "src_response_data[186]"
    Warning (15610): No output dependent on input pin "src_response_data[187]"
    Warning (15610): No output dependent on input pin "src_response_data[188]"
    Warning (15610): No output dependent on input pin "src_response_data[189]"
    Warning (15610): No output dependent on input pin "src_response_data[190]"
    Warning (15610): No output dependent on input pin "src_response_data[191]"
    Warning (15610): No output dependent on input pin "src_response_data[192]"
    Warning (15610): No output dependent on input pin "src_response_data[193]"
    Warning (15610): No output dependent on input pin "src_response_data[194]"
    Warning (15610): No output dependent on input pin "src_response_data[195]"
    Warning (15610): No output dependent on input pin "src_response_data[196]"
    Warning (15610): No output dependent on input pin "src_response_data[197]"
    Warning (15610): No output dependent on input pin "src_response_data[198]"
    Warning (15610): No output dependent on input pin "src_response_data[199]"
    Warning (15610): No output dependent on input pin "src_response_data[200]"
    Warning (15610): No output dependent on input pin "src_response_data[201]"
    Warning (15610): No output dependent on input pin "src_response_data[202]"
    Warning (15610): No output dependent on input pin "src_response_data[203]"
    Warning (15610): No output dependent on input pin "src_response_data[204]"
    Warning (15610): No output dependent on input pin "src_response_data[205]"
    Warning (15610): No output dependent on input pin "src_response_data[206]"
    Warning (15610): No output dependent on input pin "src_response_data[207]"
    Warning (15610): No output dependent on input pin "src_response_data[208]"
    Warning (15610): No output dependent on input pin "src_response_data[209]"
    Warning (15610): No output dependent on input pin "src_response_data[210]"
    Warning (15610): No output dependent on input pin "src_response_data[211]"
    Warning (15610): No output dependent on input pin "src_response_data[212]"
    Warning (15610): No output dependent on input pin "src_response_data[213]"
    Warning (15610): No output dependent on input pin "src_response_data[214]"
    Warning (15610): No output dependent on input pin "src_response_data[215]"
    Warning (15610): No output dependent on input pin "src_response_data[216]"
    Warning (15610): No output dependent on input pin "src_response_data[217]"
    Warning (15610): No output dependent on input pin "src_response_data[218]"
    Warning (15610): No output dependent on input pin "src_response_data[219]"
    Warning (15610): No output dependent on input pin "src_response_data[220]"
    Warning (15610): No output dependent on input pin "src_response_data[221]"
    Warning (15610): No output dependent on input pin "src_response_data[222]"
    Warning (15610): No output dependent on input pin "src_response_data[223]"
    Warning (15610): No output dependent on input pin "src_response_data[224]"
    Warning (15610): No output dependent on input pin "src_response_data[225]"
    Warning (15610): No output dependent on input pin "src_response_data[226]"
    Warning (15610): No output dependent on input pin "src_response_data[227]"
    Warning (15610): No output dependent on input pin "src_response_data[228]"
    Warning (15610): No output dependent on input pin "src_response_data[229]"
    Warning (15610): No output dependent on input pin "src_response_data[230]"
    Warning (15610): No output dependent on input pin "src_response_data[231]"
    Warning (15610): No output dependent on input pin "src_response_data[232]"
    Warning (15610): No output dependent on input pin "src_response_data[233]"
    Warning (15610): No output dependent on input pin "src_response_data[234]"
    Warning (15610): No output dependent on input pin "src_response_data[235]"
    Warning (15610): No output dependent on input pin "src_response_data[236]"
    Warning (15610): No output dependent on input pin "src_response_data[237]"
    Warning (15610): No output dependent on input pin "src_response_data[238]"
    Warning (15610): No output dependent on input pin "src_response_data[239]"
    Warning (15610): No output dependent on input pin "src_response_data[240]"
    Warning (15610): No output dependent on input pin "src_response_data[241]"
    Warning (15610): No output dependent on input pin "src_response_data[242]"
    Warning (15610): No output dependent on input pin "src_response_data[243]"
    Warning (15610): No output dependent on input pin "src_response_data[244]"
    Warning (15610): No output dependent on input pin "src_response_data[245]"
    Warning (15610): No output dependent on input pin "src_response_data[246]"
    Warning (15610): No output dependent on input pin "src_response_data[247]"
    Warning (15610): No output dependent on input pin "src_response_data[248]"
    Warning (15610): No output dependent on input pin "src_response_data[249]"
    Warning (15610): No output dependent on input pin "src_response_data[250]"
    Warning (15610): No output dependent on input pin "src_response_data[251]"
    Warning (15610): No output dependent on input pin "src_response_data[252]"
    Warning (15610): No output dependent on input pin "src_response_data[253]"
    Warning (15610): No output dependent on input pin "src_response_data[254]"
    Warning (15610): No output dependent on input pin "src_response_data[255]"
    Warning (15610): No output dependent on input pin "aux_user_control_word[8]"
    Warning (15610): No output dependent on input pin "aux_user_control_word[9]"
    Warning (15610): No output dependent on input pin "aux_user_control_word[31]"
Info: Implemented 3791 device resources after synthesis - the final resource count might be different
    Info: Implemented 688 input pins
    Info: Implemented 1601 output pins
    Info: Implemented 1502 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 322 warnings
    Info: Peak virtual memory: 228 megabytes
    Info: Processing ended: Wed Jun 24 15:28:32 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


