
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setpgid_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000000710 <_init>:
 710:	stp	x29, x30, [sp, #-16]!
 714:	mov	x29, sp
 718:	bl	7d0 <call_weak_fn>
 71c:	ldp	x29, x30, [sp], #16
 720:	ret

Disassembly of section .plt:

0000000000000730 <.plt>:
 730:	stp	x16, x30, [sp, #-16]!
 734:	adrp	x16, 10000 <__FRAME_END__+0xf304>
 738:	ldr	x17, [x16, #4088]
 73c:	add	x16, x16, #0xff8
 740:	br	x17
 744:	nop
 748:	nop
 74c:	nop

0000000000000750 <builtin_error@plt>:
 750:	adrp	x16, 11000 <builtin_error>
 754:	ldr	x17, [x16]
 758:	add	x16, x16, #0x0
 75c:	br	x17

0000000000000760 <__cxa_finalize@plt>:
 760:	adrp	x16, 11000 <builtin_error>
 764:	ldr	x17, [x16, #8]
 768:	add	x16, x16, #0x8
 76c:	br	x17

0000000000000770 <builtin_usage@plt>:
 770:	adrp	x16, 11000 <builtin_error>
 774:	ldr	x17, [x16, #16]
 778:	add	x16, x16, #0x10
 77c:	br	x17

0000000000000780 <strerror@plt>:
 780:	adrp	x16, 11000 <builtin_error>
 784:	ldr	x17, [x16, #24]
 788:	add	x16, x16, #0x18
 78c:	br	x17

0000000000000790 <__gmon_start__@plt>:
 790:	adrp	x16, 11000 <builtin_error>
 794:	ldr	x17, [x16, #32]
 798:	add	x16, x16, #0x20
 79c:	br	x17

00000000000007a0 <setpgid@plt>:
 7a0:	adrp	x16, 11000 <builtin_error>
 7a4:	ldr	x17, [x16, #40]
 7a8:	add	x16, x16, #0x28
 7ac:	br	x17

00000000000007b0 <legal_number@plt>:
 7b0:	adrp	x16, 11000 <builtin_error>
 7b4:	ldr	x17, [x16, #48]
 7b8:	add	x16, x16, #0x30
 7bc:	br	x17

00000000000007c0 <__errno_location@plt>:
 7c0:	adrp	x16, 11000 <builtin_error>
 7c4:	ldr	x17, [x16, #56]
 7c8:	add	x16, x16, #0x38
 7cc:	br	x17

Disassembly of section .text:

00000000000007d0 <call_weak_fn>:
 7d0:	adrp	x0, 10000 <__FRAME_END__+0xf304>
 7d4:	ldr	x0, [x0, #4056]
 7d8:	cbz	x0, 7e0 <call_weak_fn+0x10>
 7dc:	b	790 <__gmon_start__@plt>
 7e0:	ret
 7e4:	nop

00000000000007e8 <deregister_tm_clones>:
 7e8:	adrp	x0, 11000 <builtin_error>
 7ec:	add	x0, x0, #0xb0
 7f0:	adrp	x1, 11000 <builtin_error>
 7f4:	add	x1, x1, #0xb0
 7f8:	cmp	x1, x0
 7fc:	b.eq	814 <deregister_tm_clones+0x2c>  // b.none
 800:	adrp	x1, 10000 <__FRAME_END__+0xf304>
 804:	ldr	x1, [x1, #4040]
 808:	cbz	x1, 814 <deregister_tm_clones+0x2c>
 80c:	mov	x16, x1
 810:	br	x16
 814:	ret

0000000000000818 <register_tm_clones>:
 818:	adrp	x0, 11000 <builtin_error>
 81c:	add	x0, x0, #0xb0
 820:	adrp	x1, 11000 <builtin_error>
 824:	add	x1, x1, #0xb0
 828:	sub	x1, x1, x0
 82c:	lsr	x2, x1, #63
 830:	add	x1, x2, x1, asr #3
 834:	cmp	xzr, x1, asr #1
 838:	asr	x1, x1, #1
 83c:	b.eq	854 <register_tm_clones+0x3c>  // b.none
 840:	adrp	x2, 10000 <__FRAME_END__+0xf304>
 844:	ldr	x2, [x2, #4064]
 848:	cbz	x2, 854 <register_tm_clones+0x3c>
 84c:	mov	x16, x2
 850:	br	x16
 854:	ret

0000000000000858 <__do_global_dtors_aux>:
 858:	stp	x29, x30, [sp, #-32]!
 85c:	mov	x29, sp
 860:	str	x19, [sp, #16]
 864:	adrp	x19, 11000 <builtin_error>
 868:	ldrb	w0, [x19, #176]
 86c:	cbnz	w0, 894 <__do_global_dtors_aux+0x3c>
 870:	adrp	x0, 10000 <__FRAME_END__+0xf304>
 874:	ldr	x0, [x0, #4048]
 878:	cbz	x0, 888 <__do_global_dtors_aux+0x30>
 87c:	adrp	x0, 11000 <builtin_error>
 880:	ldr	x0, [x0, #64]
 884:	bl	760 <__cxa_finalize@plt>
 888:	bl	7e8 <deregister_tm_clones>
 88c:	mov	w0, #0x1                   	// #1
 890:	strb	w0, [x19, #176]
 894:	ldr	x19, [sp, #16]
 898:	ldp	x29, x30, [sp], #32
 89c:	ret

00000000000008a0 <frame_dummy>:
 8a0:	b	818 <register_tm_clones>
 8a4:	nop

00000000000008a8 <setpgid_builtin>:
 8a8:	stp	x29, x30, [sp, #-64]!
 8ac:	mov	x29, sp
 8b0:	cbz	x0, 950 <setpgid_builtin+0xa8>
 8b4:	ldr	x1, [x0]
 8b8:	cbz	x1, 950 <setpgid_builtin+0xa8>
 8bc:	ldr	x0, [x0, #8]
 8c0:	cbz	x0, 950 <setpgid_builtin+0xa8>
 8c4:	ldr	x1, [x1, #8]
 8c8:	stp	x19, x20, [sp, #16]
 8cc:	ldr	x19, [x0]
 8d0:	cbz	x1, 94c <setpgid_builtin+0xa4>
 8d4:	ldr	x20, [x1]
 8d8:	cmp	x19, #0x0
 8dc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
 8e0:	b.eq	94c <setpgid_builtin+0xa4>  // b.none
 8e4:	add	x1, sp, #0x30
 8e8:	mov	x0, x19
 8ec:	bl	7b0 <legal_number@plt>
 8f0:	cbz	w0, 984 <setpgid_builtin+0xdc>
 8f4:	stp	x21, x22, [sp, #32]
 8f8:	ldr	x21, [sp, #48]
 8fc:	tbnz	x21, #63, 960 <setpgid_builtin+0xb8>
 900:	add	x1, sp, #0x38
 904:	mov	x0, x20
 908:	bl	7b0 <legal_number@plt>
 90c:	cbz	w0, 9c4 <setpgid_builtin+0x11c>
 910:	ldr	x22, [sp, #56]
 914:	tbnz	x22, #63, 9a4 <setpgid_builtin+0xfc>
 918:	bl	7c0 <__errno_location@plt>
 91c:	mov	x19, x0
 920:	mov	w1, w22
 924:	mov	w0, w21
 928:	str	wzr, [x19]
 92c:	bl	7a0 <setpgid@plt>
 930:	mov	w1, w0
 934:	mov	w0, #0x0                   	// #0
 938:	tbnz	w1, #31, 9e4 <setpgid_builtin+0x13c>
 93c:	ldp	x19, x20, [sp, #16]
 940:	ldp	x21, x22, [sp, #32]
 944:	ldp	x29, x30, [sp], #64
 948:	ret
 94c:	ldp	x19, x20, [sp, #16]
 950:	bl	770 <builtin_usage@plt>
 954:	mov	w0, #0x102                 	// #258
 958:	ldp	x29, x30, [sp], #64
 95c:	ret
 960:	mov	x1, x19
 964:	adrp	x0, 0 <_init-0x710>
 968:	add	x0, x0, #0xa48
 96c:	bl	750 <builtin_error@plt>
 970:	mov	w0, #0x1                   	// #1
 974:	ldp	x19, x20, [sp, #16]
 978:	ldp	x21, x22, [sp, #32]
 97c:	ldp	x29, x30, [sp], #64
 980:	ret
 984:	mov	x1, x19
 988:	adrp	x0, 0 <_init-0x710>
 98c:	add	x0, x0, #0xa20
 990:	bl	750 <builtin_error@plt>
 994:	mov	w0, #0x1                   	// #1
 998:	ldp	x19, x20, [sp, #16]
 99c:	ldp	x29, x30, [sp], #64
 9a0:	ret
 9a4:	mov	x1, x20
 9a8:	adrp	x0, 0 <_init-0x710>
 9ac:	add	x0, x0, #0xa98
 9b0:	bl	750 <builtin_error@plt>
 9b4:	mov	w0, #0x1                   	// #1
 9b8:	ldp	x19, x20, [sp, #16]
 9bc:	ldp	x21, x22, [sp, #32]
 9c0:	b	958 <setpgid_builtin+0xb0>
 9c4:	mov	x1, x20
 9c8:	adrp	x0, 0 <_init-0x710>
 9cc:	add	x0, x0, #0xa70
 9d0:	bl	750 <builtin_error@plt>
 9d4:	mov	w0, #0x1                   	// #1
 9d8:	ldp	x19, x20, [sp, #16]
 9dc:	ldp	x21, x22, [sp, #32]
 9e0:	b	958 <setpgid_builtin+0xb0>
 9e4:	ldr	w0, [x19]
 9e8:	bl	780 <strerror@plt>
 9ec:	mov	x1, x0
 9f0:	adrp	x0, 0 <_init-0x710>
 9f4:	add	x0, x0, #0xac0
 9f8:	bl	750 <builtin_error@plt>
 9fc:	mov	w0, #0x1                   	// #1
 a00:	ldp	x19, x20, [sp, #16]
 a04:	ldp	x21, x22, [sp, #32]
 a08:	b	958 <setpgid_builtin+0xb0>

Disassembly of section .fini:

0000000000000a0c <_fini>:
 a0c:	stp	x29, x30, [sp, #-16]!
 a10:	mov	x29, sp
 a14:	ldp	x29, x30, [sp], #16
 a18:	ret
