

================================================================
== Vivado HLS Report for 'Conv1DBuffer_new420'
================================================================
* Date:           Wed Apr 26 23:44:06 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.254|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1048836|  1048836|  1048836|  1048836|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |      256|      256|         2|          1|          1|      256|    yes   |
        |- Loop 2  |  1048576|  1048576|         2|          1|          1|  1048576|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     294|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     177|
|Register         |        -|      -|     100|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     100|     471|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |inputBuf_0_V_U  |Conv1DBuffer_new3tde  |        1|  0|   0|   256|    8|     1|         2048|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        1|  0|   0|   256|    8|     1|         2048|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next1_fu_241_p2    |     +    |      0|  0|  28|          21|           1|
    |indvar_flatten_op_fu_372_p2       |     +    |      0|  0|  23|          16|           1|
    |nm_3_fu_313_p2                    |     +    |      0|  0|  15|           7|           1|
    |ofm_iter_fu_247_p2                |     +    |      0|  0|  15|           7|           1|
    |ptr_simd_1_fu_206_p2              |     +    |      0|  0|  16|           9|           1|
    |ptr_simd_2_fu_366_p2              |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_229_p2                 |    and   |      0|  0|   2|           1|           1|
    |or_cond_mid1_fu_339_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond_mid_fu_287_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_277_mid_fu_299_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten5_fu_253_p2       |   icmp   |      0|  0|  13|          16|          15|
    |exitcond_flatten_fu_235_p2        |   icmp   |      0|  0|  18|          21|          22|
    |tmp_251_fu_217_p2                 |   icmp   |      0|  0|  11|           7|           6|
    |tmp_252_fu_223_p2                 |   icmp   |      0|  0|  11|           7|           6|
    |tmp_274_mid1_fu_267_p2            |   icmp   |      0|  0|  11|           7|           6|
    |tmp_276_mid1_fu_333_p2            |   icmp   |      0|  0|  11|           7|           6|
    |tmp_889_fu_293_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |tmp_fu_200_p2                     |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_869_fu_319_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_378_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_353_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_259_p3                  |  select  |      0|  0|   7|           1|           1|
    |op1_assign_mid2_fu_305_p3         |  select  |      0|  0|   7|           1|           7|
    |or_cond_mid2_fu_345_p3            |  select  |      0|  0|   2|           1|           1|
    |ptr_simd4_mid2_fu_325_p3          |  select  |      0|  0|   9|           1|           1|
    |tmp_274_mid2_fu_273_p3            |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_281_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 294|         176|         124|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |  15|          3|    1|          3|
    |ap_phi_mux_ptr_simd_phi_fu_137_p4  |   9|          2|    9|         18|
    |in_V_V_blk_n                       |   9|          2|    1|          2|
    |indvar_flatten5_reg_145            |   9|          2|   21|         42|
    |indvar_flatten_reg_167             |   9|          2|   16|         32|
    |inputBuf_0_V_address0              |  15|          3|    8|         24|
    |nm_reg_178                         |   9|          2|    7|         14|
    |op1_assign_reg_156                 |   9|          2|    7|         14|
    |out_V_V_blk_n                      |   9|          2|    1|          2|
    |ptr_simd4_reg_189                  |   9|          2|    9|         18|
    |ptr_simd_reg_133                   |   9|          2|    9|         18|
    |real_start                         |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 177|         37|   93|        200|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |exitcond_flatten_reg_395     |   1|   0|    1|          0|
    |indvar_flatten5_reg_145      |  21|   0|   21|          0|
    |indvar_flatten_reg_167       |  16|   0|   16|          0|
    |inputBuf_0_V_addr_1_reg_418  |   8|   0|    8|          0|
    |nm_reg_178                   |   7|   0|    7|          0|
    |op1_assign_reg_156           |   7|   0|    7|          0|
    |or_cond_mid2_reg_409         |   1|   0|    1|          0|
    |ptr_simd4_reg_189            |   9|   0|    9|          0|
    |ptr_simd_1_reg_390           |   9|   0|    9|          0|
    |ptr_simd_reg_133             |   9|   0|    9|          0|
    |start_once_reg               |   1|   0|    1|          0|
    |tmp_reg_386                  |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 100|   0|  100|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DBuffer_new420 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DBuffer_new420 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DBuffer_new420 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DBuffer_new420 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DBuffer_new420 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DBuffer_new420 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DBuffer_new420 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DBuffer_new420 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DBuffer_new420 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DBuffer_new420 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |        in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V       |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |       out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V       |    pointer   |
+----------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	5  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str693, i32 0, i32 0, [1 x i8]* @p_str694, [1 x i8]* @p_str695, [1 x i8]* @p_str696, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str697, [1 x i8]* @p_str698)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str686, i32 0, i32 0, [1 x i8]* @p_str687, [1 x i8]* @p_str688, [1 x i8]* @p_str689, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str690, [1 x i8]* @p_str691)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.77ns)   --->   "%inputBuf_0_V = alloca [256 x i8], align 1" [S3/conv1d.h:231]   --->   Operation 10 'alloca' 'inputBuf_0_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 11 [1/1] (1.30ns)   --->   "br label %.preheader89" [S3/conv1d.h:235]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 1.70>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ptr_simd = phi i9 [ %ptr_simd_1, %0 ], [ 0, %.preheader90.preheader ]"   --->   Operation 12 'phi' 'ptr_simd' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%tmp = icmp eq i9 %ptr_simd, -256" [S3/conv1d.h:235]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.70ns)   --->   "%ptr_simd_1 = add i9 %ptr_simd, 1" [S3/conv1d.h:235]   --->   Operation 15 'add' 'ptr_simd_1' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader86.preheader, label %0" [S3/conv1d.h:235]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_250 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2278)" [S3/conv1d.h:235]   --->   Operation 17 'specregionbegin' 'tmp_250' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:236]   --->   Operation 18 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %ptr_simd to i64" [S3/conv1d.h:238]   --->   Operation 19 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S3/conv1d.h:238]   --->   Operation 20 'read' 'tmp_V' <Predicate = (!tmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_0_V_addr = getelementptr [256 x i8]* %inputBuf_0_V, i64 0, i64 %tmp_s" [S3/conv1d.h:238]   --->   Operation 21 'getelementptr' 'inputBuf_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.77ns)   --->   "store i8 %tmp_V, i8* %inputBuf_0_V_addr, align 1" [S3/conv1d.h:238]   --->   Operation 22 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2278, i32 %tmp_250)" [S3/conv1d.h:239]   --->   Operation 23 'specregionend' 'empty_189' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %.preheader89" [S3/conv1d.h:235]   --->   Operation 24 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.30>
ST_4 : Operation 25 [1/1] (1.30ns)   --->   "br label %.preheader86" [S3/conv1d.h:254]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.30>

State 5 <SV = 3> <Delay = 7.25>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i21 [ %indvar_flatten_next1, %._crit_edge ], [ 0, %.preheader86.preheader ]"   --->   Operation 26 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%op1_assign = phi i7 [ %op1_assign_mid2, %._crit_edge ], [ 0, %.preheader86.preheader ]" [S3/conv1d.h:243]   --->   Operation 27 'phi' 'op1_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ %indvar_flatten_next, %._crit_edge ], [ 0, %.preheader86.preheader ]"   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%nm = phi i7 [ %nm_mid2, %._crit_edge ], [ 0, %.preheader86.preheader ]" [S3/conv1d.h:245]   --->   Operation 29 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%ptr_simd4 = phi i9 [ %ptr_simd_2, %._crit_edge ], [ 0, %.preheader86.preheader ]"   --->   Operation 30 'phi' 'ptr_simd4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.23ns)   --->   "%tmp_251 = icmp ult i7 %op1_assign, 63" [S3/conv1d.h:254]   --->   Operation 31 'icmp' 'tmp_251' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (1.23ns)   --->   "%tmp_252 = icmp eq i7 %nm, 63" [S3/conv1d.h:254]   --->   Operation 32 'icmp' 'tmp_252' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.80ns)   --->   "%or_cond = and i1 %tmp_251, %tmp_252" [S3/conv1d.h:254]   --->   Operation 33 'and' 'or_cond' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (1.99ns)   --->   "%exitcond_flatten = icmp eq i21 %indvar_flatten5, -1048576"   --->   Operation 34 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (1.88ns)   --->   "%indvar_flatten_next1 = add i21 %indvar_flatten5, 1"   --->   Operation 35 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %_ZcmILi2ELb0EE11ap_int_baseIXplT_Li32EELb0EXleplT_Li32ELi64EEEjRKS0_IXT_EXT0_EXleT_Li64EEE.exit"   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.65ns)   --->   "%ofm_iter = add i7 %op1_assign, 1" [S3/conv1d.h:243]   --->   Operation 37 'add' 'ofm_iter' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.93ns)   --->   "%exitcond_flatten5 = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 38 'icmp' 'exitcond_flatten5' <Predicate = (!exitcond_flatten)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten5, i7 0, i7 %nm" [S3/conv1d.h:245]   --->   Operation 39 'select' 'nm_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.23ns)   --->   "%tmp_274_mid1 = icmp ult i7 %ofm_iter, 63" [S3/conv1d.h:254]   --->   Operation 40 'icmp' 'tmp_274_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid1)   --->   "%tmp_274_mid2 = select i1 %exitcond_flatten5, i1 %tmp_274_mid1, i1 %tmp_251" [S3/conv1d.h:254]   --->   Operation 41 'select' 'tmp_274_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.80ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten5, true" [S3/conv1d.h:254]   --->   Operation 42 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid2)   --->   "%or_cond_mid = and i1 %or_cond, %not_exitcond_flatten" [S3/conv1d.h:254]   --->   Operation 43 'and' 'or_cond_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.36ns)   --->   "%tmp_889 = icmp eq i9 %ptr_simd4, -256" [S3/conv1d.h:245]   --->   Operation 44 'icmp' 'tmp_889' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.80ns)   --->   "%tmp_277_mid = and i1 %tmp_889, %not_exitcond_flatten" [S3/conv1d.h:245]   --->   Operation 45 'and' 'tmp_277_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.80ns)   --->   "%op1_assign_mid2 = select i1 %exitcond_flatten5, i7 %ofm_iter, i7 %op1_assign" [S3/conv1d.h:243]   --->   Operation 46 'select' 'op1_assign_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.65ns)   --->   "%nm_3 = add i7 %nm_mid, 1" [S3/conv1d.h:244]   --->   Operation 47 'add' 'nm_3' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ptr_simd4_mid2)   --->   "%tmp_869 = or i1 %tmp_277_mid, %exitcond_flatten5" [S3/conv1d.h:245]   --->   Operation 48 'or' 'tmp_869' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.80ns) (out node of the LUT)   --->   "%ptr_simd4_mid2 = select i1 %tmp_869, i9 0, i9 %ptr_simd4" [S3/conv1d.h:245]   --->   Operation 49 'select' 'ptr_simd4_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.23ns)   --->   "%tmp_276_mid1 = icmp eq i7 %nm_3, 63" [S3/conv1d.h:254]   --->   Operation 50 'icmp' 'tmp_276_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_cond_mid1 = and i1 %tmp_274_mid2, %tmp_276_mid1" [S3/conv1d.h:254]   --->   Operation 51 'and' 'or_cond_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_cond_mid2 = select i1 %tmp_277_mid, i1 %or_cond_mid1, i1 %or_cond_mid" [S3/conv1d.h:254]   --->   Operation 52 'select' 'or_cond_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_277_mid, i7 %nm_3, i7 %nm_mid" [S3/conv1d.h:245]   --->   Operation 53 'select' 'nm_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_254 = zext i9 %ptr_simd4_mid2 to i64" [S3/conv1d.h:252]   --->   Operation 54 'zext' 'tmp_254' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%inputBuf_0_V_addr_1 = getelementptr [256 x i8]* %inputBuf_0_V, i64 0, i64 %tmp_254" [S3/conv1d.h:252]   --->   Operation 55 'getelementptr' 'inputBuf_0_V_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (2.77ns)   --->   "%tmp_V_419 = load i8* %inputBuf_0_V_addr_1, align 1" [S3/conv1d.h:252]   --->   Operation 56 'load' 'tmp_V_419' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %or_cond_mid2, label %1, label %._crit_edge" [S3/conv1d.h:254]   --->   Operation 57 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.70ns)   --->   "%ptr_simd_2 = add i9 %ptr_simd4_mid2, 1" [S3/conv1d.h:245]   --->   Operation 58 'add' 'ptr_simd_2' <Predicate = (!exitcond_flatten)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 59 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten5, i16 1, i16 %indvar_flatten_op"   --->   Operation 60 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 4> <Delay = 6.17>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_255 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2279)" [S3/conv1d.h:246]   --->   Operation 61 'specregionbegin' 'tmp_255' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:247]   --->   Operation 62 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 63 [1/2] (2.77ns)   --->   "%tmp_V_419 = load i8* %inputBuf_0_V_addr_1, align 1" [S3/conv1d.h:252]   --->   Operation 63 'load' 'tmp_V_419' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 64 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %tmp_V_419)" [S3/conv1d.h:252]   --->   Operation 64 'write' <Predicate = (!exitcond_flatten)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 65 [1/1] (3.40ns)   --->   "%tmp_V_420 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S3/conv1d.h:257]   --->   Operation 65 'read' 'tmp_V_420' <Predicate = (or_cond_mid2)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 66 [1/1] (2.77ns)   --->   "store i8 %tmp_V_420, i8* %inputBuf_0_V_addr_1, align 1" [S3/conv1d.h:257]   --->   Operation 66 'store' <Predicate = (or_cond_mid2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:258]   --->   Operation 67 'br' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2279, i32 %tmp_255)" [S3/conv1d.h:259]   --->   Operation 68 'specregionend' 'empty_190' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader86" [S3/conv1d.h:245]   --->   Operation 69 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [S3/conv1d.h:263]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (specinterface    ) [ 00000000]
StgValue_9           (specinterface    ) [ 00000000]
inputBuf_0_V         (alloca           ) [ 00111110]
StgValue_11          (br               ) [ 01110000]
ptr_simd             (phi              ) [ 00110000]
tmp                  (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
ptr_simd_1           (add              ) [ 01110000]
StgValue_16          (br               ) [ 00000000]
tmp_250              (specregionbegin  ) [ 00000000]
StgValue_18          (specpipeline     ) [ 00000000]
tmp_s                (zext             ) [ 00000000]
tmp_V                (read             ) [ 00000000]
inputBuf_0_V_addr    (getelementptr    ) [ 00000000]
StgValue_22          (store            ) [ 00000000]
empty_189            (specregionend    ) [ 00000000]
StgValue_24          (br               ) [ 01110000]
StgValue_25          (br               ) [ 00001110]
indvar_flatten5      (phi              ) [ 00000100]
op1_assign           (phi              ) [ 00000100]
indvar_flatten       (phi              ) [ 00000100]
nm                   (phi              ) [ 00000100]
ptr_simd4            (phi              ) [ 00000100]
tmp_251              (icmp             ) [ 00000000]
tmp_252              (icmp             ) [ 00000000]
or_cond              (and              ) [ 00000000]
exitcond_flatten     (icmp             ) [ 00000110]
indvar_flatten_next1 (add              ) [ 00001110]
StgValue_36          (br               ) [ 00000000]
ofm_iter             (add              ) [ 00000000]
exitcond_flatten5    (icmp             ) [ 00000000]
nm_mid               (select           ) [ 00000000]
tmp_274_mid1         (icmp             ) [ 00000000]
tmp_274_mid2         (select           ) [ 00000000]
not_exitcond_flatten (xor              ) [ 00000000]
or_cond_mid          (and              ) [ 00000000]
tmp_889              (icmp             ) [ 00000000]
tmp_277_mid          (and              ) [ 00000000]
op1_assign_mid2      (select           ) [ 00001110]
nm_3                 (add              ) [ 00000000]
tmp_869              (or               ) [ 00000000]
ptr_simd4_mid2       (select           ) [ 00000000]
tmp_276_mid1         (icmp             ) [ 00000000]
or_cond_mid1         (and              ) [ 00000000]
or_cond_mid2         (select           ) [ 00000110]
nm_mid2              (select           ) [ 00001110]
tmp_254              (zext             ) [ 00000000]
inputBuf_0_V_addr_1  (getelementptr    ) [ 00000110]
StgValue_57          (br               ) [ 00000000]
ptr_simd_2           (add              ) [ 00001110]
indvar_flatten_op    (add              ) [ 00000000]
indvar_flatten_next  (select           ) [ 00001110]
tmp_255              (specregionbegin  ) [ 00000000]
StgValue_62          (specpipeline     ) [ 00000000]
tmp_V_419            (load             ) [ 00000000]
StgValue_64          (write            ) [ 00000000]
tmp_V_420            (read             ) [ 00000000]
StgValue_66          (store            ) [ 00000000]
StgValue_67          (br               ) [ 00000000]
empty_190            (specregionend    ) [ 00000000]
StgValue_69          (br               ) [ 00001110]
StgValue_70          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str693"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str694"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str695"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str696"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str697"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str698"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str686"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str687"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str688"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str689"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str690"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str691"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2278"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2279"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="inputBuf_0_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_0_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 tmp_V_420/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_64_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_64/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="inputBuf_0_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="9" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_V_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="1"/>
<pin id="128" dir="0" index="4" bw="8" slack="0"/>
<pin id="129" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
<pin id="131" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_22/3 tmp_V_419/5 StgValue_66/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inputBuf_0_V_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="9" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_V_addr_1/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="ptr_simd_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="1"/>
<pin id="135" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_simd (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="ptr_simd_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptr_simd/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten5_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="21" slack="1"/>
<pin id="147" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten5_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="21" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/5 "/>
</bind>
</comp>

<comp id="156" class="1005" name="op1_assign_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="1"/>
<pin id="158" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="op1_assign (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="op1_assign_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op1_assign/5 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="1"/>
<pin id="169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="nm_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="1"/>
<pin id="180" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="nm_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="ptr_simd4_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="1"/>
<pin id="191" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_simd4 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="ptr_simd4_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptr_simd4/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="ptr_simd_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ptr_simd_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_s_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_251_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_251/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_252_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_252/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="or_cond_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="exitcond_flatten_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="21" slack="0"/>
<pin id="237" dir="0" index="1" bw="21" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten_next1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="21" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="ofm_iter_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_iter/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="exitcond_flatten5_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="nm_mid_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_274_mid1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_274_mid1/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_274_mid2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_274_mid2/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="not_exitcond_flatten_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="or_cond_mid_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_mid/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_889_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="0" index="1" bw="9" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_889/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_277_mid_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_277_mid/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="op1_assign_mid2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="7" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="op1_assign_mid2/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="nm_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_3/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_869_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_869/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="ptr_simd4_mid2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="9" slack="0"/>
<pin id="328" dir="0" index="2" bw="9" slack="0"/>
<pin id="329" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_simd4_mid2/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_276_mid1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="0" index="1" bw="7" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_276_mid1/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="or_cond_mid1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_mid1/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_cond_mid2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_cond_mid2/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="nm_mid2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_254_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_254/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="ptr_simd_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ptr_simd_2/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="indvar_flatten_op_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="indvar_flatten_next_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="0" index="2" bw="16" slack="0"/>
<pin id="382" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="390" class="1005" name="ptr_simd_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="0"/>
<pin id="392" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ptr_simd_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="exitcond_flatten_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="399" class="1005" name="indvar_flatten_next1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="21" slack="0"/>
<pin id="401" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="op1_assign_mid2_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="op1_assign_mid2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="or_cond_mid2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_mid2 "/>
</bind>
</comp>

<comp id="413" class="1005" name="nm_mid2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="inputBuf_0_V_addr_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_V_addr_1 "/>
</bind>
</comp>

<comp id="424" class="1005" name="ptr_simd_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ptr_simd_2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="indvar_flatten_next_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="60" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="88" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="94" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="62" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="113" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="132"><net_src comp="94" pin="2"/><net_sink comp="113" pin=4"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="66" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="137" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="137" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="133" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="221"><net_src comp="160" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="72" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="182" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="72" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="217" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="149" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="149" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="160" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="78" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="171" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="80" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="68" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="182" pin="4"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="247" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="253" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="217" pin="2"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="253" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="82" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="229" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="193" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="281" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="253" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="247" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="160" pin="4"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="259" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="78" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="299" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="253" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="193" pin="4"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="313" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="72" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="273" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="299" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="287" pin="2"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="299" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="313" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="259" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="325" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="370"><net_src comp="325" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="171" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="84" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="253" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="84" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="372" pin="2"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="200" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="206" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="398"><net_src comp="235" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="241" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="407"><net_src comp="305" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="412"><net_src comp="345" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="353" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="421"><net_src comp="120" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="427"><net_src comp="366" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="432"><net_src comp="378" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DBuffer_new420 : in_V_V | {3 6 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ptr_simd_1 : 1
		StgValue_16 : 2
	State 3
		inputBuf_0_V_addr : 1
		StgValue_22 : 2
		empty_189 : 1
	State 4
	State 5
		tmp_251 : 1
		tmp_252 : 1
		or_cond : 2
		exitcond_flatten : 1
		indvar_flatten_next1 : 1
		StgValue_36 : 2
		ofm_iter : 1
		exitcond_flatten5 : 1
		nm_mid : 2
		tmp_274_mid1 : 2
		tmp_274_mid2 : 3
		not_exitcond_flatten : 2
		or_cond_mid : 2
		tmp_889 : 1
		tmp_277_mid : 2
		op1_assign_mid2 : 2
		nm_3 : 3
		tmp_869 : 2
		ptr_simd4_mid2 : 2
		tmp_276_mid1 : 4
		or_cond_mid1 : 5
		or_cond_mid2 : 5
		nm_mid2 : 2
		tmp_254 : 3
		inputBuf_0_V_addr_1 : 4
		tmp_V_419 : 5
		StgValue_57 : 6
		ptr_simd_2 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 6
		StgValue_64 : 1
		empty_190 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      ptr_simd_1_fu_206      |    0    |    16   |
|          | indvar_flatten_next1_fu_241 |    0    |    28   |
|    add   |       ofm_iter_fu_247       |    0    |    15   |
|          |         nm_3_fu_313         |    0    |    15   |
|          |      ptr_simd_2_fu_366      |    0    |    16   |
|          |   indvar_flatten_op_fu_372  |    0    |    23   |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_200         |    0    |    13   |
|          |        tmp_251_fu_217       |    0    |    11   |
|          |        tmp_252_fu_223       |    0    |    11   |
|   icmp   |   exitcond_flatten_fu_235   |    0    |    18   |
|          |   exitcond_flatten5_fu_253  |    0    |    13   |
|          |     tmp_274_mid1_fu_267     |    0    |    11   |
|          |        tmp_889_fu_293       |    0    |    13   |
|          |     tmp_276_mid1_fu_333     |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |        nm_mid_fu_259        |    0    |    7    |
|          |     tmp_274_mid2_fu_273     |    0    |    2    |
|          |    op1_assign_mid2_fu_305   |    0    |    7    |
|  select  |    ptr_simd4_mid2_fu_325    |    0    |    9    |
|          |     or_cond_mid2_fu_345     |    0    |    2    |
|          |        nm_mid2_fu_353       |    0    |    7    |
|          |  indvar_flatten_next_fu_378 |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |        or_cond_fu_229       |    0    |    2    |
|    and   |      or_cond_mid_fu_287     |    0    |    2    |
|          |      tmp_277_mid_fu_299     |    0    |    2    |
|          |     or_cond_mid1_fu_339     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   | not_exitcond_flatten_fu_281 |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |        tmp_869_fu_319       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |        grp_read_fu_94       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_64_write_fu_100  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |         tmp_s_fu_212        |    0    |    0    |
|          |        tmp_254_fu_361       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   276   |
|----------|-----------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|inputBuf_0_V|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten_reg_395  |    1   |
|   indvar_flatten5_reg_145  |   21   |
|indvar_flatten_next1_reg_399|   21   |
| indvar_flatten_next_reg_429|   16   |
|   indvar_flatten_reg_167   |   16   |
| inputBuf_0_V_addr_1_reg_418|    8   |
|       nm_mid2_reg_413      |    7   |
|         nm_reg_178         |    7   |
|   op1_assign_mid2_reg_404  |    7   |
|     op1_assign_reg_156     |    7   |
|    or_cond_mid2_reg_409    |    1   |
|      ptr_simd4_reg_189     |    9   |
|     ptr_simd_1_reg_390     |    9   |
|     ptr_simd_2_reg_424     |    9   |
|      ptr_simd_reg_133      |    9   |
|         tmp_reg_386        |    1   |
+----------------------------+--------+
|            Total           |   149  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   3  |   8  |   24   ||    15   |
|  ptr_simd_reg_133 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   || 2.70325 ||    24   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   276  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   24   |
|  Register |    -   |    -   |   149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   149  |   300  |
+-----------+--------+--------+--------+--------+
