#include "ps2_runtime_macros.h"
#include "ps2_runtime.h"
#include "ps2_recompiled_functions.h"
#include "ps2_recompiled_stubs.h"

#include "ps2_syscalls.h"
#include "ps2_stubs.h"

// Function: sub_00129240
// Address: 0x129240 - 0x1292e0
void sub_00129240_0x129240(uint8_t* rdram, R5900Context* ctx, PS2Runtime *runtime) {
    // REO HLE: Return 0 for now — the render context struct layout needs
    // proper initialization that we haven't figured out yet.
    // The test GIF sprite proves the GS pipeline works.
    // TODO: Capture render context struct layout from PCSX2 to enable
    // the game's own rendering.
    {
        static int logC = 0;
        if (logC < 3) {
            printf("[129240] Render target alloc → 0 (HLE stub, type=%d)\n", GPR_S32(ctx, 4));
            fflush(stdout);
            logC++;
        }
        setReturnU32(ctx, 0);
        ctx->pc = getRegU32(ctx, 31);
        return;
    }

    ctx->pc = 0x129240u;

    // 0x129240: 0x27bdffe0
    ctx->pc = 0x129240u;
    SET_GPR_S32(ctx, 29, ADD32(GPR_U32(ctx, 29), 4294967264));
    // 0x129244: 0x2408ffff
    ctx->pc = 0x129244u;
    SET_GPR_S32(ctx, 8, ADD32(GPR_U32(ctx, 0), 4294967295));
    // 0x129248: 0xffb10008
    ctx->pc = 0x129248u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 8), GPR_U64(ctx, 17));
    // 0x12924c: 0xa0882d
    ctx->pc = 0x12924cu;
    SET_GPR_U64(ctx, 17, (uint64_t)GPR_U64(ctx, 5) + (uint64_t)GPR_U64(ctx, 0));
    // 0x129250: 0xffb20010
    ctx->pc = 0x129250u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 16), GPR_U64(ctx, 18));
    // 0x129254: 0x80902d
    ctx->pc = 0x129254u;
    SET_GPR_U64(ctx, 18, (uint64_t)GPR_U64(ctx, 4) + (uint64_t)GPR_U64(ctx, 0));
    // 0x129258: 0x282d
    ctx->pc = 0x129258u;
    SET_GPR_U64(ctx, 5, (uint64_t)GPR_U64(ctx, 0) + (uint64_t)GPR_U64(ctx, 0));
    // 0x12925c: 0x240302d
    ctx->pc = 0x12925cu;
    SET_GPR_U64(ctx, 6, (uint64_t)GPR_U64(ctx, 18) + (uint64_t)GPR_U64(ctx, 0));
    // 0x129260: 0x24040002
    ctx->pc = 0x129260u;
    SET_GPR_S32(ctx, 4, ADD32(GPR_U32(ctx, 0), 2));
    // 0x129264: 0xffb00000
    ctx->pc = 0x129264u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 0), GPR_U64(ctx, 16));
    // 0x129268: 0xffbf0018
    ctx->pc = 0x129268u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 24), GPR_U64(ctx, 31));
    // 0x12926c: 0xc04a13e
    ctx->pc = 0x12926Cu;
    SET_GPR_U32(ctx, 31, 0x129274u);
    ctx->pc = 0x129270u;
    SET_GPR_U64(ctx, 7, (uint64_t)GPR_U64(ctx, 17) + (uint64_t)GPR_U64(ctx, 0));
    ctx->pc = 0x1284F8u;
    {
        const uint32_t __entryPc = ctx->pc;
        sub_001284F8_0x1284f8(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x129274u; }
    }
    if (ctx->pc != 0x129274u) { return; }
    ctx->pc = 0x129274u;
    // 0x129274: 0xc04a3e0
    ctx->pc = 0x129274u;
    SET_GPR_U32(ctx, 31, 0x12927Cu);
    ctx->pc = 0x128F80u;
    {
        const uint32_t __entryPc = ctx->pc;
        sub_00128F80_0x128f80(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x12927Cu; }
    }
    if (ctx->pc != 0x12927Cu) { return; }
    ctx->pc = 0x12927Cu;
    // 0x12927c: 0x240282d
    ctx->pc = 0x12927cu;
    SET_GPR_U64(ctx, 5, (uint64_t)GPR_U64(ctx, 18) + (uint64_t)GPR_U64(ctx, 0));
    // 0x129280: 0x40802d
    ctx->pc = 0x129280u;
    SET_GPR_U64(ctx, 16, (uint64_t)GPR_U64(ctx, 2) + (uint64_t)GPR_U64(ctx, 0));
    // 0x129284: 0x220302d
    ctx->pc = 0x129284u;
    SET_GPR_U64(ctx, 6, (uint64_t)GPR_U64(ctx, 17) + (uint64_t)GPR_U64(ctx, 0));
    // 0x129288: 0x12000008
    ctx->pc = 0x129288u;
    {
        const bool branch_taken_0x129288 = (GPR_U32(ctx, 16) == GPR_U32(ctx, 0));
        ctx->pc = 0x12928Cu;
        SET_GPR_U64(ctx, 4, (uint64_t)GPR_U64(ctx, 16) + (uint64_t)GPR_U64(ctx, 0));
        if (branch_taken_0x129288) {
            ctx->pc = 0x1292ACu;
            goto label_1292ac;
        }
    }
    ctx->pc = 0x129290u;
    // 0x129290: 0xc04a45a
    ctx->pc = 0x129290u;
    SET_GPR_U32(ctx, 31, 0x129298u);
    ctx->pc = 0x129168u;
    {
        const uint32_t __entryPc = ctx->pc;
        sub_00129168_0x129168(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x129298u; }
    }
    if (ctx->pc != 0x129298u) { return; }
    ctx->pc = 0x129298u;
    // 0x129298: 0x4410005
    ctx->pc = 0x129298u;
    {
        const bool branch_taken_0x129298 = (GPR_S32(ctx, 2) >= 0);
        ctx->pc = 0x12929Cu;
        SET_GPR_U64(ctx, 6, (uint64_t)GPR_U64(ctx, 18) + (uint64_t)GPR_U64(ctx, 0));
        if (branch_taken_0x129298) {
            ctx->pc = 0x1292B0u;
            goto label_1292b0;
        }
    }
    ctx->pc = 0x1292A0u;
    // 0x1292a0: 0x200202d
    ctx->pc = 0x1292a0u;
    SET_GPR_U64(ctx, 4, (uint64_t)GPR_U64(ctx, 16) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1292a4: 0xc04a4d4
    ctx->pc = 0x1292A4u;
    SET_GPR_U32(ctx, 31, 0x1292ACu);
    ctx->pc = 0x1292A8u;
    SET_GPR_U64(ctx, 16, (uint64_t)GPR_U64(ctx, 0) + (uint64_t)GPR_U64(ctx, 0));
    ctx->pc = 0x129350u;
    {
        const uint32_t __entryPc = ctx->pc;
        sub_00129350_0x129350(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x1292ACu; }
    }
    if (ctx->pc != 0x1292ACu) { return; }
    ctx->pc = 0x1292ACu;
label_1292ac:
    // 0x1292ac: 0x240302d
    ctx->pc = 0x1292acu;
    SET_GPR_U64(ctx, 6, (uint64_t)GPR_U64(ctx, 18) + (uint64_t)GPR_U64(ctx, 0));
label_1292b0:
    // 0x1292b0: 0x220382d
    ctx->pc = 0x1292b0u;
    SET_GPR_U64(ctx, 7, (uint64_t)GPR_U64(ctx, 17) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1292b4: 0x24040002
    ctx->pc = 0x1292b4u;
    SET_GPR_S32(ctx, 4, ADD32(GPR_U32(ctx, 0), 2));
    // 0x1292b8: 0x24050001
    ctx->pc = 0x1292b8u;
    SET_GPR_S32(ctx, 5, ADD32(GPR_U32(ctx, 0), 1));
    // 0x1292bc: 0xc04a13e
    ctx->pc = 0x1292BCu;
    SET_GPR_U32(ctx, 31, 0x1292C4u);
    ctx->pc = 0x1292C0u;
    SET_GPR_S32(ctx, 8, ADD32(GPR_U32(ctx, 0), 4294967295));
    ctx->pc = 0x1284F8u;
    {
        const uint32_t __entryPc = ctx->pc;
        sub_001284F8_0x1284f8(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x1292C4u; }
    }
    if (ctx->pc != 0x1292C4u) { return; }
    ctx->pc = 0x1292C4u;
    // 0x1292c4: 0x200102d
    ctx->pc = 0x1292c4u;
    SET_GPR_U64(ctx, 2, (uint64_t)GPR_U64(ctx, 16) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1292c8: 0xdfb10008
    ctx->pc = 0x1292c8u;
    SET_GPR_U64(ctx, 17, READ64(ADD32(GPR_U32(ctx, 29), 8)));
    // 0x1292cc: 0xdfb00000
    ctx->pc = 0x1292ccu;
    SET_GPR_U64(ctx, 16, READ64(ADD32(GPR_U32(ctx, 29), 0)));
    // 0x1292d0: 0xdfb20010
    ctx->pc = 0x1292d0u;
    SET_GPR_U64(ctx, 18, READ64(ADD32(GPR_U32(ctx, 29), 16)));
    // 0x1292d4: 0xdfbf0018
    ctx->pc = 0x1292d4u;
    SET_GPR_U64(ctx, 31, READ64(ADD32(GPR_U32(ctx, 29), 24)));
    // 0x1292d8: 0x3e00008
    ctx->pc = 0x1292D8u;
    {
        uint32_t jumpTarget = GPR_U32(ctx, 31);
        ctx->pc = 0x1292DCu;
        SET_GPR_S32(ctx, 29, ADD32(GPR_U32(ctx, 29), 32));
        ctx->pc = jumpTarget;
        switch (jumpTarget) {
            case 0x1292ACu: goto label_1292ac;
            case 0x1292B0u: goto label_1292b0;
            default: break;
        }
        return;
    }
    ctx->pc = 0x1292E0u;
}
