/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  reg [4:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [30:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = in_data[120] ? celloutsig_1_0z[2] : celloutsig_1_3z;
  assign celloutsig_0_5z = ~(in_data[55] & in_data[4]);
  assign celloutsig_0_38z = ~celloutsig_0_12z;
  assign celloutsig_1_11z = ~celloutsig_1_5z;
  assign celloutsig_0_9z = ~celloutsig_0_4z;
  assign celloutsig_1_14z = celloutsig_1_2z | celloutsig_1_1z[3];
  assign celloutsig_0_11z = celloutsig_0_10z[4] | in_data[48];
  assign celloutsig_0_13z = celloutsig_0_10z[13] | celloutsig_0_9z;
  assign celloutsig_0_18z = in_data[32] ^ celloutsig_0_17z;
  assign celloutsig_1_17z = ~(celloutsig_1_5z ^ celloutsig_1_12z);
  assign celloutsig_0_7z = ~(in_data[67] ^ celloutsig_0_0z);
  assign celloutsig_1_19z = { celloutsig_1_15z[17:15], celloutsig_1_5z } & celloutsig_1_0z[3:0];
  assign celloutsig_0_15z = { in_data[73:57], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_13z } & in_data[65:46];
  assign celloutsig_1_10z = { celloutsig_1_7z[5:4], celloutsig_1_2z, celloutsig_1_6z } >= { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z[4:0], celloutsig_1_2z } > { celloutsig_1_1z[6:3], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[170:165], celloutsig_1_6z, celloutsig_1_1z } > { in_data[138:124], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_9z = in_data[182:176] > { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[111:109], celloutsig_1_3z } <= { in_data[168:167], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_0z[4], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_11z } <= celloutsig_1_0z[3:0];
  assign celloutsig_0_1z = in_data[81:79] <= in_data[34:32];
  assign celloutsig_1_3z = ! in_data[101:99];
  assign celloutsig_0_3z = { in_data[60:52], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } || { in_data[32:22], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z[4], celloutsig_1_1z } || in_data[129:119];
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_3z } || { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_16z };
  assign celloutsig_0_0z = in_data[78] & ~(in_data[70]);
  assign celloutsig_1_0z = in_data[180] ? in_data[108:104] : in_data[122:118];
  assign celloutsig_0_21z = { celloutsig_0_10z[13:7], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_11z } | { celloutsig_0_15z[8:4], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_1_16z = & { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_12z = | { in_data[188:185], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_6z = | { celloutsig_0_2z, celloutsig_0_1z, in_data[80:71] };
  assign celloutsig_0_17z = ~^ celloutsig_0_10z[6:3];
  assign celloutsig_1_15z = { in_data[185:172], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_13z } >> { in_data[119:104], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_39z = { celloutsig_0_21z[9:3], celloutsig_0_17z } >>> { in_data[36:34], celloutsig_0_22z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[165:161], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } >>> { celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z } >>> { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_3z) | celloutsig_0_1z);
  assign celloutsig_0_12z = ~((celloutsig_0_11z & celloutsig_0_0z) | celloutsig_0_3z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z) | in_data[89]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_10z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_8z[6:5], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_22z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_22z = celloutsig_0_15z[4:0];
  assign { out_data[128], out_data[99:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
