

================================================================
== Vitis HLS Report for 'adpcm_main_Pipeline_adpcm_main_label12'
================================================================
* Date:           Wed Jun 19 19:06:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.794 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100004|   100004|  0.500 ms|  0.500 ms|  100004|  100004|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_encode_fu_138  |encode  |       26|       26|  0.130 us|  0.130 us|   25|   25|      yes|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- adpcm_main_label12  |   100002|   100002|        28|         25|          1|  4000|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      55|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|    84|     7194|    8679|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     321|    -|
|Register             |        -|     -|       68|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    84|     7262|    9055|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     2|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+----+------+------+-----+
    |      Instance     | Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+--------+---------+----+------+------+-----+
    |grp_encode_fu_138  |encode  |        0|  84|  7194|  8679|    0|
    +-------------------+--------+---------+----+------+------+-----+
    |Total              |        |        0|  84|  7194|  8679|    0|
    +-------------------+--------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln778_fu_239_p2   |         +|   0|  0|  20|          13|           2|
    |icmp_ln778_fu_208_p2  |      icmp|   0|  0|  20|          13|           9|
    |or_ln780_fu_219_p2    |        or|   0|  0|  13|          13|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  55|          40|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ah1_o                        |    9|          2|   16|         32|
    |ah2_o                        |    9|          2|   15|         30|
    |al1_o                        |    9|          2|   16|         32|
    |al2_o                        |    9|          2|   15|         30|
    |ap_NS_fsm                    |  123|         26|    1|         26|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i           |    9|          2|   13|         26|
    |deth_o                       |    9|          2|   15|         30|
    |detl_o                       |    9|          2|   15|         30|
    |i_4_fu_96                    |    9|          2|   13|         26|
    |nbh_o                        |    9|          2|   15|         30|
    |nbl_o                        |    9|          2|   15|         30|
    |ph1_o                        |    9|          2|   32|         64|
    |ph2_o                        |    9|          2|   32|         64|
    |plt1_o                       |    9|          2|   32|         64|
    |plt2_o                       |    9|          2|   32|         64|
    |rh1_o                        |    9|          2|   31|         62|
    |rh2_o                        |    9|          2|   31|         62|
    |rlt1_o                       |    9|          2|   31|         62|
    |rlt2_o                       |    9|          2|   31|         62|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  321|         70|  405|        834|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  25|   0|   25|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |grp_encode_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |i_4_fu_96                       |  13|   0|   13|          0|
    |i_reg_265                       |  13|   0|   13|          0|
    |icmp_ln778_reg_271              |   1|   0|    1|          0|
    |tmp_s_reg_290                   |  12|   0|   12|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  68|   0|   68|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label12|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label12|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label12|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label12|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label12|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label12|  return value|
|input_samples_address0  |  out|   13|   ap_memory|                           input_samples|         array|
|input_samples_ce0       |  out|    1|   ap_memory|                           input_samples|         array|
|input_samples_q0        |   in|   32|   ap_memory|                           input_samples|         array|
|input_samples_address1  |  out|   13|   ap_memory|                           input_samples|         array|
|input_samples_ce1       |  out|    1|   ap_memory|                           input_samples|         array|
|input_samples_q1        |   in|   32|   ap_memory|                           input_samples|         array|
|compressed_address0     |  out|   12|   ap_memory|                              compressed|         array|
|compressed_ce0          |  out|    1|   ap_memory|                              compressed|         array|
|compressed_we0          |  out|    1|   ap_memory|                              compressed|         array|
|compressed_d0           |  out|   32|   ap_memory|                              compressed|         array|
|rlt1_i                  |   in|   31|     ap_ovld|                                    rlt1|       pointer|
|rlt1_o                  |  out|   31|     ap_ovld|                                    rlt1|       pointer|
|rlt1_o_ap_vld           |  out|    1|     ap_ovld|                                    rlt1|       pointer|
|al1_i                   |   in|   16|     ap_ovld|                                     al1|       pointer|
|al1_o                   |  out|   16|     ap_ovld|                                     al1|       pointer|
|al1_o_ap_vld            |  out|    1|     ap_ovld|                                     al1|       pointer|
|rlt2_i                  |   in|   31|     ap_ovld|                                    rlt2|       pointer|
|rlt2_o                  |  out|   31|     ap_ovld|                                    rlt2|       pointer|
|rlt2_o_ap_vld           |  out|    1|     ap_ovld|                                    rlt2|       pointer|
|al2_i                   |   in|   15|     ap_ovld|                                     al2|       pointer|
|al2_o                   |  out|   15|     ap_ovld|                                     al2|       pointer|
|al2_o_ap_vld            |  out|    1|     ap_ovld|                                     al2|       pointer|
|detl_i                  |   in|   15|     ap_ovld|                                    detl|       pointer|
|detl_o                  |  out|   15|     ap_ovld|                                    detl|       pointer|
|detl_o_ap_vld           |  out|    1|     ap_ovld|                                    detl|       pointer|
|il                      |  out|    6|      ap_vld|                                      il|       pointer|
|il_ap_vld               |  out|    1|      ap_vld|                                      il|       pointer|
|nbl_i                   |   in|   15|     ap_ovld|                                     nbl|       pointer|
|nbl_o                   |  out|   15|     ap_ovld|                                     nbl|       pointer|
|nbl_o_ap_vld            |  out|    1|     ap_ovld|                                     nbl|       pointer|
|plt1_i                  |   in|   32|     ap_ovld|                                    plt1|       pointer|
|plt1_o                  |  out|   32|     ap_ovld|                                    plt1|       pointer|
|plt1_o_ap_vld           |  out|    1|     ap_ovld|                                    plt1|       pointer|
|plt2_i                  |   in|   32|     ap_ovld|                                    plt2|       pointer|
|plt2_o                  |  out|   32|     ap_ovld|                                    plt2|       pointer|
|plt2_o_ap_vld           |  out|    1|     ap_ovld|                                    plt2|       pointer|
|rh1_i                   |   in|   31|     ap_ovld|                                     rh1|       pointer|
|rh1_o                   |  out|   31|     ap_ovld|                                     rh1|       pointer|
|rh1_o_ap_vld            |  out|    1|     ap_ovld|                                     rh1|       pointer|
|ah1_i                   |   in|   16|     ap_ovld|                                     ah1|       pointer|
|ah1_o                   |  out|   16|     ap_ovld|                                     ah1|       pointer|
|ah1_o_ap_vld            |  out|    1|     ap_ovld|                                     ah1|       pointer|
|rh2_i                   |   in|   31|     ap_ovld|                                     rh2|       pointer|
|rh2_o                   |  out|   31|     ap_ovld|                                     rh2|       pointer|
|rh2_o_ap_vld            |  out|    1|     ap_ovld|                                     rh2|       pointer|
|ah2_i                   |   in|   15|     ap_ovld|                                     ah2|       pointer|
|ah2_o                   |  out|   15|     ap_ovld|                                     ah2|       pointer|
|ah2_o_ap_vld            |  out|    1|     ap_ovld|                                     ah2|       pointer|
|deth_i                  |   in|   15|     ap_ovld|                                    deth|       pointer|
|deth_o                  |  out|   15|     ap_ovld|                                    deth|       pointer|
|deth_o_ap_vld           |  out|    1|     ap_ovld|                                    deth|       pointer|
|nbh_i                   |   in|   15|     ap_ovld|                                     nbh|       pointer|
|nbh_o                   |  out|   15|     ap_ovld|                                     nbh|       pointer|
|nbh_o_ap_vld            |  out|    1|     ap_ovld|                                     nbh|       pointer|
|ph1_i                   |   in|   32|     ap_ovld|                                     ph1|       pointer|
|ph1_o                   |  out|   32|     ap_ovld|                                     ph1|       pointer|
|ph1_o_ap_vld            |  out|    1|     ap_ovld|                                     ph1|       pointer|
|ph2_i                   |   in|   32|     ap_ovld|                                     ph2|       pointer|
|ph2_o                   |  out|   32|     ap_ovld|                                     ph2|       pointer|
|ph2_o_ap_vld            |  out|    1|     ap_ovld|                                     ph2|       pointer|
|tqmf_address0           |  out|    5|   ap_memory|                                    tqmf|         array|
|tqmf_ce0                |  out|    1|   ap_memory|                                    tqmf|         array|
|tqmf_we0                |  out|    1|   ap_memory|                                    tqmf|         array|
|tqmf_d0                 |  out|   32|   ap_memory|                                    tqmf|         array|
|tqmf_q0                 |   in|   32|   ap_memory|                                    tqmf|         array|
|tqmf_address1           |  out|    5|   ap_memory|                                    tqmf|         array|
|tqmf_ce1                |  out|    1|   ap_memory|                                    tqmf|         array|
|tqmf_we1                |  out|    1|   ap_memory|                                    tqmf|         array|
|tqmf_d1                 |  out|   32|   ap_memory|                                    tqmf|         array|
|tqmf_q1                 |   in|   32|   ap_memory|                                    tqmf|         array|
|delay_bpl_address0      |  out|    3|   ap_memory|                               delay_bpl|         array|
|delay_bpl_ce0           |  out|    1|   ap_memory|                               delay_bpl|         array|
|delay_bpl_we0           |  out|    1|   ap_memory|                               delay_bpl|         array|
|delay_bpl_d0            |  out|   32|   ap_memory|                               delay_bpl|         array|
|delay_bpl_q0            |   in|   32|   ap_memory|                               delay_bpl|         array|
|delay_bpl_address1      |  out|    3|   ap_memory|                               delay_bpl|         array|
|delay_bpl_ce1           |  out|    1|   ap_memory|                               delay_bpl|         array|
|delay_bpl_we1           |  out|    1|   ap_memory|                               delay_bpl|         array|
|delay_bpl_d1            |  out|   32|   ap_memory|                               delay_bpl|         array|
|delay_bpl_q1            |   in|   32|   ap_memory|                               delay_bpl|         array|
|delay_dltx_address0     |  out|    3|   ap_memory|                              delay_dltx|         array|
|delay_dltx_ce0          |  out|    1|   ap_memory|                              delay_dltx|         array|
|delay_dltx_we0          |  out|    1|   ap_memory|                              delay_dltx|         array|
|delay_dltx_d0           |  out|   16|   ap_memory|                              delay_dltx|         array|
|delay_dltx_q0           |   in|   16|   ap_memory|                              delay_dltx|         array|
|delay_dltx_address1     |  out|    3|   ap_memory|                              delay_dltx|         array|
|delay_dltx_ce1          |  out|    1|   ap_memory|                              delay_dltx|         array|
|delay_dltx_we1          |  out|    1|   ap_memory|                              delay_dltx|         array|
|delay_dltx_d1           |  out|   16|   ap_memory|                              delay_dltx|         array|
|delay_dltx_q1           |   in|   16|   ap_memory|                              delay_dltx|         array|
|delay_bph_address0      |  out|    3|   ap_memory|                               delay_bph|         array|
|delay_bph_ce0           |  out|    1|   ap_memory|                               delay_bph|         array|
|delay_bph_we0           |  out|    1|   ap_memory|                               delay_bph|         array|
|delay_bph_d0            |  out|   32|   ap_memory|                               delay_bph|         array|
|delay_bph_q0            |   in|   32|   ap_memory|                               delay_bph|         array|
|delay_bph_address1      |  out|    3|   ap_memory|                               delay_bph|         array|
|delay_bph_ce1           |  out|    1|   ap_memory|                               delay_bph|         array|
|delay_bph_we1           |  out|    1|   ap_memory|                               delay_bph|         array|
|delay_bph_d1            |  out|   32|   ap_memory|                               delay_bph|         array|
|delay_bph_q1            |   in|   32|   ap_memory|                               delay_bph|         array|
|delay_dhx_address0      |  out|    3|   ap_memory|                               delay_dhx|         array|
|delay_dhx_ce0           |  out|    1|   ap_memory|                               delay_dhx|         array|
|delay_dhx_we0           |  out|    1|   ap_memory|                               delay_dhx|         array|
|delay_dhx_d0            |  out|   14|   ap_memory|                               delay_dhx|         array|
|delay_dhx_q0            |   in|   14|   ap_memory|                               delay_dhx|         array|
|delay_dhx_address1      |  out|    3|   ap_memory|                               delay_dhx|         array|
|delay_dhx_ce1           |  out|    1|   ap_memory|                               delay_dhx|         array|
|delay_dhx_we1           |  out|    1|   ap_memory|                               delay_dhx|         array|
|delay_dhx_d1            |  out|   14|   ap_memory|                               delay_dhx|         array|
|delay_dhx_q1            |   in|   14|   ap_memory|                               delay_dhx|         array|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 25, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 31 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_samples, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln771 = store i13 0, i13 %i_4" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 34 'store' 'store_ln771' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = load i13 %i_4" [benchmarks/chstone/adpcm/src/adpcm.c:778]   --->   Operation 36 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.02ns)   --->   "%icmp_ln778 = icmp_ult  i13 %i, i13 8000" [benchmarks/chstone/adpcm/src/adpcm.c:778]   --->   Operation 37 'icmp' 'icmp_ln778' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln778 = br i1 %icmp_ln778, void %for.inc17.preheader.exitStub, void %for.inc.split" [benchmarks/chstone/adpcm/src/adpcm.c:778]   --->   Operation 38 'br' 'br_ln778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln778 = zext i13 %i" [benchmarks/chstone/adpcm/src/adpcm.c:778]   --->   Operation 39 'zext' 'zext_ln778' <Predicate = (icmp_ln778)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_samples_addr = getelementptr i32 %input_samples, i64 0, i64 %zext_ln778" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 40 'getelementptr' 'input_samples_addr' <Predicate = (icmp_ln778)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.29ns)   --->   "%input_samples_load = load i13 %input_samples_addr" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 41 'load' 'input_samples_load' <Predicate = (icmp_ln778)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8000> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln780 = or i13 %i, i13 1" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 42 'or' 'or_ln780' <Predicate = (icmp_ln778)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln780 = zext i13 %or_ln780" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 43 'zext' 'zext_ln780' <Predicate = (icmp_ln778)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_samples_addr_1 = getelementptr i32 %input_samples, i64 0, i64 %zext_ln780" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 44 'getelementptr' 'input_samples_addr_1' <Predicate = (icmp_ln778)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%input_samples_load_1 = load i13 %input_samples_addr_1" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 45 'load' 'input_samples_load_1' <Predicate = (icmp_ln778)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8000> <RAM>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 46 [1/2] (1.29ns)   --->   "%input_samples_load = load i13 %input_samples_addr" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 46 'load' 'input_samples_load' <Predicate = (icmp_ln778)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8000> <RAM>
ST_2 : Operation 47 [1/2] (1.29ns)   --->   "%input_samples_load_1 = load i13 %input_samples_addr_1" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 47 'load' 'input_samples_load_1' <Predicate = (icmp_ln778)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8000> <RAM>
ST_2 : Operation 48 [27/27] (0.73ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 48 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.79>
ST_3 : Operation 49 [26/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 49 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (!icmp_ln778)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.79>
ST_4 : Operation 50 [25/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 50 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.79>
ST_5 : Operation 51 [24/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 51 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.79>
ST_6 : Operation 52 [23/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 52 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.79>
ST_7 : Operation 53 [22/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 53 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.79>
ST_8 : Operation 54 [21/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 54 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.79>
ST_9 : Operation 55 [20/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 55 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.79>
ST_10 : Operation 56 [19/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 56 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.79>
ST_11 : Operation 57 [18/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 57 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.79>
ST_12 : Operation 58 [17/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 58 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.79>
ST_13 : Operation 59 [16/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 59 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.79>
ST_14 : Operation 60 [15/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 60 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.79>
ST_15 : Operation 61 [14/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 61 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.79>
ST_16 : Operation 62 [13/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 62 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.79>
ST_17 : Operation 63 [12/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 63 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.79>
ST_18 : Operation 64 [11/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 64 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.79>
ST_19 : Operation 65 [10/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 65 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.79>
ST_20 : Operation 66 [9/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 66 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.79>
ST_21 : Operation 67 [8/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 67 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.79>
ST_22 : Operation 68 [7/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 68 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.79>
ST_23 : Operation 69 [6/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 69 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.79>
ST_24 : Operation 70 [5/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 70 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.79>
ST_25 : Operation 71 [4/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 71 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %i, i32 1, i32 12" [benchmarks/chstone/adpcm/src/adpcm.c:778]   --->   Operation 72 'partselect' 'tmp_s' <Predicate = (icmp_ln778)> <Delay = 0.00>
ST_25 : Operation 73 [1/1] (1.02ns)   --->   "%add_ln778 = add i13 %i, i13 2" [benchmarks/chstone/adpcm/src/adpcm.c:778]   --->   Operation 73 'add' 'add_ln778' <Predicate = (icmp_ln778)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 74 [1/1] (0.46ns)   --->   "%store_ln771 = store i13 %add_ln778, i13 %i_4" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 74 'store' 'store_ln771' <Predicate = (icmp_ln778)> <Delay = 0.46>

State 26 <SV = 25> <Delay = 3.79>
ST_26 : Operation 75 [3/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 75 'call' 'tmp' <Predicate = (icmp_ln778)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 3.79>
ST_27 : Operation 76 [2/27] (3.79ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 76 'call' 'tmp' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln771 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 77 'specpipeline' 'specpipeline_ln771' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln771 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4000, i64 4000, i64 4000" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln771' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln778 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/chstone/adpcm/src/adpcm.c:778]   --->   Operation 79 'specloopname' 'specloopname_ln778' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 80 [1/27] (0.00ns)   --->   "%tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 80 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 81 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln780_1 = zext i12 %tmp_s" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 82 'zext' 'zext_ln780_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 83 [1/1] (0.00ns)   --->   "%compressed_addr = getelementptr i32 %compressed, i64 0, i64 %zext_ln780_1" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 83 'getelementptr' 'compressed_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 84 [1/1] (1.29ns)   --->   "%store_ln780 = store i32 %tmp_cast, i12 %compressed_addr" [benchmarks/chstone/adpcm/src/adpcm.c:780]   --->   Operation 84 'store' 'store_ln780' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>
ST_28 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln778 = br void %for.inc" [benchmarks/chstone/adpcm/src/adpcm.c:778]   --->   Operation 85 'br' 'br_ln778' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_samples]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ compressed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rlt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ al1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rlt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ al2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ detl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ quant26bt_pos]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_neg]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ il]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ qq4_code4_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ nbl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ wl_code_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ilb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ plt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rh1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ah1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rh2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ah2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ deth]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nbh]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ph1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ph2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tqmf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ delay_bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ delay_dltx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ delay_bph]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ delay_dhx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                     (alloca           ) [ 01111111111111111111111111000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000]
store_ln771             (store            ) [ 00000000000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000000000]
i                       (load             ) [ 00111111111111111111111111000]
icmp_ln778              (icmp             ) [ 01111111111111111111111111100]
br_ln778                (br               ) [ 00000000000000000000000000000]
zext_ln778              (zext             ) [ 00000000000000000000000000000]
input_samples_addr      (getelementptr    ) [ 00100000000000000000000000000]
or_ln780                (or               ) [ 00000000000000000000000000000]
zext_ln780              (zext             ) [ 00000000000000000000000000000]
input_samples_addr_1    (getelementptr    ) [ 00100000000000000000000000000]
input_samples_load      (load             ) [ 00000000000000000000000000000]
input_samples_load_1    (load             ) [ 00011111111100000000000000000]
tmp_s                   (partselect       ) [ 01110000000000000000000000111]
add_ln778               (add              ) [ 00000000000000000000000000000]
store_ln771             (store            ) [ 00000000000000000000000000000]
specpipeline_ln771      (specpipeline     ) [ 00000000000000000000000000000]
speclooptripcount_ln771 (speclooptripcount) [ 00000000000000000000000000000]
specloopname_ln778      (specloopname     ) [ 00000000000000000000000000000]
tmp                     (call             ) [ 00000000000000000000000000000]
tmp_cast                (zext             ) [ 00000000000000000000000000000]
zext_ln780_1            (zext             ) [ 00000000000000000000000000000]
compressed_addr         (getelementptr    ) [ 00000000000000000000000000000]
store_ln780             (store            ) [ 00000000000000000000000000000]
br_ln778                (br               ) [ 00000000000000000000000000000]
ret_ln0                 (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_samples">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_samples"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="compressed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressed"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rlt1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="al1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rlt2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="al2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="detl">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detl"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="quant26bt_pos">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_pos"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="quant26bt_neg">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_neg"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="il">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="il"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="qq4_code4_table">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq4_code4_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="nbl">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbl"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="wl_code_table">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wl_code_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ilb_table">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ilb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="plt1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="plt2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rh1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rh1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ah1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ah1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rh2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rh2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ah2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ah2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="deth">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deth"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="nbh">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbh"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="ph1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="ph2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tqmf">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tqmf"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="delay_bpl">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bpl"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="delay_dltx">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dltx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="delay_bph">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bph"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="delay_dhx">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dhx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encode"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_4_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_samples_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="13" slack="0"/>
<pin id="104" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_samples_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="13" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
<pin id="115" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_samples_load/1 input_samples_load_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="input_samples_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_samples_addr_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="compressed_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="12" slack="0"/>
<pin id="129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compressed_addr/28 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln780_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln780/28 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_encode_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="0" index="3" bw="31" slack="0"/>
<pin id="143" dir="0" index="4" bw="16" slack="0"/>
<pin id="144" dir="0" index="5" bw="31" slack="0"/>
<pin id="145" dir="0" index="6" bw="15" slack="0"/>
<pin id="146" dir="0" index="7" bw="15" slack="0"/>
<pin id="147" dir="0" index="8" bw="6" slack="0"/>
<pin id="148" dir="0" index="9" bw="6" slack="0"/>
<pin id="149" dir="0" index="10" bw="6" slack="0"/>
<pin id="150" dir="0" index="11" bw="16" slack="0"/>
<pin id="151" dir="0" index="12" bw="15" slack="0"/>
<pin id="152" dir="0" index="13" bw="13" slack="0"/>
<pin id="153" dir="0" index="14" bw="12" slack="0"/>
<pin id="154" dir="0" index="15" bw="32" slack="0"/>
<pin id="155" dir="0" index="16" bw="32" slack="0"/>
<pin id="156" dir="0" index="17" bw="31" slack="0"/>
<pin id="157" dir="0" index="18" bw="16" slack="0"/>
<pin id="158" dir="0" index="19" bw="31" slack="0"/>
<pin id="159" dir="0" index="20" bw="15" slack="0"/>
<pin id="160" dir="0" index="21" bw="15" slack="0"/>
<pin id="161" dir="0" index="22" bw="15" slack="0"/>
<pin id="162" dir="0" index="23" bw="32" slack="0"/>
<pin id="163" dir="0" index="24" bw="32" slack="0"/>
<pin id="164" dir="0" index="25" bw="32" slack="0"/>
<pin id="165" dir="0" index="26" bw="32" slack="0"/>
<pin id="166" dir="0" index="27" bw="16" slack="0"/>
<pin id="167" dir="0" index="28" bw="32" slack="0"/>
<pin id="168" dir="0" index="29" bw="14" slack="0"/>
<pin id="169" dir="1" index="30" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln771_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="13" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln771/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln778_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="0"/>
<pin id="210" dir="0" index="1" bw="13" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln778/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln778_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="13" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln778/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="or_ln780_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="13" slack="0"/>
<pin id="221" dir="0" index="1" bw="13" slack="0"/>
<pin id="222" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln780/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln780_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln780/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="13" slack="24"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="0" index="3" bw="5" slack="0"/>
<pin id="235" dir="1" index="4" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln778_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="24"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln778/25 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln771_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="13" slack="0"/>
<pin id="246" dir="0" index="1" bw="13" slack="24"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln771/25 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/28 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln780_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="3"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln780_1/28 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_4_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="0"/>
<pin id="260" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="24"/>
<pin id="267" dir="1" index="1" bw="13" slack="24"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln778_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln778 "/>
</bind>
</comp>

<comp id="275" class="1005" name="input_samples_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="13" slack="1"/>
<pin id="277" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_samples_addr "/>
</bind>
</comp>

<comp id="280" class="1005" name="input_samples_addr_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="1"/>
<pin id="282" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_samples_addr_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="input_samples_load_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_samples_load_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_s_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="3"/>
<pin id="292" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="116"><net_src comp="100" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="74" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="74" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="171"><net_src comp="107" pin="7"/><net_sink comp="138" pin=1"/></net>

<net id="172"><net_src comp="107" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="138" pin=8"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="138" pin=9"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="138" pin=10"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="138" pin=11"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="138" pin=12"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="138" pin=13"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="138" pin=14"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="138" pin=15"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="138" pin=16"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="138" pin=17"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="138" pin=18"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="138" pin=19"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="138" pin=20"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="138" pin=21"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="138" pin=22"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="138" pin=23"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="138" pin=24"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="138" pin=25"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="138" pin=26"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="138" pin=27"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="138" pin=28"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="138" pin=29"/></net>

<net id="204"><net_src comp="70" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="72" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="205" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="223"><net_src comp="205" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="76" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="236"><net_src comp="80" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="238"><net_src comp="82" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="243"><net_src comp="84" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="138" pin="30"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="261"><net_src comp="96" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="268"><net_src comp="205" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="274"><net_src comp="208" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="100" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="283"><net_src comp="117" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="288"><net_src comp="107" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="293"><net_src comp="230" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="254" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_samples | {}
	Port: compressed | {28 }
	Port: rlt1 | {23 }
	Port: al1 | {28 }
	Port: rlt2 | {4 }
	Port: al2 | {27 }
	Port: detl | {24 }
	Port: quant26bt_pos | {}
	Port: quant26bt_neg | {}
	Port: il | {21 }
	Port: qq4_code4_table | {}
	Port: nbl | {23 }
	Port: wl_code_table | {}
	Port: ilb_table | {}
	Port: plt1 | {24 }
	Port: plt2 | {24 }
	Port: rh1 | {17 }
	Port: ah1 | {22 }
	Port: rh2 | {2 }
	Port: ah2 | {21 }
	Port: deth | {18 }
	Port: nbh | {17 }
	Port: ph1 | {18 }
	Port: ph2 | {18 }
	Port: tqmf | {2 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: delay_bpl | {23 24 25 26 }
	Port: delay_dltx | {3 4 5 23 }
	Port: delay_bph | {18 19 20 21 }
	Port: delay_dhx | {3 4 5 17 }
 - Input state : 
	Port: adpcm_main_Pipeline_adpcm_main_label12 : input_samples | {1 2 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : compressed | {}
	Port: adpcm_main_Pipeline_adpcm_main_label12 : rlt1 | {4 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : al1 | {4 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : rlt2 | {3 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : al2 | {3 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : detl | {2 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : quant26bt_pos | {20 21 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : quant26bt_neg | {20 21 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : il | {}
	Port: adpcm_main_Pipeline_adpcm_main_label12 : qq4_code4_table | {21 22 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : nbl | {22 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : wl_code_table | {21 22 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : ilb_table | {17 18 23 24 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : plt1 | {24 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : plt2 | {24 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : rh1 | {2 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : ah1 | {2 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : rh2 | {2 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : ah2 | {2 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : deth | {2 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : nbh | {16 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : ph1 | {18 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : ph2 | {18 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : tqmf | {2 3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : delay_bpl | {2 3 4 5 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : delay_dltx | {2 3 4 5 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : delay_bph | {2 3 4 5 }
	Port: adpcm_main_Pipeline_adpcm_main_label12 : delay_dhx | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln771 : 1
		i : 1
		icmp_ln778 : 2
		br_ln778 : 3
		zext_ln778 : 2
		input_samples_addr : 3
		input_samples_load : 4
		or_ln780 : 2
		zext_ln780 : 2
		input_samples_addr_1 : 3
		input_samples_load_1 : 4
	State 2
		tmp : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		store_ln771 : 1
	State 26
	State 27
	State 28
		tmp_cast : 1
		compressed_addr : 1
		store_ln780 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|
|   call   |  grp_encode_fu_138  |    84   | 30.6787 |   9773  |   8386  |
|----------|---------------------|---------|---------|---------|---------|
|   icmp   |  icmp_ln778_fu_208  |    0    |    0    |    0    |    20   |
|----------|---------------------|---------|---------|---------|---------|
|    add   |   add_ln778_fu_239  |    0    |    0    |    0    |    20   |
|----------|---------------------|---------|---------|---------|---------|
|          |  zext_ln778_fu_214  |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln780_fu_225  |    0    |    0    |    0    |    0    |
|          |   tmp_cast_fu_249   |    0    |    0    |    0    |    0    |
|          | zext_ln780_1_fu_254 |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|    or    |   or_ln780_fu_219   |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|partselect|     tmp_s_fu_230    |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   Total  |                     |    84   | 30.6787 |   9773  |   8426  |
|----------|---------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         i_4_reg_258        |   13   |
|          i_reg_265         |   13   |
|     icmp_ln778_reg_271     |    1   |
|input_samples_addr_1_reg_280|   13   |
| input_samples_addr_reg_275 |   13   |
|input_samples_load_1_reg_285|   32   |
|        tmp_s_reg_290       |   12   |
+----------------------------+--------+
|            Total           |   97   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_107 |  p2  |   2  |   0  |    0   ||    9    |
| grp_encode_fu_138 |  p2  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||   1.38  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   84   |   30   |  9773  |  8426  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   97   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   84   |   32   |  9870  |  8453  |
+-----------+--------+--------+--------+--------+
