design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/max_e_0.08_07_17_04,max_e_008_07_17_04,RUN_2025.06.26_23.55.46,flow completed,0h1m20s0ms,0h0m55s0ms,6000.0,0.01,1500.0,-1,2.73871,484.59,8,0,0,0,0,0,0,0,0,0,0,0,362,60,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,7219.0,0.0,1.33,1.38,0.08,0.0,0.0,12,19,7,14,0,0,0,9,2,0,1,0,2,1,1,0,4,4,3,522,90,0,109,15,736,6761.484800000001,1.28e-06,2.38e-06,6.81e-08,1.55e-06,3.03e-06,5.31e-10,1.72e-06,3.58e-06,5.48e-10,0.4900000000000002,10.0,100.0,10,1.0,25,19.040,22.195,0.3,1,10,0.3,0,sky130_fd_sc_hd,AREA 0
