$comment
	File created using the following command:
		vcd file rom_example.msim.vcd -direction
$end
$date
	Mon May 14 16:21:08 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lookupTLE_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 11 " romAddress [10:0] $end
$var wire 1 # romData [7] $end
$var wire 1 $ romData [6] $end
$var wire 1 % romData [5] $end
$var wire 1 & romData [4] $end
$var wire 1 ' romData [3] $end
$var wire 1 ( romData [2] $end
$var wire 1 ) romData [1] $end
$var wire 1 * romData [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 clock~input_o $end
$var wire 1 2 ~GND~combout $end
$var wire 1 3 romAddress[0]~input_o $end
$var wire 1 4 romAddress[1]~input_o $end
$var wire 1 5 romAddress[2]~input_o $end
$var wire 1 6 romAddress[3]~input_o $end
$var wire 1 7 romAddress[4]~input_o $end
$var wire 1 8 romAddress[5]~input_o $end
$var wire 1 9 romAddress[6]~input_o $end
$var wire 1 : romAddress[7]~input_o $end
$var wire 1 ; romAddress[8]~input_o $end
$var wire 1 < romAddress[9]~input_o $end
$var wire 1 = romAddress[10]~input_o $end
$var wire 1 > romLookup|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 ? romLookup|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 @ romLookup|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 A romLookup|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 B romLookup|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 C romLookup|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 D romLookup|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 E romLookup|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 F romLookup|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 G romLookup|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 H romLookup|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 I romLookup|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 J romLookup|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 K romLookup|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 L romLookup|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 M romLookup|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0*
0)
0(
0'
0&
0%
0$
0#
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0E
0D
0C
0B
0A
0@
0?
0>
0F
0G
0H
0I
0J
0K
0L
0M
$end
#10000
1!
11
#20000
0!
01
#30000
1!
11
1L
1K
1J
1I
1H
1G
1?
1@
1A
1B
1C
1D
1)
1(
1'
1&
1%
1$
#40000
0!
01
#50000
b1 "
1!
13
11
#60000
0!
01
#70000
b11 "
b10 "
1!
03
14
11
0L
0K
0I
0H
0G
1F
0?
0@
0B
0C
0D
1E
1*
0)
0(
0'
0%
0$
#80000
0!
01
#90000
b11 "
1!
13
11
#100000
0!
01
#110000
b111 "
b101 "
b100 "
1!
03
04
15
11
#120000
0!
01
#130000
b101 "
1!
13
11
1L
1K
1I
1H
1G
0F
1?
1@
1B
1C
1D
0E
0*
1)
1(
1'
1%
1$
#140000
0!
01
#150000
b111 "
b110 "
1!
03
14
11
0L
0K
0J
0I
0H
0G
1F
0?
0@
0A
0B
0C
0D
1E
1*
0)
0(
0'
0&
0%
0$
#160000
0!
01
#170000
b111 "
1!
13
11
#180000
0!
01
#190000
b1111 "
b1011 "
b1001 "
b1000 "
1!
03
04
05
16
11
0F
0E
0*
#200000
0!
01
#210000
b1001 "
1!
13
11
1F
1E
1*
#220000
0!
01
#230000
b1011 "
b1010 "
1!
03
14
11
0F
0E
0*
#240000
0!
01
#250000
b11010 "
b10010 "
b10000 "
1!
04
06
17
11
#260000
0!
01
#270000
1!
11
1F
1E
1*
#280000
0!
01
#290000
1!
11
#300000
0!
01
#310000
1!
11
#320000
0!
01
#330000
1!
11
#340000
0!
01
#350000
1!
11
#360000
0!
01
#370000
1!
11
#380000
0!
01
#390000
1!
11
#400000
0!
01
#410000
1!
11
#420000
0!
01
#430000
1!
11
#440000
0!
01
#450000
1!
11
#460000
0!
01
#470000
1!
11
#480000
0!
01
#490000
1!
11
#500000
0!
01
#510000
1!
11
#520000
0!
01
#530000
1!
11
#540000
0!
01
#550000
1!
11
#560000
0!
01
#570000
1!
11
#580000
0!
01
#590000
1!
11
#600000
0!
01
#610000
1!
11
#620000
0!
01
#630000
1!
11
#640000
0!
01
#650000
1!
11
#660000
0!
01
#670000
1!
11
#680000
0!
01
#690000
1!
11
#700000
0!
01
#710000
1!
11
#720000
0!
01
#730000
1!
11
#740000
0!
01
#750000
1!
11
#760000
0!
01
#770000
1!
11
#780000
0!
01
#790000
1!
11
#800000
0!
01
#810000
1!
11
#820000
0!
01
#830000
1!
11
#840000
0!
01
#850000
1!
11
#860000
0!
01
#870000
1!
11
#880000
0!
01
#890000
1!
11
#900000
0!
01
#910000
1!
11
#920000
0!
01
#930000
1!
11
#940000
0!
01
#950000
1!
11
#960000
0!
01
#970000
1!
11
#980000
0!
01
#990000
1!
11
#1000000
