# Chapter 2

## REGISTERS
- MIPS R3000 Instruction Set Architecture:
- Registers—32 general purpose registers
```
$zero(0): 0
```
- 3 special purpose registers
	- `PC`
	- ~~`Hi`, `Lo` for multiply and divide~~
- __2 remarks__: register 2:
	- $2 vs. 2
	- $t2 vs. $2
- word length =32 bits


## MEMORY OPERANDS
- Memory is byte addressed
	- Each address identifies an 8-bit byte
- Words are aligned in memory
	- Address must be a multiple of 4
- MIPS is Big Endian
	- Most-significant byte at least address of a word
	- c.f. Little Endian: least-significant byte at __least__ address


## INSTRUCTION CATEGORIES
### Arithmetic & logic (AL)
```
add $1, $2, $3 		%$1 <- $2 + $3
sub $1, $2, $3 		%$1 <- $2 - $3
```
- each alrithmetic instruction has exactly 3 operands

### Data Transfer Instruction
```
lw $1, x($2) 		% $1 -> mem[x+$2]
sw $1, x($2) 		% mem[x+$2] -> $1
```

### Control purpose Intstruction –jump, branch, set on less than
```
beq $2, $3, L1      % branch to f(L1) when ($2)==($3)
bne $2, $3, L1      % branch to f(L1) when ($2)!=($3)
slt $2, $3, $4  	% set on less than,
                    % $2<-1 if ($3)<($3)
                    % $2<-0 otherwise
j L1                % goto f(L1)
```

## REPRESENTING INSTRUCTION IN COMPUTER
### instruction format
- layout of the instruction

### 3 types of formats
- __R__-type (regular)
- __I__-type (immediate)
- __J__-type (jump)

## R-type
### R-type: 6 fields
- `op`: operation code
- `rs`: 1st register source operand
- `rt`: 2nd register source operand
- `rd`: register destination
- `sa`: shift amount
- `function`: select the variant of operation in `op`

### Example
- `add $8, $17, $18`

### Other R-type inst.
- `sub $1, $2, $3`
- `slt $1, $2, $3`
- `jr $ra(31)`


## I-type
### I-type: 4 fields
- `op`: operation code
- `rs`: 1st register source operand
- `rt`: 2nd register source operand
- `immediate`: holds constant

### Example
- load word
```
lw $8, Astart($19)
```

### other I-type inst.
- add immediate 
```
addi $8, $9, 100
```
- branch on equal:
```
beq $1, $2, 100
```


## J-type
### J-type: 2 fields
- `op`: operation code
- `target`: address field

### Example
- jump
```
j 200 		% goto location f(200)
```
- jump and link
```
jal 200 	%goto location f(200) $31(ra)=PC+4
```


## MIPS ADDRESSING MODES 
### Register addressing
- operand is a register; 
- *e.g.* `add $8, $19, $18`

### Base or displacement addressing
- operand: at memory location reg. + constant (base)
- *e.g.* `lw $8, 200($19)`

### Immediate addressing
- operand: constant, in inst.; 
- *e.g.* `addi $8, $8, 4`

### PC-relative addressing
$$
\text{branch address}=(PC=4)+4(constant in inst.)
$$
- *e.g.*, `bne $8, $21, Exit`

### Pseudo-direct addressing: 
- $$\text{jump address}=(PC+4)(31-28)\:(concatenated with)\:4(\text{jump constant})


## BASIC ISA CLASSES
### Accumulator: 
- 1 address 	`add A` 	  acc acc + mem[A]

### Stack (special purpose register):
- 0 address 	`add`		  tos< tos + next

### General purpose register: 
- 2 address 	`add A, B` 	  loc(A) <- loc(A) + loc(B) 
- 3 address 	`add A,B,C`   loc(A) <- loc(B) + loc(C)
	- memory/memory
	- memory/register
	- register/register: load/store (our MIPS)


## COMPARING NUMBER OF INSTRUCTION
- code sequence for C=A+B for 4 classs of isntruction sets:





