$date
	Tue Jun 26 00:27:49 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module A $end
$var wire 1 ! clk $end
$var wire 1 " clk_result $end
$var wire 16 # in_a [15:0] $end
$var wire 16 $ in_b [15:0] $end
$var wire 1 % in_tipo_diag $end
$var wire 16 & out_result [15:0] $end
$var wire 16 ' out_s [15:0] $end
$var wire 16 ( out_s2 [15:0] $end
$var wire 16 ) out_x1 [15:0] $end
$var wire 16 * out_x2 [15:0] $end
$var wire 16 + out_x3 [15:0] $end
$var wire 16 , out_y1 [15:0] $end
$var wire 16 - out_y2 [15:0] $end
$var wire 16 . out_y3 [15:0] $end
$var reg 16 / reg_result [15:0] $end
$var reg 16 0 reg_s [15:0] $end
$var reg 16 1 reg_s2 [15:0] $end
$var reg 16 2 reg_x1 [15:0] $end
$var reg 16 3 reg_x2 [15:0] $end
$var reg 16 4 reg_x3 [15:0] $end
$var reg 16 5 reg_y1 [15:0] $end
$var reg 16 6 reg_y2 [15:0] $end
$var reg 16 7 reg_y3 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 7
b100 6
b10 5
b101 4
b11 3
b1 2
b0 1
b100 0
b0 /
b11 .
b100 -
b10 ,
b101 +
b11 *
b1 )
b0 (
b100 '
b0 &
0%
b100 $
b1 #
0"
1!
$end
#5
0!
#10
b1101 0
b1101 '
b11 $
b11 #
1!
#15
0!
#20
b10111 0
b10111 '
b101 $
b10 #
1!
#25
0!
#30
b10100 1
b10100 (
b100 $
b101 #
1%
#35
0%
#40
b11010 1
b11010 (
b10 $
b11 #
1%
#45
0%
#50
b11101 1
b11101 (
b1 $
1%
#55
b1111111111111010 /
b1111111111111010 &
1"
#555
