`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 16 2020 12:51:10 KST (Dec 16 2020 03:51:10 UTC)

module feature_write_addr_gen_Eqi1u3_4(in1, out1);
  input [2:0] in1;
  output out1;
  wire [2:0] in1;
  wire out1;
  NOR3BX1 g14(.AN (in1[0]), .B (in1[2]), .C (in1[1]), .Y (out1));
endmodule


