# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:26:00 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:26:00 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:26:00 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:26:01 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:26:02 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:02 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:26:02 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:02 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:26:02 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:02 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:26:02 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:02 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:26:02 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:26:02 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench

do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:26:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:26:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:26:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:26:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:26:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:26:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:26:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:26:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:26:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 22:26:20 on Apr 25,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:26:20 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:28:30 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:28:30 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:28:30 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:28:30 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:28:30 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:28:30 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:28:30 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:28:30 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:28:31 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:32 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:28:32 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 22:28:32 on Apr 25,2023, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:28:32 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:30:27 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:27 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:30:27 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:27 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:30:27 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:27 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:30:27 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:27 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:30:27 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:27 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:30:27 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 22:30:27 on Apr 25,2023, Elapsed time: 0:01:55
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:30:28 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
# WARNING: No extended dataflow license exists
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/Documentos/personal/frogger-digitales/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "D:/Documentos/personal/frogger-digitales/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "D:/Documentos/personal/frogger-digitales/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Documentos/personal/frogger-digitales/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Documentos/personal/frogger-digitales/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:39:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:39:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:39:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:39:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:39:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:39:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:39:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:18 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:39:18 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:39:19 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:39:20 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 22:39:20 on Apr 25,2023, Elapsed time: 0:08:52
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:39:20 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:14 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:40:14 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:14 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:40:14 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:14 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:40:14 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:14 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:40:14 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:14 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:40:14 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:14 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:40:14 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:14 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:40:14 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:14 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:15 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:40:15 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 22:40:16 on Apr 25,2023, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:40:16 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:42:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:42:35 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:42:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:42:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:42:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:42:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:42:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:42:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 22:42:36 on Apr 25,2023, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:42:36 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:43 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:45:43 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:43 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:45:44 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:45:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:45:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:46 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:45:46 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:46 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:45:46 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:46 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:45:46 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:46 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:45:46 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:46 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:45:46 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:46 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:45:46 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:46 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:45:46 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:46 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:45:46 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:47 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:45:47 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:47 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:45:47 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:47 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:45:47 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:47 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:45:47 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:47 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:45:47 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:47 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:45:47 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:47 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:45:47 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:47 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:45:47 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 22:45:48 on Apr 25,2023, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:45:48 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:32 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:47:32 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:32 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:47:32 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:32 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:47:32 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:32 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:47:32 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:32 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:47:32 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:32 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:47:32 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:32 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:47:32 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:32 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:47:32 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:33 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:47:33 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 22:47:34 on Apr 25,2023, Elapsed time: 0:01:46
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:47:34 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:50 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:48:50 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:51 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:48:51 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:51 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:48:51 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:51 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:48:51 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:51 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:48:51 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:51 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:48:51 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:51 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:48:51 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:51 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:48:51 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:51 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:48:51 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:51 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:48:51 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 22:48:53 on Apr 25,2023, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:48:53 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:22 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 22:57:22 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:22 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 22:57:22 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:22 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 22:57:22 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:22 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 22:57:22 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 22:57:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:24 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 22:57:24 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:24 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 22:57:24 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:24 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 22:57:24 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:24 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 22:57:24 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 22:57:24 on Apr 25,2023, Elapsed time: 0:08:31
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 22:57:24 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:38 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 23:01:38 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:38 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 23:01:38 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:38 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 23:01:38 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:38 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 23:01:38 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:38 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 23:01:38 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:38 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 23:01:38 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:38 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 23:01:38 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:38 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 23:01:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 23:01:40 on Apr 25,2023, Elapsed time: 0:04:16
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 23:01:40 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:36 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 23:22:36 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:36 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 23:22:36 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:36 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 23:22:36 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:36 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 23:22:36 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:36 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 23:22:36 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:36 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 23:22:36 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:36 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# ** Error: (vlog-13069) D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v(155): near ";": syntax error, unexpected ';', expecting ':'.
# ** Error: (vlog-13025) D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v(164): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: (vlog-13025) D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v(171): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: (vlog-13025) D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v(236): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: (vlog-13069) D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v(245): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v(253): near "end": syntax error, unexpected end.
# ** Error: D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v(261): (vlog-13205) Syntax error found in the scope following 'SC_LEVEL_STATEMACHINE_FinishedGame_Out'. Is there a missing '::'?
# End time: 23:22:36 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: D:/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./BB_SYSTEM_run_msim_rtl_verilog.do line 14
# D:/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE..."
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:22 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 23:24:22 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:22 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 23:24:22 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:22 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 23:24:22 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:22 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 23:24:22 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:23 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 23:24:23 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:24 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 23:24:24 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:24 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 23:24:24 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:24 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 23:24:24 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:24 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 23:24:24 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 23:24:24 on Apr 25,2023, Elapsed time: 0:22:44
# Errors: 10, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 23:24:24 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:43 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 23:27:43 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:43 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 23:27:43 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:43 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 23:27:43 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:43 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 23:27:43 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:43 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 23:27:43 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:43 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 23:27:43 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:43 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 23:27:43 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:43 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 23:27:43 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 23:27:44 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 23:27:46 on Apr 25,2023, Elapsed time: 0:03:22
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 23:27:46 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 23:29:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 23:29:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 23:29:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 23:29:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 23:29:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 23:29:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:34 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 23:29:34 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 23:29:35 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:35 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 23:29:36 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 23:29:36 on Apr 25,2023, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 23:29:36 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Error: (vish-4014) No objects found matching '/TB_SYSTEM/BB_SYSTEM_u0/SC_RegSHIFTER_u0/SC_RegSHIFTER_load_InLow'.
# Executing ONERROR command at macro ./TB_SYSTEM.do line 97
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 23:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 23:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 23:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 23:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 23:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 23:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 23:30:25 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:25 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:26 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 23:30:26 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 23:30:27 on Apr 25,2023, Elapsed time: 0:00:51
# Errors: 3, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 23:30:27 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 23:31:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 23:31:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 23:31:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 23:31:39 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:39 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:40 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 23:31:40 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:41 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 23:31:41 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:41 on Apr 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 23:31:41 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 23:31:42 on Apr 25,2023, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 23:31:42 on Apr 25,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:14 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 00:17:16 on Apr 26,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 00:17:16 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 00:17:16 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 00:17:16 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 00:17:16 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 00:17:16 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 00:17:16 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 00:17:16 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 00:17:16 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 00:17:16 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 00:17:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 00:17:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 00:17:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 00:17:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 00:17:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 00:17:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_1
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_1
# End time: 00:17:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v 
# -- Compiling module SC_RegSHIFTER_PLAYER_2
# 
# Top level modules:
# 	SC_RegSHIFTER_PLAYER_2
# End time: 00:17:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v 
# -- Compiling module CC_LEVEL_DATAHANDLER_PLAYER_2
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER_PLAYER_2
# End time: 00:17:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 00:17:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 00:17:18 on Apr 26,2023, Elapsed time: 0:45:36
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 00:17:18 on Apr 26,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER_PLAYER_1
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER_PLAYER_2
# Loading work.SC_RegSHIFTER_PLAYER_2
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
# End time: 00:55:06 on Apr 26,2023, Elapsed time: 0:37:48
# Errors: 0, Warnings: 0
