v 20150930 2
C 29100 41800 1 0 0 header20-2.sym
{
T 29350 41550 5 10 0 1 0 0 1
device=HEADER20
T 29100 41800 5 10 0 0 0 0 1
footprint=HEADER20_2
T 29700 45900 5 10 1 1 0 0 1
refdes=J1
}
C 29100 37100 1 0 0 header20-2.sym
{
T 29350 36850 5 10 0 1 0 0 1
device=HEADER20
T 29100 37100 5 10 0 0 0 0 1
footprint=HEADER20_2
T 29700 41200 5 10 1 1 0 0 1
refdes=J2
}
C 29000 37000 1 0 0 gnd-1.sym
C 30400 37000 1 0 0 gnd-1.sym
C 30400 41700 1 0 0 gnd-1.sym
C 29000 41700 1 0 0 gnd-1.sym
C 29100 39800 1 180 0 io-1.sym
{
T 28200 39600 5 10 0 0 180 0 1
net=IO2B:1
T 28900 39200 5 10 0 0 180 0 1
device=none
T 28200 39700 5 10 1 1 180 1 1
value=IO2B
}
C 29100 39400 1 180 0 io-1.sym
{
T 28200 39200 5 10 0 0 180 0 1
net=IO29:1
T 28900 38800 5 10 0 0 180 0 1
device=none
T 28200 39300 5 10 1 1 180 1 1
value=IO29
}
C 29100 39000 1 180 0 io-1.sym
{
T 28200 38800 5 10 0 0 180 0 1
net=IO27:1
T 28900 38400 5 10 0 0 180 0 1
device=none
T 28200 38900 5 10 1 1 180 1 1
value=IO27
}
C 29100 38600 1 180 0 io-1.sym
{
T 28200 38400 5 10 0 0 180 0 1
net=IO25:1
T 28900 38000 5 10 0 0 180 0 1
device=none
T 28200 38500 5 10 1 1 180 1 1
value=IO25
}
C 29100 38200 1 180 0 io-1.sym
{
T 28200 38000 5 10 0 0 180 0 1
net=IO23:1
T 28900 37600 5 10 0 0 180 0 1
device=none
T 28200 38100 5 10 1 1 180 1 1
value=IO23
}
C 29100 37800 1 180 0 io-1.sym
{
T 28200 37600 5 10 0 0 180 0 1
net=IO21:1
T 28900 37200 5 10 0 0 180 0 1
device=none
T 28200 37700 5 10 1 1 180 1 1
value=IO21
}
C 30500 37600 1 0 0 io-1.sym
{
T 31400 37800 5 10 0 0 0 0 1
net=IO20:1
T 30700 38200 5 10 0 0 0 0 1
device=none
T 31400 37700 5 10 1 1 0 1 1
value=IO20
}
C 30500 38000 1 0 0 io-1.sym
{
T 31400 38200 5 10 0 0 0 0 1
net=IO22:1
T 30700 38600 5 10 0 0 0 0 1
device=none
T 31400 38100 5 10 1 1 0 1 1
value=IO22
}
C 30500 38400 1 0 0 io-1.sym
{
T 31400 38600 5 10 0 0 0 0 1
net=IO24:1
T 30700 39000 5 10 0 0 0 0 1
device=none
T 31400 38500 5 10 1 1 0 1 1
value=IO24
}
C 30500 38800 1 0 0 io-1.sym
{
T 31400 39000 5 10 0 0 0 0 1
net=IO26:1
T 30700 39400 5 10 0 0 0 0 1
device=none
T 31400 38900 5 10 1 1 0 1 1
value=IO26
}
C 30500 39200 1 0 0 io-1.sym
{
T 31400 39400 5 10 0 0 0 0 1
net=IO28:1
T 30700 39800 5 10 0 0 0 0 1
device=none
T 31400 39300 5 10 1 1 0 1 1
value=IO28
}
C 30500 39600 1 0 0 io-1.sym
{
T 31400 39800 5 10 0 0 0 0 1
net=IO2A:1
T 30700 40200 5 10 0 0 0 0 1
device=none
T 31400 39700 5 10 1 1 0 1 1
value=IO2A
}
C 28900 40900 1 0 0 3.3V-plus-1.sym
C 30300 40900 1 0 0 3.3V-plus-1.sym
C 28900 45600 1 0 0 3.3V-plus-1.sym
C 30300 45600 1 0 0 3.3V-plus-1.sym
C 29100 40200 1 180 0 io-1.sym
{
T 28200 40000 5 10 0 0 180 0 1
net=IO2D:1
T 28900 39600 5 10 0 0 180 0 1
device=none
T 28200 40100 5 10 1 1 180 1 1
value=IO2D
}
C 30500 40000 1 0 0 io-1.sym
{
T 31400 40200 5 10 0 0 0 0 1
net=IO2C:1
T 30700 40600 5 10 0 0 0 0 1
device=none
T 31400 40100 5 10 1 1 0 1 1
value=IO2C
}
C 30500 40400 1 0 0 io-1.sym
{
T 31400 40600 5 10 0 0 0 0 1
net=IO2E:1
T 30700 41000 5 10 0 0 0 0 1
device=none
T 31400 40500 5 10 1 1 0 1 1
value=IO2E
}
C 29100 40600 1 180 0 io-1.sym
{
T 28200 40400 5 10 0 0 180 0 1
net=IO2F:1
T 28900 40000 5 10 0 0 180 0 1
device=none
T 28200 40500 5 10 1 1 180 1 1
value=IO2F
}
C 29100 44500 1 180 0 io-1.sym
{
T 28200 44300 5 10 0 0 180 0 1
net=IO1B:1
T 28900 43900 5 10 0 0 180 0 1
device=none
T 28200 44400 5 10 1 1 180 1 1
value=IO1B
}
C 29100 44100 1 180 0 io-1.sym
{
T 28200 43900 5 10 0 0 180 0 1
net=IO19:1
T 28900 43500 5 10 0 0 180 0 1
device=none
T 28200 44000 5 10 1 1 180 1 1
value=IO19
}
C 29100 43700 1 180 0 io-1.sym
{
T 28200 43500 5 10 0 0 180 0 1
net=IO17:1
T 28900 43100 5 10 0 0 180 0 1
device=none
T 28200 43600 5 10 1 1 180 1 1
value=IO17
}
C 29100 43300 1 180 0 io-1.sym
{
T 28200 43100 5 10 0 0 180 0 1
net=IO15:1
T 28900 42700 5 10 0 0 180 0 1
device=none
T 28200 43200 5 10 1 1 180 1 1
value=IO15
}
C 29100 42900 1 180 0 io-1.sym
{
T 28200 42700 5 10 0 0 180 0 1
net=IO13:1
T 28900 42300 5 10 0 0 180 0 1
device=none
T 28200 42800 5 10 1 1 180 1 1
value=IO13
}
C 29100 42500 1 180 0 io-1.sym
{
T 28200 42300 5 10 0 0 180 0 1
net=IO11:1
T 28900 41900 5 10 0 0 180 0 1
device=none
T 28200 42400 5 10 1 1 180 1 1
value=IO11
}
C 29100 44900 1 180 0 io-1.sym
{
T 28200 44700 5 10 0 0 180 0 1
net=IO1D:1
T 28900 44300 5 10 0 0 180 0 1
device=none
T 28200 44800 5 10 1 1 180 1 1
value=IO1D
}
C 29100 45300 1 180 0 io-1.sym
{
T 28200 45100 5 10 0 0 180 0 1
net=IO1F:1
T 28900 44700 5 10 0 0 180 0 1
device=none
T 28200 45200 5 10 1 1 180 1 1
value=IO1F
}
C 30500 42300 1 0 0 io-1.sym
{
T 31400 42500 5 10 0 0 0 0 1
net=IO10:1
T 30700 42900 5 10 0 0 0 0 1
device=none
T 31400 42400 5 10 1 1 0 1 1
value=IO10
}
C 30500 42700 1 0 0 io-1.sym
{
T 31400 42900 5 10 0 0 0 0 1
net=IO12:1
T 30700 43300 5 10 0 0 0 0 1
device=none
T 31400 42800 5 10 1 1 0 1 1
value=IO12
}
C 30500 43100 1 0 0 io-1.sym
{
T 31400 43300 5 10 0 0 0 0 1
net=IO14:1
T 30700 43700 5 10 0 0 0 0 1
device=none
T 31400 43200 5 10 1 1 0 1 1
value=IO14
}
C 30500 43500 1 0 0 io-1.sym
{
T 31400 43700 5 10 0 0 0 0 1
net=IO16:1
T 30700 44100 5 10 0 0 0 0 1
device=none
T 31400 43600 5 10 1 1 0 1 1
value=IO16
}
C 30500 43900 1 0 0 io-1.sym
{
T 31400 44100 5 10 0 0 0 0 1
net=IO18:1
T 30700 44500 5 10 0 0 0 0 1
device=none
T 31400 44000 5 10 1 1 0 1 1
value=IO18
}
C 30500 44300 1 0 0 io-1.sym
{
T 31400 44500 5 10 0 0 0 0 1
net=IO1A:1
T 30700 44900 5 10 0 0 0 0 1
device=none
T 31400 44400 5 10 1 1 0 1 1
value=IO1A
}
C 30500 44700 1 0 0 io-1.sym
{
T 31400 44900 5 10 0 0 0 0 1
net=IO1C:1
T 30700 45300 5 10 0 0 0 0 1
device=none
T 31400 44800 5 10 1 1 0 1 1
value=IO1C
}
C 30500 45100 1 0 0 io-1.sym
{
T 31400 45300 5 10 0 0 0 0 1
net=IO1E:1
T 30700 45700 5 10 0 0 0 0 1
device=none
T 31400 45200 5 10 1 1 0 1 1
value=IO1E
}
C 35500 37900 1 0 0 SN74AVC4T245.sym
{
T 38400 40500 5 10 0 0 0 0 1
footprint=SO16
T 38400 40700 5 10 0 0 0 0 1
device=SN74AVC4T245
T 37100 39700 5 10 1 1 0 3 1
refdes=U2
}
C 36500 40700 1 0 0 3.3V-plus-1.sym
C 36700 37600 1 0 0 gnd-1.sym
C 37300 37600 1 0 0 gnd-1.sym
C 35100 37800 1 0 0 gnd-1.sym
N 35200 39900 35500 39900 4
N 35500 38900 35200 38900 4
C 44700 40300 1 0 0 header10-2.sym
{
T 44700 42300 5 10 0 1 0 0 1
device=HEADER10
T 44700 40300 5 10 0 0 0 0 1
footprint=HEADER10_2
T 45000 42400 5 10 1 1 0 0 1
refdes=J3
}
C 46400 41800 1 0 0 gnd-1.sym
N 46100 42100 46500 42100 4
C 46100 40800 1 0 0 nc-right-1.sym
{
T 46200 41300 5 10 0 0 0 0 1
value=NoConnection
T 46200 41500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 44200 40800 1 0 0 nc-left-1.sym
{
T 44200 41200 5 10 0 0 0 0 1
value=NoConnection
T 44200 41600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 46400 40200 1 0 0 gnd-1.sym
N 46100 40500 46500 40500 4
N 46100 41300 46900 41300 4
N 46900 41300 46900 42200 4
N 46100 41700 46900 41700 4
C 46700 42200 1 0 0 vcc-1.sym
C 37300 40700 1 0 0 vcc-1.sym
N 35200 38100 35200 39100 4
C 38700 40000 1 0 0 output-2.sym
{
T 39500 40200 5 10 0 0 0 0 1
net=PREQ:1
T 38900 40700 5 10 0 0 0 0 1
device=none
T 39600 40100 5 10 1 1 0 1 1
value=PREQ
}
C 43900 39600 1 180 0 input-2.sym
{
T 43900 39300 5 10 0 0 180 0 1
net=TDO:1
T 43300 38900 5 10 0 0 180 0 1
device=none
T 43400 39500 5 10 1 1 180 7 1
value=TDO
}
C 43900 39400 1 180 0 input-2.sym
{
T 43900 39100 5 10 0 0 180 0 1
net=PRDY:1
T 43300 38700 5 10 0 0 180 0 1
device=none
T 43400 39300 5 10 1 1 180 7 1
value=PRDY
}
C 35000 40700 1 0 0 3.3V-plus-1.sym
N 35200 39900 35200 40700 4
C 45100 43200 1 0 0 header3-1.sym
{
T 46100 43850 5 10 0 0 0 0 1
device=HEADER3
T 45500 44500 5 10 1 1 0 0 1
refdes=J4
T 45100 43200 5 10 0 0 0 0 1
footprint=JUMPER3
}
C 43300 42000 1 0 0 input-2.sym
{
T 43300 42300 5 10 0 0 0 0 1
net=TCK:1
T 43900 42700 5 10 0 0 0 0 1
device=none
T 43800 42100 5 10 1 1 0 7 1
value=TCK
}
C 44700 41800 1 180 0 output-2.sym
{
T 43900 41600 5 10 0 0 180 0 1
net=TDO:1
T 44500 41100 5 10 0 0 180 0 1
device=none
T 43800 41700 5 10 1 1 180 1 1
value=TDO
}
C 43300 41200 1 0 0 input-2.sym
{
T 43300 41500 5 10 0 0 0 0 1
net=TMS:1
T 43900 41900 5 10 0 0 0 0 1
device=none
T 43800 41300 5 10 1 1 0 7 1
value=TMS
}
C 43300 40400 1 0 0 input-2.sym
{
T 43300 40700 5 10 0 0 0 0 1
net=TDI:1
T 43900 41100 5 10 0 0 0 0 1
device=none
T 43800 40500 5 10 1 1 0 7 1
value=TDI
}
C 43700 44100 1 0 0 input-2.sym
{
T 43700 44400 5 10 0 0 0 0 1
net=TRST:1
T 44300 44800 5 10 0 0 0 0 1
device=none
T 44200 44200 5 10 1 1 0 7 1
value=TRST
}
C 43700 43700 1 0 0 input-2.sym
{
T 43700 44000 5 10 0 0 0 0 1
net=PREQ:1
T 44300 44400 5 10 0 0 0 0 1
device=none
T 44200 43800 5 10 1 1 0 7 1
value=PREQ
}
C 45100 43500 1 180 0 output-2.sym
{
T 44300 43300 5 10 0 0 180 0 1
net=PRDY:1
T 44900 42800 5 10 0 0 180 0 1
device=none
T 44200 43400 5 10 1 1 180 1 1
value=PRDY
}
C 34800 38600 1 180 0 io-1.sym
{
T 33900 38400 5 10 0 0 180 0 1
net=IO20:1
T 34600 38000 5 10 0 0 180 0 1
device=none
T 33900 38500 5 10 1 1 180 1 1
value=IO20
}
N 34800 38500 35500 38500 4
C 34800 38800 1 180 0 io-1.sym
{
T 33900 38600 5 10 0 0 180 0 1
net=IO21:1
T 34600 38200 5 10 0 0 180 0 1
device=none
T 33900 38700 5 10 1 1 180 1 1
value=IO21
}
N 34800 38700 35500 38700 4
C 34800 39600 1 180 0 io-1.sym
{
T 33900 39400 5 10 0 0 180 0 1
net=IO22:1
T 34600 39000 5 10 0 0 180 0 1
device=none
T 33900 39500 5 10 1 1 180 1 1
value=IO22
}
N 34800 39500 35500 39500 4
C 34800 39800 1 180 0 io-1.sym
{
T 33900 39600 5 10 0 0 180 0 1
net=IO23:1
T 34600 39200 5 10 0 0 180 0 1
device=none
T 33900 39700 5 10 1 1 180 1 1
value=IO23
}
N 34800 39700 35500 39700 4
C 47900 38300 1 0 0 CON351779862.sym
{
T 52200 45100 5 10 0 0 0 0 1
footprint=CON351779862
T 52200 45300 5 10 0 0 0 0 1
device=CON351779862
T 50200 44300 5 10 1 1 0 3 1
refdes=J5
}
C 52300 44700 1 0 0 vcc-1.sym
C 53900 40400 1 180 0 input-2.sym
{
T 53900 40100 5 10 0 0 180 0 1
net=TCK:1
T 53300 39700 5 10 0 0 180 0 1
device=none
T 53400 40300 5 10 1 1 180 7 1
value=TCK
}
C 52500 40000 1 0 0 output-2.sym
{
T 53300 40200 5 10 0 0 0 0 1
net=TMS:1
T 52700 40700 5 10 0 0 0 0 1
device=none
T 53400 40100 5 10 1 1 0 1 1
value=TMS
}
C 53900 39800 1 180 0 input-2.sym
{
T 53900 39500 5 10 0 0 180 0 1
net=TDI:1
T 53300 39100 5 10 0 0 180 0 1
device=none
T 53400 39700 5 10 1 1 180 7 1
value=TDI
}
C 52500 39800 1 0 0 output-2.sym
{
T 53300 40000 5 10 0 0 0 0 1
net=TDO:1
T 52700 40500 5 10 0 0 0 0 1
device=none
T 53400 39900 5 10 1 1 0 1 1
value=TDO
}
C 53900 40800 1 180 0 input-2.sym
{
T 53900 40500 5 10 0 0 180 0 1
net=TRST:1
T 53300 40100 5 10 0 0 180 0 1
device=none
T 53400 40700 5 10 1 1 180 7 1
value=TRST
}
C 53900 40600 1 180 0 input-2.sym
{
T 53900 40300 5 10 0 0 180 0 1
net=PREQ:1
T 53300 39900 5 10 0 0 180 0 1
device=none
T 53400 40500 5 10 1 1 180 7 1
value=PREQ
}
C 52500 40800 1 0 0 output-2.sym
{
T 53300 41000 5 10 0 0 0 0 1
net=PRDY:1
T 52700 41500 5 10 0 0 0 0 1
device=none
T 53400 40900 5 10 1 1 0 1 1
value=PRDY
}
N 47900 38500 47900 41100 4
C 47800 38200 1 0 0 gnd-1.sym
C 52500 42400 1 0 0 io-1.sym
{
T 53400 42600 5 10 0 0 0 0 1
net=IO15:1
T 52700 43000 5 10 0 0 0 0 1
device=none
T 53400 42500 5 10 1 1 0 1 1
value=IO15
}
C 52500 42000 1 0 0 io-1.sym
{
T 53400 42200 5 10 0 0 0 0 1
net=IO14:1
T 52700 42600 5 10 0 0 0 0 1
device=none
T 53400 42100 5 10 1 1 0 1 1
value=IO14
}
C 38700 39800 1 0 0 io-1.sym
{
T 39600 40000 5 10 0 0 0 0 1
net=RSTBTN:1
T 38900 40400 5 10 0 0 0 0 1
device=none
T 39600 39900 5 10 1 1 0 1 1
value=RSTBTN
}
C 52500 41000 1 0 0 io-1.sym
{
T 53400 41200 5 10 0 0 0 0 1
net=RSTBTN:1
T 52700 41600 5 10 0 0 0 0 1
device=none
T 53400 41100 5 10 1 1 0 1 1
value=RSTBTN
}
C 52500 41200 1 0 0 io-1.sym
{
T 53400 41400 5 10 0 0 0 0 1
net=IO17:1
T 52700 41800 5 10 0 0 0 0 1
device=none
T 53400 41300 5 10 1 1 0 1 1
value=IO17
}
C 38800 47700 1 270 0 capacitor-1.sym
{
T 39500 47500 5 10 0 0 270 0 1
device=CAPACITOR
T 39700 47500 5 10 0 0 270 0 1
symversion=0.1
T 38800 47700 5 10 0 1 0 0 1
footprint=CAPC2012L
T 38800 47700 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 39200 47400 5 10 1 1 0 0 1
refdes=C2
T 39100 46900 5 10 1 1 0 0 1
value=100n
}
C 38900 46500 1 0 0 gnd-1.sym
C 38800 47700 1 0 0 vcc-1.sym
C 39000 38200 1 270 0 capacitor-1.sym
{
T 39700 38000 5 10 0 0 270 0 1
device=CAPACITOR
T 39900 38000 5 10 0 0 270 0 1
symversion=0.1
T 39000 38200 5 10 0 1 0 0 1
footprint=CAPC2012L
T 39000 38200 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 39400 37900 5 10 1 1 0 0 1
refdes=C3
T 39300 37400 5 10 1 1 0 0 1
value=100n
}
C 40000 38200 1 270 0 capacitor-1.sym
{
T 40700 38000 5 10 0 0 270 0 1
device=CAPACITOR
T 40900 38000 5 10 0 0 270 0 1
symversion=0.1
T 40000 38200 5 10 0 1 0 0 1
footprint=CAPC2012L
T 40000 38200 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 40400 37900 5 10 1 1 0 0 1
refdes=C4
T 40300 37400 5 10 1 1 0 0 1
value=100n
}
N 39200 37300 40200 37300 4
C 39600 37000 1 0 0 gnd-1.sym
C 39000 38200 1 0 0 3.3V-plus-1.sym
C 40000 38200 1 0 0 vcc-1.sym
C 35900 41700 1 0 0 gnd-1.sym
C 35900 44100 1 0 0 gnd-1.sym
C 36000 45700 1 0 0 output-2.sym
{
T 36800 45900 5 10 0 0 0 0 1
net=TMS:1
T 36200 46400 5 10 0 0 0 0 1
device=none
T 36900 45800 5 10 1 1 0 1 1
value=TMS
}
N 36000 45800 36000 45400 4
C 36000 43200 1 0 0 output-2.sym
{
T 36800 43400 5 10 0 0 0 0 1
net=TDI:1
T 36200 43900 5 10 0 0 0 0 1
device=none
T 36900 43300 5 10 1 1 0 1 1
value=TDI
}
N 36000 43300 36000 43000 4
C 34500 45000 1 180 0 io-1.sym
{
T 33600 44800 5 10 0 0 180 0 1
net=IO10:1
T 34300 44400 5 10 0 0 180 0 1
device=none
T 33600 44900 5 10 1 1 180 1 1
value=IO10
}
C 35400 45000 1 180 0 resistor-1.sym
{
T 35100 44600 5 10 0 0 180 0 1
device=RESISTOR
T 34800 45400 5 10 1 1 180 0 1
refdes=R2
T 35400 45400 5 10 1 1 180 0 1
value=2.2K
T 35400 45000 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 35400 42600 1 180 0 resistor-1.sym
{
T 35100 42200 5 10 0 0 180 0 1
device=RESISTOR
T 34800 43000 5 10 1 1 180 0 1
refdes=R3
T 35400 43000 5 10 1 1 180 0 1
value=2.2K
T 35400 42600 5 10 0 1 90 0 1
footprint=RESC2012L
}
C 34500 42600 1 180 0 io-1.sym
{
T 33600 42400 5 10 0 0 180 0 1
net=IO13:1
T 34300 42000 5 10 0 0 180 0 1
device=none
T 33600 42500 5 10 1 1 180 1 1
value=IO13
}
C 40400 45000 1 180 0 resistor-1.sym
{
T 40100 44600 5 10 0 0 180 0 1
device=RESISTOR
T 40400 45000 5 10 0 1 90 0 1
footprint=RESC2012L
T 39800 45400 5 10 1 1 180 0 1
refdes=R4
T 40400 45400 5 10 1 1 180 0 1
value=2.2K
}
C 38900 43900 1 0 0 output-2.sym
{
T 39700 44100 5 10 0 0 0 0 1
net=TCK:1
T 39100 44600 5 10 0 0 0 0 1
device=none
T 39800 44000 5 10 1 1 0 1 1
value=TCK
}
N 38900 44000 38900 44400 4
C 38700 45600 1 0 0 vcc-1.sym
N 38900 45600 38900 45400 4
C 40400 44800 1 0 0 io-1.sym
{
T 41300 45000 5 10 0 0 0 0 1
net=IO11:1
T 40600 45400 5 10 0 0 0 0 1
device=none
T 41300 44900 5 10 1 1 0 1 1
value=IO11
}
C 40400 42600 1 180 0 resistor-1.sym
{
T 40100 42200 5 10 0 0 180 0 1
device=RESISTOR
T 40400 42600 5 10 0 1 90 0 1
footprint=RESC2012L
T 39800 43000 5 10 1 1 180 0 1
refdes=R5
T 40400 43000 5 10 1 1 180 0 1
value=2.2K
}
N 38900 41600 38900 42000 4
C 38700 43200 1 0 0 vcc-1.sym
N 38900 43200 38900 43000 4
C 38900 41500 1 0 0 output-2.sym
{
T 39700 41700 5 10 0 0 0 0 1
net=TRST:1
T 39100 42200 5 10 0 0 0 0 1
device=none
T 39800 41600 5 10 1 1 0 1 1
value=TRST
}
C 40400 42400 1 0 0 io-1.sym
{
T 41300 42600 5 10 0 0 0 0 1
net=IO12:1
T 40600 43000 5 10 0 0 0 0 1
device=none
T 41300 42500 5 10 1 1 0 1 1
value=IO12
}
N 42500 39500 38700 39500 4
C 41900 40700 1 270 0 resistor-1.sym
{
T 42300 40400 5 10 0 0 270 0 1
device=RESISTOR
T 41500 40100 5 10 1 1 0 0 1
refdes=R7
T 41500 40400 5 10 1 1 0 0 1
value=10K
T 41900 40700 5 10 0 1 180 0 1
footprint=RESC2012L
}
C 42000 40700 1 0 0 vcc-1.sym
N 42500 39300 38700 39300 4
C 42300 40700 1 270 0 resistor-1.sym
{
T 42700 40400 5 10 0 0 270 0 1
device=RESISTOR
T 42600 40100 5 10 1 1 0 0 1
refdes=R8
T 42600 40400 5 10 1 1 0 0 1
value=10K
T 42300 40700 5 10 0 1 180 0 1
footprint=RESC2012L
}
N 42000 40700 42400 40700 4
N 42000 39800 42000 39500 4
N 42400 39800 42400 39300 4
C 34700 39800 1 0 0 gnd-1.sym
N 34800 40100 35500 40100 4
N 35500 39100 35200 39100 4
C 35400 44400 1 0 0 2N3904-1.sym
{
T 36300 45100 5 10 0 0 0 0 1
device=2N3904
T 36300 44900 5 10 1 1 0 0 1
refdes=Q1
T 36200 44500 5 10 0 0 0 0 1
footprint=TO92
}
C 35400 42000 1 0 0 2N3904-1.sym
{
T 36300 42700 5 10 0 0 0 0 1
device=2N3904
T 36300 42500 5 10 1 1 0 0 1
refdes=Q3
T 36200 42100 5 10 0 0 0 0 1
footprint=TO92
}
C 39500 45400 1 180 0 2N3906-1.sym
{
T 38600 45100 5 10 1 1 180 0 1
device=2N3906
T 38600 44900 5 10 1 1 180 0 1
refdes=Q2
T 38900 43700 5 10 0 0 180 0 1
footprint=TO92PNP
}
C 39500 43000 1 180 0 2N3906-1.sym
{
T 38600 42700 5 10 1 1 180 0 1
device=2N3906
T 38600 42500 5 10 1 1 180 0 1
refdes=Q4
T 38900 41300 5 10 0 0 180 0 1
footprint=TO92PNP
}
