{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 10:19:20 2011 " "Info: Processing started: Mon Sep 05 10:19:20 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Translator -c Translator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Translator -c Translator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Translator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Translator " "Info: Found entity 1: Translator" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "display Translator.v(9) " "Error (10161): Verilog HDL error at Translator.v(9): object \"display\" is not declared" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "display Translator.v(12) " "Error (10161): Verilog HDL error at Translator.v(12): object \"display\" is not declared" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "display Translator.v(15) " "Error (10161): Verilog HDL error at Translator.v(15): object \"display\" is not declared" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "display Translator.v(18) " "Error (10161): Verilog HDL error at Translator.v(18): object \"display\" is not declared" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "display Translator.v(21) " "Error (10161): Verilog HDL error at Translator.v(21): object \"display\" is not declared" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "display Translator.v(24) " "Error (10161): Verilog HDL error at Translator.v(24): object \"display\" is not declared" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "display Translator.v(27) " "Error (10161): Verilog HDL error at Translator.v(27): object \"display\" is not declared" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "display Translator.v(30) " "Error (10161): Verilog HDL error at Translator.v(30): object \"display\" is not declared" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "display Translator.v(33) " "Error (10161): Verilog HDL error at Translator.v(33): object \"display\" is not declared" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "display Translator.v(36) " "Error (10161): Verilog HDL error at Translator.v(36): object \"display\" is not declared" {  } { { "Translator.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/Translator/Translator.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Error: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 05 10:19:21 2011 " "Error: Processing ended: Mon Sep 05 10:19:21 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
