strict digraph  {
"0 /nncf_model_input_0";
"1 OSNet/ConvLayer[conv1]/NNCFConv2d[conv]/conv2d_0";
"2 OSNet/ConvLayer[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"3 OSNet/ConvLayer[conv1]/ReLU[relu]/relu__0";
"4 OSNet/MaxPool2d[maxpool]/max_pool2d_0";
"5 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0";
"6 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"7 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0";
"8 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0";
"9 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0";
"10 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0";
"11 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0";
"12 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"13 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"14 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"15 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0";
"16 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"17 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"18 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"19 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0";
"20 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"21 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"22 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"23 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0";
"24 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"25 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"26 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"27 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0";
"28 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"29 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"30 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"31 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0";
"32 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"33 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"34 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"35 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0";
"36 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"37 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"38 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"39 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0";
"40 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"41 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"42 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"43 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0";
"44 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0";
"45 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0";
"46 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"47 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0";
"48 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0";
"49 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0";
"50 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__0";
"51 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0";
"52 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0";
"53 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___0";
"54 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1";
"55 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1";
"56 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__1";
"57 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1";
"58 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1";
"59 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___1";
"60 OSNet/Sequential[conv2]/OSBlock[0]/__add___0";
"61 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2";
"62 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2";
"63 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__2";
"64 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2";
"65 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2";
"66 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___2";
"67 OSNet/Sequential[conv2]/OSBlock[0]/__add___1";
"68 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3";
"69 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3";
"70 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__3";
"71 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3";
"72 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3";
"73 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___3";
"74 OSNet/Sequential[conv2]/OSBlock[0]/__add___2";
"75 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0";
"76 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"77 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFConv2d[conv]/conv2d_0";
"78 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFBatchNorm2d[bn]/batch_norm_0";
"79 OSNet/Sequential[conv2]/OSBlock[0]/__add___3";
"80 OSNet/Sequential[conv2]/OSBlock[0]/relu_0";
"81 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0";
"82 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"83 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0";
"84 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0";
"85 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0";
"86 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0";
"87 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0";
"88 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"89 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"90 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"91 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0";
"92 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"93 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"94 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"95 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0";
"96 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"97 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"98 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"99 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0";
"100 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"101 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"102 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"103 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0";
"104 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"105 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"106 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"107 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0";
"108 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"109 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"110 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"111 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0";
"112 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"113 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"114 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"115 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0";
"116 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"117 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"118 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"119 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0";
"120 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0";
"121 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0";
"122 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"123 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0";
"124 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0";
"125 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0";
"126 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__0";
"127 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0";
"128 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0";
"129 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___0";
"130 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1";
"131 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1";
"132 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__1";
"133 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1";
"134 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1";
"135 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___1";
"136 OSNet/Sequential[conv2]/OSBlock[1]/__add___0";
"137 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2";
"138 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2";
"139 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__2";
"140 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2";
"141 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2";
"142 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___2";
"143 OSNet/Sequential[conv2]/OSBlock[1]/__add___1";
"144 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3";
"145 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3";
"146 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__3";
"147 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3";
"148 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3";
"149 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___3";
"150 OSNet/Sequential[conv2]/OSBlock[1]/__add___2";
"151 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0";
"152 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"153 OSNet/Sequential[conv2]/OSBlock[1]/__add___3";
"154 OSNet/Sequential[conv2]/OSBlock[1]/relu_0";
"155 OSNet/Sequential[conv2]/Sequential[2]/Conv1x1[0]/NNCFConv2d[conv]/conv2d_0";
"156 OSNet/Sequential[conv2]/Sequential[2]/Conv1x1[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"157 OSNet/Sequential[conv2]/Sequential[2]/Conv1x1[0]/ReLU[relu]/relu__0";
"158 OSNet/Sequential[conv2]/Sequential[2]/AvgPool2d[1]/avg_pool2d_0";
"159 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0";
"160 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"161 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0";
"162 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0";
"163 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0";
"164 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0";
"165 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0";
"166 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"167 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"168 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"169 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0";
"170 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"171 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"172 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"173 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0";
"174 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"175 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"176 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"177 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0";
"178 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"179 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"180 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"181 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0";
"182 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"183 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"184 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"185 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0";
"186 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"187 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"188 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"189 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0";
"190 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"191 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"192 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"193 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0";
"194 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"195 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"196 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"197 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0";
"198 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0";
"199 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0";
"200 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"201 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0";
"202 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0";
"203 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0";
"204 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__0";
"205 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0";
"206 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0";
"207 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___0";
"208 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1";
"209 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1";
"210 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__1";
"211 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1";
"212 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1";
"213 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___1";
"214 OSNet/Sequential[conv3]/OSBlock[0]/__add___0";
"215 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2";
"216 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2";
"217 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__2";
"218 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2";
"219 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2";
"220 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___2";
"221 OSNet/Sequential[conv3]/OSBlock[0]/__add___1";
"222 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3";
"223 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3";
"224 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__3";
"225 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3";
"226 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3";
"227 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___3";
"228 OSNet/Sequential[conv3]/OSBlock[0]/__add___2";
"229 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0";
"230 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"231 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFConv2d[conv]/conv2d_0";
"232 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFBatchNorm2d[bn]/batch_norm_0";
"233 OSNet/Sequential[conv3]/OSBlock[0]/__add___3";
"234 OSNet/Sequential[conv3]/OSBlock[0]/relu_0";
"235 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0";
"236 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"237 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0";
"238 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0";
"239 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0";
"240 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0";
"241 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0";
"242 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"243 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"244 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"245 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0";
"246 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"247 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"248 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"249 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0";
"250 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"251 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"252 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"253 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0";
"254 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"255 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"256 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"257 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0";
"258 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"259 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"260 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"261 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0";
"262 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"263 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"264 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"265 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0";
"266 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"267 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"268 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"269 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0";
"270 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"271 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"272 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"273 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0";
"274 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0";
"275 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0";
"276 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"277 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0";
"278 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0";
"279 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0";
"280 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__0";
"281 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0";
"282 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0";
"283 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___0";
"284 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1";
"285 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1";
"286 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__1";
"287 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1";
"288 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1";
"289 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___1";
"290 OSNet/Sequential[conv3]/OSBlock[1]/__add___0";
"291 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2";
"292 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2";
"293 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__2";
"294 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2";
"295 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2";
"296 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___2";
"297 OSNet/Sequential[conv3]/OSBlock[1]/__add___1";
"298 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3";
"299 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3";
"300 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__3";
"301 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3";
"302 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3";
"303 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___3";
"304 OSNet/Sequential[conv3]/OSBlock[1]/__add___2";
"305 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0";
"306 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"307 OSNet/Sequential[conv3]/OSBlock[1]/__add___3";
"308 OSNet/Sequential[conv3]/OSBlock[1]/relu_0";
"309 OSNet/Sequential[conv3]/Sequential[2]/Conv1x1[0]/NNCFConv2d[conv]/conv2d_0";
"310 OSNet/Sequential[conv3]/Sequential[2]/Conv1x1[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"311 OSNet/Sequential[conv3]/Sequential[2]/Conv1x1[0]/ReLU[relu]/relu__0";
"312 OSNet/Sequential[conv3]/Sequential[2]/AvgPool2d[1]/avg_pool2d_0";
"313 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0";
"314 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"315 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0";
"316 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0";
"317 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0";
"318 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0";
"319 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0";
"320 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"321 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"322 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"323 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0";
"324 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"325 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"326 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"327 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0";
"328 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"329 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"330 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"331 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0";
"332 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"333 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"334 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"335 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0";
"336 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"337 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"338 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"339 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0";
"340 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"341 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"342 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"343 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0";
"344 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"345 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"346 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"347 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0";
"348 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"349 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"350 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"351 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0";
"352 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0";
"353 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0";
"354 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"355 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0";
"356 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0";
"357 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0";
"358 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__0";
"359 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0";
"360 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0";
"361 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___0";
"362 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1";
"363 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1";
"364 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__1";
"365 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1";
"366 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1";
"367 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___1";
"368 OSNet/Sequential[conv4]/OSBlock[0]/__add___0";
"369 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2";
"370 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2";
"371 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__2";
"372 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2";
"373 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2";
"374 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___2";
"375 OSNet/Sequential[conv4]/OSBlock[0]/__add___1";
"376 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3";
"377 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3";
"378 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__3";
"379 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3";
"380 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3";
"381 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___3";
"382 OSNet/Sequential[conv4]/OSBlock[0]/__add___2";
"383 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0";
"384 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"385 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFConv2d[conv]/conv2d_0";
"386 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFBatchNorm2d[bn]/batch_norm_0";
"387 OSNet/Sequential[conv4]/OSBlock[0]/__add___3";
"388 OSNet/Sequential[conv4]/OSBlock[0]/relu_0";
"389 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0";
"390 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"391 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0";
"392 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0";
"393 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0";
"394 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0";
"395 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0";
"396 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"397 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"398 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"399 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0";
"400 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"401 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"402 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"403 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0";
"404 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"405 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"406 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"407 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0";
"408 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"409 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"410 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"411 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0";
"412 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"413 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"414 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"415 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0";
"416 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0";
"417 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0";
"418 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0";
"419 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0";
"420 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0";
"421 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0";
"422 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0";
"423 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0";
"424 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0";
"425 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0";
"426 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0";
"427 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0";
"428 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0";
"429 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0";
"430 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"431 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0";
"432 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0";
"433 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0";
"434 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__0";
"435 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0";
"436 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0";
"437 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___0";
"438 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1";
"439 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1";
"440 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__1";
"441 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1";
"442 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1";
"443 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___1";
"444 OSNet/Sequential[conv4]/OSBlock[1]/__add___0";
"445 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2";
"446 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2";
"447 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__2";
"448 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2";
"449 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2";
"450 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___2";
"451 OSNet/Sequential[conv4]/OSBlock[1]/__add___1";
"452 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3";
"453 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3";
"454 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__3";
"455 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3";
"456 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3";
"457 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___3";
"458 OSNet/Sequential[conv4]/OSBlock[1]/__add___2";
"459 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0";
"460 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0";
"461 OSNet/Sequential[conv4]/OSBlock[1]/__add___3";
"462 OSNet/Sequential[conv4]/OSBlock[1]/relu_0";
"463 OSNet/Conv1x1[conv5]/NNCFConv2d[conv]/conv2d_0";
"464 OSNet/Conv1x1[conv5]/NNCFBatchNorm2d[bn]/batch_norm_0";
"465 OSNet/Conv1x1[conv5]/ReLU[relu]/relu__0";
"466 OSNet/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0";
"467 OSNet/view_0";
"468 OSNet/Sequential[fc]/NNCFLinear[0]/linear_0";
"469 OSNet/Sequential[fc]/NNCFBatchNorm1d[1]/batch_norm_0";
"470 OSNet/Sequential[fc]/ReLU[2]/relu__0";
"471 /nncf_model_output_0";
"0 /nncf_model_input_0" -> "1 OSNet/ConvLayer[conv1]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 3, 256, 128) \n0 -> 0", style=solid];
"1 OSNet/ConvLayer[conv1]/NNCFConv2d[conv]/conv2d_0" -> "2 OSNet/ConvLayer[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 128, 64) \n0 -> 0", style=solid];
"2 OSNet/ConvLayer[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "3 OSNet/ConvLayer[conv1]/ReLU[relu]/relu__0"  [label="(6, 16, 128, 64) \n0 -> 0", style=solid];
"3 OSNet/ConvLayer[conv1]/ReLU[relu]/relu__0" -> "4 OSNet/MaxPool2d[maxpool]/max_pool2d_0"  [label="(6, 16, 128, 64) \n0 -> 0", style=solid];
"4 OSNet/MaxPool2d[maxpool]/max_pool2d_0" -> "5 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"4 OSNet/MaxPool2d[maxpool]/max_pool2d_0" -> "77 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"5 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0" -> "6 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"6 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "7 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"7 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "8 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"7 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "12 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"7 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "20 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"7 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "32 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"8 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0" -> "9 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"9 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0" -> "10 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"10 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "11 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"11 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "48 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"11 OSNet/Sequential[conv2]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "53 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"12 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "13 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"13 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "14 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"14 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "15 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"15 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "16 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"16 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "17 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"17 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "18 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"18 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "19 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"19 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "54 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"19 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "59 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___1"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"20 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "21 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"21 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "22 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"22 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "23 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"23 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "24 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"24 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "25 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"25 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "26 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"26 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "27 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"27 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "28 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"28 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "29 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"29 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "30 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"30 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "31 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"31 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "61 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"31 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "66 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___2"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"32 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "33 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"33 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "34 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"34 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "35 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"35 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "36 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"36 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "37 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"37 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "38 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"38 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "39 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"39 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "40 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"40 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "41 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"41 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "42 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"42 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "43 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"43 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "44 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"44 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0" -> "45 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"45 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0" -> "46 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"46 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "47 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"47 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "68 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"47 OSNet/Sequential[conv2]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "73 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___3"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"48 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0" -> "49 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"49 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0" -> "50 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__0"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"50 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__0" -> "51 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"51 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0" -> "52 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"52 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0" -> "53 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___0"  [label="(6, 16, 1, 1) \n0 -> 1", style=solid];
"53 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___0" -> "60 OSNet/Sequential[conv2]/OSBlock[0]/__add___0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"54 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1" -> "55 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"55 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1" -> "56 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__1"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"56 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__1" -> "57 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"57 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1" -> "58 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"58 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1" -> "59 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___1"  [label="(6, 16, 1, 1) \n0 -> 1", style=solid];
"59 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___1" -> "60 OSNet/Sequential[conv2]/OSBlock[0]/__add___0"  [label="(6, 16, 64, 32) \n0 -> 1", style=solid];
"60 OSNet/Sequential[conv2]/OSBlock[0]/__add___0" -> "67 OSNet/Sequential[conv2]/OSBlock[0]/__add___1"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"61 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2" -> "62 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"62 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2" -> "63 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__2"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"63 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__2" -> "64 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"64 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2" -> "65 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"65 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2" -> "66 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___2"  [label="(6, 16, 1, 1) \n0 -> 1", style=solid];
"66 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___2" -> "67 OSNet/Sequential[conv2]/OSBlock[0]/__add___1"  [label="(6, 16, 64, 32) \n0 -> 1", style=solid];
"67 OSNet/Sequential[conv2]/OSBlock[0]/__add___1" -> "74 OSNet/Sequential[conv2]/OSBlock[0]/__add___2"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"68 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3" -> "69 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"69 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3" -> "70 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__3"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"70 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__3" -> "71 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"71 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3" -> "72 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"72 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3" -> "73 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___3"  [label="(6, 16, 1, 1) \n0 -> 1", style=solid];
"73 OSNet/Sequential[conv2]/OSBlock[0]/ChannelGate[gate]/__mul___3" -> "74 OSNet/Sequential[conv2]/OSBlock[0]/__add___2"  [label="(6, 16, 64, 32) \n0 -> 1", style=solid];
"74 OSNet/Sequential[conv2]/OSBlock[0]/__add___2" -> "75 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"75 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0" -> "76 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"76 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "79 OSNet/Sequential[conv2]/OSBlock[0]/__add___3"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"77 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFConv2d[conv]/conv2d_0" -> "78 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"78 OSNet/Sequential[conv2]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "79 OSNet/Sequential[conv2]/OSBlock[0]/__add___3"  [label="(6, 64, 64, 32) \n0 -> 1", style=solid];
"79 OSNet/Sequential[conv2]/OSBlock[0]/__add___3" -> "80 OSNet/Sequential[conv2]/OSBlock[0]/relu_0"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"80 OSNet/Sequential[conv2]/OSBlock[0]/relu_0" -> "81 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"80 OSNet/Sequential[conv2]/OSBlock[0]/relu_0" -> "153 OSNet/Sequential[conv2]/OSBlock[1]/__add___3"  [label="(6, 64, 64, 32) \n0 -> 1", style=solid];
"81 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0" -> "82 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"82 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "83 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"83 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "84 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"83 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "88 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"83 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "96 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"83 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "108 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"84 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0" -> "85 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"85 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0" -> "86 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"86 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "87 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"87 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "124 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"87 OSNet/Sequential[conv2]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "129 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"88 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "89 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"89 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "90 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"90 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "91 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"91 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "92 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"92 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "93 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"93 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "94 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"94 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "95 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"95 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "130 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"95 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "135 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___1"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"96 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "97 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"97 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "98 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"98 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "99 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"99 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "100 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"100 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "101 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"101 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "102 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"102 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "103 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"103 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "104 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"104 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "105 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"105 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "106 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"106 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "107 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"107 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "137 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"107 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "142 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___2"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"108 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "109 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"109 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "110 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"110 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "111 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"111 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "112 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"112 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "113 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"113 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "114 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"114 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "115 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"115 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "116 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"116 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "117 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"117 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "118 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"118 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "119 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"119 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "120 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"120 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0" -> "121 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"121 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0" -> "122 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"122 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "123 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"123 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "144 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"123 OSNet/Sequential[conv2]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "149 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___3"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"124 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0" -> "125 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"125 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0" -> "126 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__0"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"126 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__0" -> "127 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"127 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0" -> "128 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"128 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0" -> "129 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___0"  [label="(6, 16, 1, 1) \n0 -> 1", style=solid];
"129 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___0" -> "136 OSNet/Sequential[conv2]/OSBlock[1]/__add___0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"130 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1" -> "131 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"131 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1" -> "132 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__1"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"132 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__1" -> "133 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"133 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1" -> "134 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"134 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1" -> "135 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___1"  [label="(6, 16, 1, 1) \n0 -> 1", style=solid];
"135 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___1" -> "136 OSNet/Sequential[conv2]/OSBlock[1]/__add___0"  [label="(6, 16, 64, 32) \n0 -> 1", style=solid];
"136 OSNet/Sequential[conv2]/OSBlock[1]/__add___0" -> "143 OSNet/Sequential[conv2]/OSBlock[1]/__add___1"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"137 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2" -> "138 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"138 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2" -> "139 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__2"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"139 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__2" -> "140 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"140 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2" -> "141 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"141 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2" -> "142 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___2"  [label="(6, 16, 1, 1) \n0 -> 1", style=solid];
"142 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___2" -> "143 OSNet/Sequential[conv2]/OSBlock[1]/__add___1"  [label="(6, 16, 64, 32) \n0 -> 1", style=solid];
"143 OSNet/Sequential[conv2]/OSBlock[1]/__add___1" -> "150 OSNet/Sequential[conv2]/OSBlock[1]/__add___2"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"144 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3" -> "145 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"145 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3" -> "146 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__3"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"146 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__3" -> "147 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"147 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3" -> "148 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3"  [label="(6, 16, 1, 1) \n0 -> 0", style=solid];
"148 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3" -> "149 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___3"  [label="(6, 16, 1, 1) \n0 -> 1", style=solid];
"149 OSNet/Sequential[conv2]/OSBlock[1]/ChannelGate[gate]/__mul___3" -> "150 OSNet/Sequential[conv2]/OSBlock[1]/__add___2"  [label="(6, 16, 64, 32) \n0 -> 1", style=solid];
"150 OSNet/Sequential[conv2]/OSBlock[1]/__add___2" -> "151 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 16, 64, 32) \n0 -> 0", style=solid];
"151 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0" -> "152 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"152 OSNet/Sequential[conv2]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "153 OSNet/Sequential[conv2]/OSBlock[1]/__add___3"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"153 OSNet/Sequential[conv2]/OSBlock[1]/__add___3" -> "154 OSNet/Sequential[conv2]/OSBlock[1]/relu_0"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"154 OSNet/Sequential[conv2]/OSBlock[1]/relu_0" -> "155 OSNet/Sequential[conv2]/Sequential[2]/Conv1x1[0]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"155 OSNet/Sequential[conv2]/Sequential[2]/Conv1x1[0]/NNCFConv2d[conv]/conv2d_0" -> "156 OSNet/Sequential[conv2]/Sequential[2]/Conv1x1[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"156 OSNet/Sequential[conv2]/Sequential[2]/Conv1x1[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "157 OSNet/Sequential[conv2]/Sequential[2]/Conv1x1[0]/ReLU[relu]/relu__0"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"157 OSNet/Sequential[conv2]/Sequential[2]/Conv1x1[0]/ReLU[relu]/relu__0" -> "158 OSNet/Sequential[conv2]/Sequential[2]/AvgPool2d[1]/avg_pool2d_0"  [label="(6, 64, 64, 32) \n0 -> 0", style=solid];
"158 OSNet/Sequential[conv2]/Sequential[2]/AvgPool2d[1]/avg_pool2d_0" -> "159 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 64, 32, 16) \n0 -> 0", style=solid];
"158 OSNet/Sequential[conv2]/Sequential[2]/AvgPool2d[1]/avg_pool2d_0" -> "231 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 64, 32, 16) \n0 -> 0", style=solid];
"159 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0" -> "160 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"160 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "161 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"161 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "162 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"161 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "166 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"161 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "174 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"161 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "186 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"162 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0" -> "163 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"163 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0" -> "164 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"164 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "165 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"165 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "202 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"165 OSNet/Sequential[conv3]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "207 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"166 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "167 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"167 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "168 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"168 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "169 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"169 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "170 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"170 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "171 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"171 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "172 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"172 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "173 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"173 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "208 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"173 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "213 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___1"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"174 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "175 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"175 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "176 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"176 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "177 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"177 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "178 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"178 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "179 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"179 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "180 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"180 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "181 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"181 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "182 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"182 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "183 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"183 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "184 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"184 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "185 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"185 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "215 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"185 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "220 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___2"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"186 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "187 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"187 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "188 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"188 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "189 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"189 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "190 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"190 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "191 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"191 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "192 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"192 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "193 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"193 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "194 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"194 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "195 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"195 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "196 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"196 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "197 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"197 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "198 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"198 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0" -> "199 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"199 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0" -> "200 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"200 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "201 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"201 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "222 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"201 OSNet/Sequential[conv3]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "227 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___3"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"202 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0" -> "203 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"203 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0" -> "204 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__0"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"204 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__0" -> "205 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"205 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0" -> "206 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"206 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0" -> "207 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___0"  [label="(6, 24, 1, 1) \n0 -> 1", style=solid];
"207 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___0" -> "214 OSNet/Sequential[conv3]/OSBlock[0]/__add___0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"208 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1" -> "209 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"209 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1" -> "210 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__1"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"210 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__1" -> "211 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"211 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1" -> "212 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"212 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1" -> "213 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___1"  [label="(6, 24, 1, 1) \n0 -> 1", style=solid];
"213 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___1" -> "214 OSNet/Sequential[conv3]/OSBlock[0]/__add___0"  [label="(6, 24, 32, 16) \n0 -> 1", style=solid];
"214 OSNet/Sequential[conv3]/OSBlock[0]/__add___0" -> "221 OSNet/Sequential[conv3]/OSBlock[0]/__add___1"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"215 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2" -> "216 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"216 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2" -> "217 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__2"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"217 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__2" -> "218 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"218 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2" -> "219 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"219 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2" -> "220 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___2"  [label="(6, 24, 1, 1) \n0 -> 1", style=solid];
"220 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___2" -> "221 OSNet/Sequential[conv3]/OSBlock[0]/__add___1"  [label="(6, 24, 32, 16) \n0 -> 1", style=solid];
"221 OSNet/Sequential[conv3]/OSBlock[0]/__add___1" -> "228 OSNet/Sequential[conv3]/OSBlock[0]/__add___2"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"222 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3" -> "223 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"223 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3" -> "224 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__3"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"224 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__3" -> "225 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"225 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3" -> "226 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"226 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3" -> "227 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___3"  [label="(6, 24, 1, 1) \n0 -> 1", style=solid];
"227 OSNet/Sequential[conv3]/OSBlock[0]/ChannelGate[gate]/__mul___3" -> "228 OSNet/Sequential[conv3]/OSBlock[0]/__add___2"  [label="(6, 24, 32, 16) \n0 -> 1", style=solid];
"228 OSNet/Sequential[conv3]/OSBlock[0]/__add___2" -> "229 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"229 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0" -> "230 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"230 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "233 OSNet/Sequential[conv3]/OSBlock[0]/__add___3"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"231 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFConv2d[conv]/conv2d_0" -> "232 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"232 OSNet/Sequential[conv3]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "233 OSNet/Sequential[conv3]/OSBlock[0]/__add___3"  [label="(6, 96, 32, 16) \n0 -> 1", style=solid];
"233 OSNet/Sequential[conv3]/OSBlock[0]/__add___3" -> "234 OSNet/Sequential[conv3]/OSBlock[0]/relu_0"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"234 OSNet/Sequential[conv3]/OSBlock[0]/relu_0" -> "235 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"234 OSNet/Sequential[conv3]/OSBlock[0]/relu_0" -> "307 OSNet/Sequential[conv3]/OSBlock[1]/__add___3"  [label="(6, 96, 32, 16) \n0 -> 1", style=solid];
"235 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0" -> "236 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"236 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "237 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"237 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "238 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"237 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "242 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"237 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "250 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"237 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "262 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"238 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0" -> "239 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"239 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0" -> "240 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"240 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "241 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"241 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "278 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"241 OSNet/Sequential[conv3]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "283 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"242 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "243 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"243 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "244 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"244 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "245 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"245 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "246 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"246 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "247 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"247 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "248 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"248 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "249 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"249 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "284 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"249 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "289 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___1"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"250 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "251 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"251 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "252 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"252 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "253 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"253 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "254 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"254 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "255 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"255 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "256 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"256 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "257 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"257 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "258 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"258 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "259 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"259 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "260 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"260 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "261 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"261 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "291 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"261 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "296 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___2"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"262 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "263 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"263 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "264 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"264 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "265 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"265 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "266 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"266 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "267 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"267 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "268 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"268 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "269 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"269 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "270 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"270 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "271 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"271 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "272 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"272 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "273 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"273 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "274 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"274 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0" -> "275 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"275 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0" -> "276 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"276 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "277 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"277 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "298 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"277 OSNet/Sequential[conv3]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "303 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___3"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"278 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0" -> "279 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"279 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0" -> "280 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__0"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"280 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__0" -> "281 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"281 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0" -> "282 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"282 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0" -> "283 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___0"  [label="(6, 24, 1, 1) \n0 -> 1", style=solid];
"283 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___0" -> "290 OSNet/Sequential[conv3]/OSBlock[1]/__add___0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"284 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1" -> "285 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"285 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1" -> "286 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__1"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"286 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__1" -> "287 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"287 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1" -> "288 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"288 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1" -> "289 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___1"  [label="(6, 24, 1, 1) \n0 -> 1", style=solid];
"289 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___1" -> "290 OSNet/Sequential[conv3]/OSBlock[1]/__add___0"  [label="(6, 24, 32, 16) \n0 -> 1", style=solid];
"290 OSNet/Sequential[conv3]/OSBlock[1]/__add___0" -> "297 OSNet/Sequential[conv3]/OSBlock[1]/__add___1"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"291 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2" -> "292 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"292 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2" -> "293 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__2"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"293 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__2" -> "294 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"294 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2" -> "295 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"295 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2" -> "296 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___2"  [label="(6, 24, 1, 1) \n0 -> 1", style=solid];
"296 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___2" -> "297 OSNet/Sequential[conv3]/OSBlock[1]/__add___1"  [label="(6, 24, 32, 16) \n0 -> 1", style=solid];
"297 OSNet/Sequential[conv3]/OSBlock[1]/__add___1" -> "304 OSNet/Sequential[conv3]/OSBlock[1]/__add___2"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"298 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3" -> "299 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"299 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3" -> "300 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__3"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"300 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__3" -> "301 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3"  [label="(6, 1, 1, 1) \n0 -> 0", style=solid];
"301 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3" -> "302 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3"  [label="(6, 24, 1, 1) \n0 -> 0", style=solid];
"302 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3" -> "303 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___3"  [label="(6, 24, 1, 1) \n0 -> 1", style=solid];
"303 OSNet/Sequential[conv3]/OSBlock[1]/ChannelGate[gate]/__mul___3" -> "304 OSNet/Sequential[conv3]/OSBlock[1]/__add___2"  [label="(6, 24, 32, 16) \n0 -> 1", style=solid];
"304 OSNet/Sequential[conv3]/OSBlock[1]/__add___2" -> "305 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 24, 32, 16) \n0 -> 0", style=solid];
"305 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0" -> "306 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"306 OSNet/Sequential[conv3]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "307 OSNet/Sequential[conv3]/OSBlock[1]/__add___3"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"307 OSNet/Sequential[conv3]/OSBlock[1]/__add___3" -> "308 OSNet/Sequential[conv3]/OSBlock[1]/relu_0"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"308 OSNet/Sequential[conv3]/OSBlock[1]/relu_0" -> "309 OSNet/Sequential[conv3]/Sequential[2]/Conv1x1[0]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"309 OSNet/Sequential[conv3]/Sequential[2]/Conv1x1[0]/NNCFConv2d[conv]/conv2d_0" -> "310 OSNet/Sequential[conv3]/Sequential[2]/Conv1x1[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"310 OSNet/Sequential[conv3]/Sequential[2]/Conv1x1[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "311 OSNet/Sequential[conv3]/Sequential[2]/Conv1x1[0]/ReLU[relu]/relu__0"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"311 OSNet/Sequential[conv3]/Sequential[2]/Conv1x1[0]/ReLU[relu]/relu__0" -> "312 OSNet/Sequential[conv3]/Sequential[2]/AvgPool2d[1]/avg_pool2d_0"  [label="(6, 96, 32, 16) \n0 -> 0", style=solid];
"312 OSNet/Sequential[conv3]/Sequential[2]/AvgPool2d[1]/avg_pool2d_0" -> "313 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 96, 16, 8) \n0 -> 0", style=solid];
"312 OSNet/Sequential[conv3]/Sequential[2]/AvgPool2d[1]/avg_pool2d_0" -> "385 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 96, 16, 8) \n0 -> 0", style=solid];
"313 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0" -> "314 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"314 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "315 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"315 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "316 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"315 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "320 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"315 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "328 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"315 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "340 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"316 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0" -> "317 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"317 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0" -> "318 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"318 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "319 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"319 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "356 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"319 OSNet/Sequential[conv4]/OSBlock[0]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "361 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"320 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "321 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"321 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "322 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"322 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "323 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"323 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "324 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"324 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "325 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"325 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "326 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"326 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "327 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"327 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "362 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"327 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "367 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___1"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"328 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "329 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"329 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "330 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"330 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "331 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"331 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "332 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"332 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "333 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"333 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "334 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"334 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "335 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"335 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "336 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"336 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "337 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"337 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "338 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"338 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "339 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"339 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "369 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"339 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "374 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___2"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"340 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "341 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"341 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "342 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"342 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "343 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"343 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "344 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"344 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "345 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"345 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "346 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"346 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "347 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"347 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "348 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"348 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "349 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"349 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "350 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"350 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "351 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"351 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "352 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"352 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0" -> "353 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"353 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0" -> "354 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"354 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "355 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"355 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "376 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"355 OSNet/Sequential[conv4]/OSBlock[0]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "381 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___3"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"356 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0" -> "357 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"357 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0" -> "358 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__0"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"358 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__0" -> "359 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"359 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0" -> "360 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"360 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0" -> "361 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___0"  [label="(6, 32, 1, 1) \n0 -> 1", style=solid];
"361 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___0" -> "368 OSNet/Sequential[conv4]/OSBlock[0]/__add___0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"362 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1" -> "363 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"363 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1" -> "364 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__1"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"364 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__1" -> "365 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"365 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1" -> "366 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"366 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1" -> "367 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___1"  [label="(6, 32, 1, 1) \n0 -> 1", style=solid];
"367 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___1" -> "368 OSNet/Sequential[conv4]/OSBlock[0]/__add___0"  [label="(6, 32, 16, 8) \n0 -> 1", style=solid];
"368 OSNet/Sequential[conv4]/OSBlock[0]/__add___0" -> "375 OSNet/Sequential[conv4]/OSBlock[0]/__add___1"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"369 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2" -> "370 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"370 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2" -> "371 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__2"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"371 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__2" -> "372 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"372 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2" -> "373 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"373 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2" -> "374 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___2"  [label="(6, 32, 1, 1) \n0 -> 1", style=solid];
"374 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___2" -> "375 OSNet/Sequential[conv4]/OSBlock[0]/__add___1"  [label="(6, 32, 16, 8) \n0 -> 1", style=solid];
"375 OSNet/Sequential[conv4]/OSBlock[0]/__add___1" -> "382 OSNet/Sequential[conv4]/OSBlock[0]/__add___2"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"376 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3" -> "377 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"377 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3" -> "378 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__3"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"378 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/ReLU[relu]/relu__3" -> "379 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"379 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3" -> "380 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"380 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3" -> "381 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___3"  [label="(6, 32, 1, 1) \n0 -> 1", style=solid];
"381 OSNet/Sequential[conv4]/OSBlock[0]/ChannelGate[gate]/__mul___3" -> "382 OSNet/Sequential[conv4]/OSBlock[0]/__add___2"  [label="(6, 32, 16, 8) \n0 -> 1", style=solid];
"382 OSNet/Sequential[conv4]/OSBlock[0]/__add___2" -> "383 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"383 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0" -> "384 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"384 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "387 OSNet/Sequential[conv4]/OSBlock[0]/__add___3"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"385 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFConv2d[conv]/conv2d_0" -> "386 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"386 OSNet/Sequential[conv4]/OSBlock[0]/Conv1x1Linear[downsample]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "387 OSNet/Sequential[conv4]/OSBlock[0]/__add___3"  [label="(6, 128, 16, 8) \n0 -> 1", style=solid];
"387 OSNet/Sequential[conv4]/OSBlock[0]/__add___3" -> "388 OSNet/Sequential[conv4]/OSBlock[0]/relu_0"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"388 OSNet/Sequential[conv4]/OSBlock[0]/relu_0" -> "389 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"388 OSNet/Sequential[conv4]/OSBlock[0]/relu_0" -> "461 OSNet/Sequential[conv4]/OSBlock[1]/__add___3"  [label="(6, 128, 16, 8) \n0 -> 1", style=solid];
"389 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/NNCFConv2d[conv]/conv2d_0" -> "390 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"390 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "391 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"391 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "392 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"391 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "396 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"391 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "404 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"391 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1[conv1]/ReLU[relu]/relu__0" -> "416 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"392 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv1]/conv2d_0" -> "393 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"393 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/NNCFConv2d[conv2]/conv2d_0" -> "394 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"394 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "395 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"395 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "432 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"395 OSNet/Sequential[conv4]/OSBlock[1]/LightConv3x3[conv2a]/ReLU[relu]/relu__0" -> "437 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"396 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "397 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"397 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "398 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"398 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "399 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"399 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "400 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"400 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "401 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"401 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "402 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"402 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "403 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"403 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "438 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"403 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2b]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "443 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___1"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"404 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "405 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"405 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "406 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"406 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "407 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"407 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "408 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"408 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "409 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"409 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "410 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"410 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "411 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"411 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "412 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"412 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "413 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"413 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "414 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"414 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "415 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"415 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "445 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"415 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2c]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "450 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___2"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"416 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv1]/conv2d_0" -> "417 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"417 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFConv2d[conv2]/conv2d_0" -> "418 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"418 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "419 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"419 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[0]/ReLU[relu]/relu__0" -> "420 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"420 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv1]/conv2d_0" -> "421 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"421 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFConv2d[conv2]/conv2d_0" -> "422 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"422 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "423 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"423 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[1]/ReLU[relu]/relu__0" -> "424 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"424 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv1]/conv2d_0" -> "425 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"425 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFConv2d[conv2]/conv2d_0" -> "426 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"426 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "427 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"427 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[2]/ReLU[relu]/relu__0" -> "428 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"428 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv1]/conv2d_0" -> "429 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"429 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFConv2d[conv2]/conv2d_0" -> "430 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"430 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "431 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"431 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "452 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"431 OSNet/Sequential[conv4]/OSBlock[1]/Sequential[conv2d]/LightConv3x3[3]/ReLU[relu]/relu__0" -> "457 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___3"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"432 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0" -> "433 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"433 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_0" -> "434 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__0"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"434 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__0" -> "435 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"435 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_0" -> "436 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"436 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_0" -> "437 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___0"  [label="(6, 32, 1, 1) \n0 -> 1", style=solid];
"437 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___0" -> "444 OSNet/Sequential[conv4]/OSBlock[1]/__add___0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"438 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_1" -> "439 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"439 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_1" -> "440 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__1"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"440 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__1" -> "441 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"441 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_1" -> "442 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"442 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_1" -> "443 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___1"  [label="(6, 32, 1, 1) \n0 -> 1", style=solid];
"443 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___1" -> "444 OSNet/Sequential[conv4]/OSBlock[1]/__add___0"  [label="(6, 32, 16, 8) \n0 -> 1", style=solid];
"444 OSNet/Sequential[conv4]/OSBlock[1]/__add___0" -> "451 OSNet/Sequential[conv4]/OSBlock[1]/__add___1"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"445 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_2" -> "446 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"446 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_2" -> "447 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__2"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"447 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__2" -> "448 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"448 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_2" -> "449 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"449 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_2" -> "450 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___2"  [label="(6, 32, 1, 1) \n0 -> 1", style=solid];
"450 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___2" -> "451 OSNet/Sequential[conv4]/OSBlock[1]/__add___1"  [label="(6, 32, 16, 8) \n0 -> 1", style=solid];
"451 OSNet/Sequential[conv4]/OSBlock[1]/__add___1" -> "458 OSNet/Sequential[conv4]/OSBlock[1]/__add___2"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"452 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_3" -> "453 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"453 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc1]/conv2d_3" -> "454 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__3"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"454 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/ReLU[relu]/relu__3" -> "455 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3"  [label="(6, 2, 1, 1) \n0 -> 0", style=solid];
"455 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/NNCFConv2d[fc2]/conv2d_3" -> "456 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3"  [label="(6, 32, 1, 1) \n0 -> 0", style=solid];
"456 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/Sigmoid[gate_activation]/sigmoid_3" -> "457 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___3"  [label="(6, 32, 1, 1) \n0 -> 1", style=solid];
"457 OSNet/Sequential[conv4]/OSBlock[1]/ChannelGate[gate]/__mul___3" -> "458 OSNet/Sequential[conv4]/OSBlock[1]/__add___2"  [label="(6, 32, 16, 8) \n0 -> 1", style=solid];
"458 OSNet/Sequential[conv4]/OSBlock[1]/__add___2" -> "459 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 32, 16, 8) \n0 -> 0", style=solid];
"459 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFConv2d[conv]/conv2d_0" -> "460 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"460 OSNet/Sequential[conv4]/OSBlock[1]/Conv1x1Linear[conv3]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "461 OSNet/Sequential[conv4]/OSBlock[1]/__add___3"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"461 OSNet/Sequential[conv4]/OSBlock[1]/__add___3" -> "462 OSNet/Sequential[conv4]/OSBlock[1]/relu_0"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"462 OSNet/Sequential[conv4]/OSBlock[1]/relu_0" -> "463 OSNet/Conv1x1[conv5]/NNCFConv2d[conv]/conv2d_0"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"463 OSNet/Conv1x1[conv5]/NNCFConv2d[conv]/conv2d_0" -> "464 OSNet/Conv1x1[conv5]/NNCFBatchNorm2d[bn]/batch_norm_0"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"464 OSNet/Conv1x1[conv5]/NNCFBatchNorm2d[bn]/batch_norm_0" -> "465 OSNet/Conv1x1[conv5]/ReLU[relu]/relu__0"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"465 OSNet/Conv1x1[conv5]/ReLU[relu]/relu__0" -> "466 OSNet/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0"  [label="(6, 128, 16, 8) \n0 -> 0", style=solid];
"466 OSNet/AdaptiveAvgPool2d[global_avgpool]/adaptive_avg_pool2d_0" -> "467 OSNet/view_0"  [label="(6, 128, 1, 1) \n0 -> 0", style=solid];
"467 OSNet/view_0" -> "468 OSNet/Sequential[fc]/NNCFLinear[0]/linear_0"  [label="(6, 128) \n0 -> 0", style=solid];
"468 OSNet/Sequential[fc]/NNCFLinear[0]/linear_0" -> "469 OSNet/Sequential[fc]/NNCFBatchNorm1d[1]/batch_norm_0"  [label="(6, 512) \n0 -> 0", style=solid];
"469 OSNet/Sequential[fc]/NNCFBatchNorm1d[1]/batch_norm_0" -> "470 OSNet/Sequential[fc]/ReLU[2]/relu__0"  [label="(6, 512) \n0 -> 0", style=solid];
"470 OSNet/Sequential[fc]/ReLU[2]/relu__0" -> "471 /nncf_model_output_0"  [label="(6, 512) \n0 -> 0", style=solid];
}
