Classic Timing Analyzer report for ProjetoCPU
Wed Oct 16 10:41:51 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 15.452 ns                        ; Registrador:A_Control|Saida[1] ; S[30]                         ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 106.73 MHz ( period = 9.369 ns ) ; Registrador:A_Control|Saida[1] ; Registrador:PCWrite|Saida[31] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 106.73 MHz ( period = 9.369 ns )                    ; Registrador:A_Control|Saida[1] ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 9.203 ns                ;
; N/A                                     ; 107.07 MHz ( period = 9.340 ns )                    ; Registrador:PCWrite|Saida[0]   ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 107.08 MHz ( period = 9.339 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 9.155 ns                ;
; N/A                                     ; 107.08 MHz ( period = 9.339 ns )                    ; Registrador:A_Control|Saida[1] ; Registrador:EPCWrite|Saida[31]      ; clk        ; clk      ; None                        ; None                      ; 9.175 ns                ;
; N/A                                     ; 107.41 MHz ( period = 9.310 ns )                    ; Registrador:PCWrite|Saida[0]   ; Registrador:EPCWrite|Saida[31]      ; clk        ; clk      ; None                        ; None                      ; 9.144 ns                ;
; N/A                                     ; 107.42 MHz ( period = 9.309 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Registrador:EPCWrite|Saida[31]      ; clk        ; clk      ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 107.77 MHz ( period = 9.279 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 9.120 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 9.119 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 9.119 ns                ;
; N/A                                     ; 107.79 MHz ( period = 9.277 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 9.116 ns                ;
; N/A                                     ; 107.79 MHz ( period = 9.277 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 9.118 ns                ;
; N/A                                     ; 107.81 MHz ( period = 9.276 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 107.81 MHz ( period = 9.276 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 107.82 MHz ( period = 9.275 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 9.116 ns                ;
; N/A                                     ; 107.82 MHz ( period = 9.275 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 9.116 ns                ;
; N/A                                     ; 107.82 MHz ( period = 9.275 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 9.114 ns                ;
; N/A                                     ; 107.83 MHz ( period = 9.274 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg24[0]      ; clk        ; clk      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 107.84 MHz ( period = 9.273 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg21[0]      ; clk        ; clk      ; None                        ; None                      ; 9.116 ns                ;
; N/A                                     ; 107.84 MHz ( period = 9.273 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg8[0]       ; clk        ; clk      ; None                        ; None                      ; 9.112 ns                ;
; N/A                                     ; 107.85 MHz ( period = 9.272 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg17[0]      ; clk        ; clk      ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 108.11 MHz ( period = 9.250 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg19[0]      ; clk        ; clk      ; None                        ; None                      ; 9.080 ns                ;
; N/A                                     ; 108.11 MHz ( period = 9.250 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 9.080 ns                ;
; N/A                                     ; 108.11 MHz ( period = 9.250 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 9.089 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg23[0]      ; clk        ; clk      ; None                        ; None                      ; 9.079 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg9[0]       ; clk        ; clk      ; None                        ; None                      ; 9.079 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 9.072 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 9.088 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 9.088 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; Controle:inst4|ALUControl[1]   ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 9.079 ns                ;
; N/A                                     ; 108.13 MHz ( period = 9.248 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 108.13 MHz ( period = 9.248 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg13[0]      ; clk        ; clk      ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 108.13 MHz ( period = 9.248 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 9.085 ns                ;
; N/A                                     ; 108.13 MHz ( period = 9.248 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 9.071 ns                ;
; N/A                                     ; 108.13 MHz ( period = 9.248 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 9.087 ns                ;
; N/A                                     ; 108.13 MHz ( period = 9.248 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 9.071 ns                ;
; N/A                                     ; 108.14 MHz ( period = 9.247 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 108.14 MHz ( period = 9.247 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 9.068 ns                ;
; N/A                                     ; 108.14 MHz ( period = 9.247 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 9.070 ns                ;
; N/A                                     ; 108.14 MHz ( period = 9.247 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 108.15 MHz ( period = 9.246 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg27[0]      ; clk        ; clk      ; None                        ; None                      ; 9.076 ns                ;
; N/A                                     ; 108.15 MHz ( period = 9.246 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg31[0]      ; clk        ; clk      ; None                        ; None                      ; 9.076 ns                ;
; N/A                                     ; 108.15 MHz ( period = 9.246 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 9.067 ns                ;
; N/A                                     ; 108.15 MHz ( period = 9.246 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 9.085 ns                ;
; N/A                                     ; 108.15 MHz ( period = 9.246 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 9.085 ns                ;
; N/A                                     ; 108.15 MHz ( period = 9.246 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 9.083 ns                ;
; N/A                                     ; 108.15 MHz ( period = 9.246 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 9.067 ns                ;
; N/A                                     ; 108.17 MHz ( period = 9.245 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 9.068 ns                ;
; N/A                                     ; 108.17 MHz ( period = 9.245 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 9.068 ns                ;
; N/A                                     ; 108.17 MHz ( period = 9.245 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg24[0]      ; clk        ; clk      ; None                        ; None                      ; 9.082 ns                ;
; N/A                                     ; 108.17 MHz ( period = 9.245 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 9.066 ns                ;
; N/A                                     ; 108.18 MHz ( period = 9.244 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg21[0]      ; clk        ; clk      ; None                        ; None                      ; 9.085 ns                ;
; N/A                                     ; 108.18 MHz ( period = 9.244 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg29[0]      ; clk        ; clk      ; None                        ; None                      ; 9.074 ns                ;
; N/A                                     ; 108.18 MHz ( period = 9.244 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg25[0]      ; clk        ; clk      ; None                        ; None                      ; 9.074 ns                ;
; N/A                                     ; 108.18 MHz ( period = 9.244 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg24[0]      ; clk        ; clk      ; None                        ; None                      ; 9.065 ns                ;
; N/A                                     ; 108.18 MHz ( period = 9.244 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg8[0]       ; clk        ; clk      ; None                        ; None                      ; 9.081 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg21[0]      ; clk        ; clk      ; None                        ; None                      ; 9.068 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg17[0]      ; clk        ; clk      ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 9.073 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg8[0]       ; clk        ; clk      ; None                        ; None                      ; 9.064 ns                ;
; N/A                                     ; 108.20 MHz ( period = 9.242 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg17[0]      ; clk        ; clk      ; None                        ; None                      ; 9.067 ns                ;
; N/A                                     ; 108.20 MHz ( period = 9.242 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 9.072 ns                ;
; N/A                                     ; 108.23 MHz ( period = 9.240 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg30[0]      ; clk        ; clk      ; None                        ; None                      ; 9.070 ns                ;
; N/A                                     ; 108.25 MHz ( period = 9.238 ns )                    ; Registrador:A_Control|Saida[1] ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 9.068 ns                ;
; N/A                                     ; 108.41 MHz ( period = 9.224 ns )                    ; Registrador:A_Control|Saida[1] ; Registrador:ALUOutControl|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 9.071 ns                ;
; N/A                                     ; 108.45 MHz ( period = 9.221 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg19[0]      ; clk        ; clk      ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 108.45 MHz ( period = 9.221 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 108.45 MHz ( period = 9.221 ns )                    ; Registrador:A_Control|Saida[1] ; Registrador:PCWrite|Saida[30]       ; clk        ; clk      ; None                        ; None                      ; 9.067 ns                ;
; N/A                                     ; 108.46 MHz ( period = 9.220 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg23[0]      ; clk        ; clk      ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 108.46 MHz ( period = 9.220 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg19[0]      ; clk        ; clk      ; None                        ; None                      ; 9.032 ns                ;
; N/A                                     ; 108.46 MHz ( period = 9.220 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 9.032 ns                ;
; N/A                                     ; 108.46 MHz ( period = 9.220 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg9[0]       ; clk        ; clk      ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 108.47 MHz ( period = 9.219 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg23[0]      ; clk        ; clk      ; None                        ; None                      ; 9.031 ns                ;
; N/A                                     ; 108.47 MHz ( period = 9.219 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 108.47 MHz ( period = 9.219 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg13[0]      ; clk        ; clk      ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 108.47 MHz ( period = 9.219 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg9[0]       ; clk        ; clk      ; None                        ; None                      ; 9.031 ns                ;
; N/A                                     ; 108.47 MHz ( period = 9.219 ns )                    ; Controle:inst4|ALUControl[1]   ; Registrador:EPCWrite|Saida[31]      ; clk        ; clk      ; None                        ; None                      ; 9.051 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 9.030 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg13[0]      ; clk        ; clk      ; None                        ; None                      ; 9.030 ns                ;
; N/A                                     ; 108.50 MHz ( period = 9.217 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg27[0]      ; clk        ; clk      ; None                        ; None                      ; 9.045 ns                ;
; N/A                                     ; 108.50 MHz ( period = 9.217 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg31[0]      ; clk        ; clk      ; None                        ; None                      ; 9.045 ns                ;
; N/A                                     ; 108.51 MHz ( period = 9.216 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg27[0]      ; clk        ; clk      ; None                        ; None                      ; 9.028 ns                ;
; N/A                                     ; 108.51 MHz ( period = 9.216 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg31[0]      ; clk        ; clk      ; None                        ; None                      ; 9.028 ns                ;
; N/A                                     ; 108.52 MHz ( period = 9.215 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg29[0]      ; clk        ; clk      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 108.52 MHz ( period = 9.215 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg25[0]      ; clk        ; clk      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 108.53 MHz ( period = 9.214 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg29[0]      ; clk        ; clk      ; None                        ; None                      ; 9.026 ns                ;
; N/A                                     ; 108.53 MHz ( period = 9.214 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg25[0]      ; clk        ; clk      ; None                        ; None                      ; 9.026 ns                ;
; N/A                                     ; 108.53 MHz ( period = 9.214 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 9.042 ns                ;
; N/A                                     ; 108.53 MHz ( period = 9.214 ns )                    ; Controle:inst4|ALUControl[0]   ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 9.044 ns                ;
; N/A                                     ; 108.54 MHz ( period = 9.213 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 108.54 MHz ( period = 9.213 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 108.55 MHz ( period = 9.212 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 9.024 ns                ;
; N/A                                     ; 108.57 MHz ( period = 9.211 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg30[0]      ; clk        ; clk      ; None                        ; None                      ; 9.039 ns                ;
; N/A                                     ; 108.58 MHz ( period = 9.210 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg30[0]      ; clk        ; clk      ; None                        ; None                      ; 9.022 ns                ;
; N/A                                     ; 108.58 MHz ( period = 9.210 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 9.040 ns                ;
; N/A                                     ; 108.59 MHz ( period = 9.209 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 9.037 ns                ;
; N/A                                     ; 108.60 MHz ( period = 9.208 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 9.020 ns                ;
; N/A                                     ; 108.75 MHz ( period = 9.195 ns )                    ; Registrador:PCWrite|Saida[0]   ; Registrador:ALUOutControl|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 9.040 ns                ;
; N/A                                     ; 108.77 MHz ( period = 9.194 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Registrador:ALUOutControl|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 9.023 ns                ;
; N/A                                     ; 108.79 MHz ( period = 9.192 ns )                    ; Registrador:PCWrite|Saida[0]   ; Registrador:PCWrite|Saida[30]       ; clk        ; clk      ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 108.80 MHz ( period = 9.191 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Registrador:PCWrite|Saida[30]       ; clk        ; clk      ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 108.86 MHz ( period = 9.186 ns )                    ; Registrador:PCWrite|Saida[1]   ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 9.022 ns                ;
; N/A                                     ; 108.89 MHz ( period = 9.184 ns )                    ; Controle:inst4|ALUControl[0]   ; Registrador:EPCWrite|Saida[31]      ; clk        ; clk      ; None                        ; None                      ; 9.016 ns                ;
; N/A                                     ; 108.92 MHz ( period = 9.181 ns )                    ; Registrador:B_Control|Saida[0] ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 9.015 ns                ;
; N/A                                     ; 108.93 MHz ( period = 9.180 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Registrador:EPCWrite|Saida[31]      ; clk        ; clk      ; None                        ; None                      ; 9.012 ns                ;
; N/A                                     ; 109.18 MHz ( period = 9.159 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 8.996 ns                ;
; N/A                                     ; 109.19 MHz ( period = 9.158 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 8.995 ns                ;
; N/A                                     ; 109.19 MHz ( period = 9.158 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 8.995 ns                ;
; N/A                                     ; 109.21 MHz ( period = 9.157 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 109.21 MHz ( period = 9.157 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 109.22 MHz ( period = 9.156 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 109.22 MHz ( period = 9.156 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 109.22 MHz ( period = 9.156 ns )                    ; Registrador:PCWrite|Saida[1]   ; Registrador:EPCWrite|Saida[31]      ; clk        ; clk      ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 109.23 MHz ( period = 9.155 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 109.23 MHz ( period = 9.155 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 109.23 MHz ( period = 9.155 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 8.990 ns                ;
; N/A                                     ; 109.24 MHz ( period = 9.154 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg24[0]      ; clk        ; clk      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 109.25 MHz ( period = 9.153 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg21[0]      ; clk        ; clk      ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 109.25 MHz ( period = 9.153 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg8[0]       ; clk        ; clk      ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 109.27 MHz ( period = 9.152 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg17[0]      ; clk        ; clk      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 109.28 MHz ( period = 9.151 ns )                    ; Registrador:B_Control|Saida[0] ; Registrador:EPCWrite|Saida[31]      ; clk        ; clk      ; None                        ; None                      ; 8.987 ns                ;
; N/A                                     ; 109.49 MHz ( period = 9.133 ns )                    ; Registrador:A_Control|Saida[0] ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 8.967 ns                ;
; N/A                                     ; 109.53 MHz ( period = 9.130 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg19[0]      ; clk        ; clk      ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 109.53 MHz ( period = 9.130 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 109.54 MHz ( period = 9.129 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg23[0]      ; clk        ; clk      ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 109.54 MHz ( period = 9.129 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg9[0]       ; clk        ; clk      ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 109.55 MHz ( period = 9.128 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 109.55 MHz ( period = 9.128 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg13[0]      ; clk        ; clk      ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 109.58 MHz ( period = 9.126 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg27[0]      ; clk        ; clk      ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 109.58 MHz ( period = 9.126 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg31[0]      ; clk        ; clk      ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 109.58 MHz ( period = 9.126 ns )                    ; Registrador:B_Control|Saida[1] ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg29[0]      ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg25[0]      ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 8.961 ns                ;
; N/A                                     ; 109.61 MHz ( period = 9.123 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg14[0]      ; clk        ; clk      ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 109.61 MHz ( period = 9.123 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 109.61 MHz ( period = 9.123 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 109.63 MHz ( period = 9.122 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg22[0]      ; clk        ; clk      ; None                        ; None                      ; 8.948 ns                ;
; N/A                                     ; 109.63 MHz ( period = 9.122 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 8.957 ns                ;
; N/A                                     ; 109.63 MHz ( period = 9.122 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 8.959 ns                ;
; N/A                                     ; 109.64 MHz ( period = 9.121 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 109.64 MHz ( period = 9.121 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 109.65 MHz ( period = 9.120 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg30[0]      ; clk        ; clk      ; None                        ; None                      ; 8.946 ns                ;
; N/A                                     ; 109.65 MHz ( period = 9.120 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 8.957 ns                ;
; N/A                                     ; 109.65 MHz ( period = 9.120 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 8.957 ns                ;
; N/A                                     ; 109.65 MHz ( period = 9.120 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 8.957 ns                ;
; N/A                                     ; 109.65 MHz ( period = 9.120 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 109.66 MHz ( period = 9.119 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 109.66 MHz ( period = 9.119 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 109.66 MHz ( period = 9.119 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg24[0]      ; clk        ; clk      ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 109.67 MHz ( period = 9.118 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg21[0]      ; clk        ; clk      ; None                        ; None                      ; 8.957 ns                ;
; N/A                                     ; 109.67 MHz ( period = 9.118 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg6[0]       ; clk        ; clk      ; None                        ; None                      ; 8.944 ns                ;
; N/A                                     ; 109.67 MHz ( period = 9.118 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 109.67 MHz ( period = 9.118 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 109.67 MHz ( period = 9.118 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg8[0]       ; clk        ; clk      ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg17[0]      ; clk        ; clk      ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 8.951 ns                ;
; N/A                                     ; 109.71 MHz ( period = 9.115 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg24[0]      ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg21[0]      ; clk        ; clk      ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg8[0]       ; clk        ; clk      ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 109.73 MHz ( period = 9.113 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg17[0]      ; clk        ; clk      ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 109.75 MHz ( period = 9.112 ns )                    ; Instr_Reg:IRWrite|Instr15_0[1] ; Registrador:PCWrite|Saida[31]       ; clk        ; clk      ; None                        ; None                      ; 8.946 ns                ;
; N/A                                     ; 109.84 MHz ( period = 9.104 ns )                    ; Controle:inst4|ALUControl[1]   ; Registrador:ALUOutControl|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 8.947 ns                ;
; N/A                                     ; 109.85 MHz ( period = 9.103 ns )                    ; Registrador:A_Control|Saida[0] ; Registrador:EPCWrite|Saida[31]      ; clk        ; clk      ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 109.88 MHz ( period = 9.101 ns )                    ; Controle:inst4|ALUControl[1]   ; Registrador:PCWrite|Saida[30]       ; clk        ; clk      ; None                        ; None                      ; 8.943 ns                ;
; N/A                                     ; 109.94 MHz ( period = 9.096 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 109.94 MHz ( period = 9.096 ns )                    ; Registrador:B_Control|Saida[1] ; Registrador:EPCWrite|Saida[31]      ; clk        ; clk      ; None                        ; None                      ; 8.932 ns                ;
; N/A                                     ; 109.95 MHz ( period = 9.095 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg19[0]      ; clk        ; clk      ; None                        ; None                      ; 8.921 ns                ;
; N/A                                     ; 109.95 MHz ( period = 9.095 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 8.921 ns                ;
; N/A                                     ; 109.95 MHz ( period = 9.095 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 8.938 ns                ;
; N/A                                     ; 109.95 MHz ( period = 9.095 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 8.938 ns                ;
; N/A                                     ; 109.96 MHz ( period = 9.094 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg23[0]      ; clk        ; clk      ; None                        ; None                      ; 8.920 ns                ;
; N/A                                     ; 109.96 MHz ( period = 9.094 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg9[0]       ; clk        ; clk      ; None                        ; None                      ; 8.920 ns                ;
; N/A                                     ; 109.96 MHz ( period = 9.094 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 8.935 ns                ;
; N/A                                     ; 109.96 MHz ( period = 9.094 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg12[0]      ; clk        ; clk      ; None                        ; None                      ; 8.937 ns                ;
; N/A                                     ; 109.97 MHz ( period = 9.093 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 8.919 ns                ;
; N/A                                     ; 109.97 MHz ( period = 9.093 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg13[0]      ; clk        ; clk      ; None                        ; None                      ; 8.919 ns                ;
; N/A                                     ; 109.97 MHz ( period = 9.093 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg10[0]      ; clk        ; clk      ; None                        ; None                      ; 8.934 ns                ;
; N/A                                     ; 109.97 MHz ( period = 9.093 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg16[0]      ; clk        ; clk      ; None                        ; None                      ; 8.934 ns                ;
; N/A                                     ; 109.99 MHz ( period = 9.092 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg26[0]      ; clk        ; clk      ; None                        ; None                      ; 8.935 ns                ;
; N/A                                     ; 109.99 MHz ( period = 9.092 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg2[0]       ; clk        ; clk      ; None                        ; None                      ; 8.935 ns                ;
; N/A                                     ; 109.99 MHz ( period = 9.092 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg0[0]       ; clk        ; clk      ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 110.00 MHz ( period = 9.091 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg19[0]      ; clk        ; clk      ; None                        ; None                      ; 8.917 ns                ;
; N/A                                     ; 110.00 MHz ( period = 9.091 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg27[0]      ; clk        ; clk      ; None                        ; None                      ; 8.917 ns                ;
; N/A                                     ; 110.00 MHz ( period = 9.091 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg31[0]      ; clk        ; clk      ; None                        ; None                      ; 8.917 ns                ;
; N/A                                     ; 110.00 MHz ( period = 9.091 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg15[0]      ; clk        ; clk      ; None                        ; None                      ; 8.917 ns                ;
; N/A                                     ; 110.00 MHz ( period = 9.091 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg4[0]       ; clk        ; clk      ; None                        ; None                      ; 8.932 ns                ;
; N/A                                     ; 110.00 MHz ( period = 9.091 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg24[0]      ; clk        ; clk      ; None                        ; None                      ; 8.932 ns                ;
; N/A                                     ; 110.01 MHz ( period = 9.090 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg21[0]      ; clk        ; clk      ; None                        ; None                      ; 8.935 ns                ;
; N/A                                     ; 110.01 MHz ( period = 9.090 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg23[0]      ; clk        ; clk      ; None                        ; None                      ; 8.916 ns                ;
; N/A                                     ; 110.01 MHz ( period = 9.090 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg9[0]       ; clk        ; clk      ; None                        ; None                      ; 8.916 ns                ;
; N/A                                     ; 110.01 MHz ( period = 9.090 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg20[0]      ; clk        ; clk      ; None                        ; None                      ; 8.931 ns                ;
; N/A                                     ; 110.01 MHz ( period = 9.090 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg28[0]      ; clk        ; clk      ; None                        ; None                      ; 8.931 ns                ;
; N/A                                     ; 110.01 MHz ( period = 9.090 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg8[0]       ; clk        ; clk      ; None                        ; None                      ; 8.931 ns                ;
; N/A                                     ; 110.02 MHz ( period = 9.089 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg11[0]      ; clk        ; clk      ; None                        ; None                      ; 8.915 ns                ;
; N/A                                     ; 110.02 MHz ( period = 9.089 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg13[0]      ; clk        ; clk      ; None                        ; None                      ; 8.915 ns                ;
; N/A                                     ; 110.02 MHz ( period = 9.089 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg18[0]      ; clk        ; clk      ; None                        ; None                      ; 8.928 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                     ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 15.452 ns  ; Registrador:A_Control|Saida[1]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.423 ns  ; Registrador:PCWrite|Saida[0]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.422 ns  ; Controle:inst4|ALUSrcB[0]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.391 ns  ; Registrador:A_Control|Saida[1]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.362 ns  ; Registrador:PCWrite|Saida[0]             ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.361 ns  ; Controle:inst4|ALUSrcB[0]                ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.332 ns  ; Controle:inst4|ALUControl[1]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.297 ns  ; Controle:inst4|ALUControl[0]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.293 ns  ; Controle:inst4|ALUSrcA[0]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.271 ns  ; Controle:inst4|ALUControl[1]             ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.269 ns  ; Registrador:PCWrite|Saida[1]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.264 ns  ; Registrador:B_Control|Saida[0]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.236 ns  ; Controle:inst4|ALUControl[0]             ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.232 ns  ; Controle:inst4|ALUSrcA[0]                ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.216 ns  ; Registrador:A_Control|Saida[0]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.213 ns  ; Registrador:A_Control|Saida[1]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.209 ns  ; Registrador:B_Control|Saida[1]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.208 ns  ; Registrador:PCWrite|Saida[1]             ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.203 ns  ; Registrador:B_Control|Saida[0]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.195 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.184 ns  ; Registrador:PCWrite|Saida[0]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.183 ns  ; Controle:inst4|ALUSrcB[0]                ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.157 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.155 ns  ; Registrador:A_Control|Saida[0]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.148 ns  ; Registrador:B_Control|Saida[1]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.145 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.134 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.113 ns  ; Controle:inst4|ALUControl[2]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.096 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.093 ns  ; Controle:inst4|ALUControl[1]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.093 ns  ; Registrador:PCWrite|Saida[2]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.090 ns  ; Controle:inst4|ALUSrcB[1]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.084 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE      ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.072 ns  ; Registrador:B_Control|Saida[2]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.070 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.058 ns  ; Controle:inst4|ALUControl[0]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.054 ns  ; Controle:inst4|ALUSrcA[0]                ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.052 ns  ; Controle:inst4|ALUControl[2]             ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.032 ns  ; Registrador:PCWrite|Saida[2]             ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.030 ns  ; Registrador:PCWrite|Saida[1]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.029 ns  ; Controle:inst4|ALUSrcB[1]                ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.025 ns  ; Registrador:B_Control|Saida[0]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.011 ns  ; Registrador:B_Control|Saida[2]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.009 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.998 ns  ; Registrador:A_Control|Saida[3]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.980 ns  ; Registrador:B_Control|Saida[3]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.977 ns  ; Registrador:A_Control|Saida[0]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.970 ns  ; Registrador:B_Control|Saida[1]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.970 ns  ; Registrador:PCWrite|Saida[3]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.956 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.941 ns  ; Registrador:A_Control|Saida[1]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.940 ns  ; Registrador:A_Control|Saida[1]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.937 ns  ; Registrador:A_Control|Saida[3]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; Registrador:B_Control|Saida[3]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.918 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.912 ns  ; Registrador:PCWrite|Saida[0]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.911 ns  ; Controle:inst4|ALUSrcB[0]                ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.911 ns  ; Registrador:PCWrite|Saida[0]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.910 ns  ; Controle:inst4|ALUSrcB[0]                ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.909 ns  ; Registrador:PCWrite|Saida[3]             ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.906 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.888 ns  ; Registrador:A_Control|Saida[2]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.874 ns  ; Controle:inst4|ALUControl[2]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.854 ns  ; Registrador:PCWrite|Saida[2]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.851 ns  ; Controle:inst4|ALUSrcB[1]                ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.838 ns  ; Registrador:A_Control|Saida[1]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.833 ns  ; Registrador:B_Control|Saida[2]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.831 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.827 ns  ; Registrador:A_Control|Saida[2]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.821 ns  ; Controle:inst4|ALUControl[1]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.820 ns  ; Controle:inst4|ALUControl[1]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.809 ns  ; Registrador:PCWrite|Saida[0]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.808 ns  ; Controle:inst4|ALUSrcB[0]                ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.786 ns  ; Controle:inst4|ALUControl[0]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.785 ns  ; Controle:inst4|ALUControl[0]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.782 ns  ; Controle:inst4|ALUSrcA[0]                ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.781 ns  ; Controle:inst4|ALUSrcA[0]                ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.781 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.759 ns  ; Registrador:A_Control|Saida[3]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.758 ns  ; Registrador:PCWrite|Saida[1]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.757 ns  ; Registrador:PCWrite|Saida[1]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.753 ns  ; Registrador:B_Control|Saida[0]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.752 ns  ; Registrador:B_Control|Saida[0]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.741 ns  ; Registrador:B_Control|Saida[3]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.731 ns  ; Registrador:PCWrite|Saida[3]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.720 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.718 ns  ; Controle:inst4|ALUControl[1]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.705 ns  ; Registrador:A_Control|Saida[0]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.704 ns  ; Registrador:A_Control|Saida[0]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.698 ns  ; Registrador:B_Control|Saida[1]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.697 ns  ; Registrador:B_Control|Saida[1]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.684 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.683 ns  ; Controle:inst4|ALUControl[0]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.683 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.679 ns  ; Controle:inst4|ALUSrcA[0]                ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.671 ns  ; Instr_Reg:IRWrite|Instr15_0[5]~DUPLICATE ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.655 ns  ; Registrador:PCWrite|Saida[1]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.650 ns  ; Registrador:B_Control|Saida[0]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.649 ns  ; Registrador:A_Control|Saida[2]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.646 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.645 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.634 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE      ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.633 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE      ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.610 ns  ; Instr_Reg:IRWrite|Instr15_0[5]~DUPLICATE ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.602 ns  ; Registrador:A_Control|Saida[0]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.602 ns  ; Controle:inst4|ALUControl[2]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.601 ns  ; Controle:inst4|ALUControl[2]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.595 ns  ; Registrador:B_Control|Saida[1]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.591 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.582 ns  ; Registrador:PCWrite|Saida[2]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.581 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.581 ns  ; Registrador:PCWrite|Saida[2]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.580 ns  ; Instr_Reg:IRWrite|Instr15_0[11]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.579 ns  ; Controle:inst4|ALUSrcB[1]                ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.578 ns  ; Controle:inst4|ALUSrcB[1]                ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.565 ns  ; Registrador:B_Control|Saida[4]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.563 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.561 ns  ; Registrador:B_Control|Saida[2]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.560 ns  ; Registrador:B_Control|Saida[2]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.559 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.558 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.543 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.542 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.531 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE      ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.530 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.528 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.521 ns  ; Registrador:B_Control|Saida[6]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.519 ns  ; Instr_Reg:IRWrite|Instr15_0[11]          ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.508 ns  ; Registrador:A_Control|Saida[1]           ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.504 ns  ; Registrador:B_Control|Saida[4]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.502 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.499 ns  ; Controle:inst4|ALUControl[2]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.487 ns  ; Registrador:A_Control|Saida[3]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.486 ns  ; Registrador:A_Control|Saida[3]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.479 ns  ; Registrador:PCWrite|Saida[0]             ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.479 ns  ; Registrador:PCWrite|Saida[2]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.478 ns  ; Controle:inst4|ALUSrcB[0]                ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.476 ns  ; Controle:inst4|ALUSrcB[1]                ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.469 ns  ; Registrador:B_Control|Saida[3]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.468 ns  ; Registrador:B_Control|Saida[3]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.467 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.460 ns  ; Registrador:B_Control|Saida[6]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.459 ns  ; Registrador:PCWrite|Saida[3]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.458 ns  ; Registrador:B_Control|Saida[2]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.458 ns  ; Registrador:PCWrite|Saida[3]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.456 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.449 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.432 ns  ; Instr_Reg:IRWrite|Instr15_0[5]~DUPLICATE ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.428 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.388 ns  ; Controle:inst4|ALUControl[1]             ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.388 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.387 ns  ; Registrador:B_Control|Saida[8]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.384 ns  ; Registrador:A_Control|Saida[3]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.382 ns  ; Registrador:B_Control|Saida[7]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.377 ns  ; Registrador:A_Control|Saida[2]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.376 ns  ; Registrador:A_Control|Saida[2]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.367 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.366 ns  ; Registrador:B_Control|Saida[3]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.356 ns  ; Registrador:PCWrite|Saida[3]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.353 ns  ; Controle:inst4|ALUControl[0]             ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.352 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.349 ns  ; Controle:inst4|ALUSrcA[0]                ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.348 ns  ; Registrador:A_Control|Saida[5]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.341 ns  ; Instr_Reg:IRWrite|Instr15_0[11]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.326 ns  ; Registrador:B_Control|Saida[8]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.326 ns  ; Registrador:B_Control|Saida[4]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.325 ns  ; Registrador:PCWrite|Saida[1]             ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.324 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.321 ns  ; Registrador:B_Control|Saida[7]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.320 ns  ; Registrador:B_Control|Saida[0]           ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.309 ns  ; Registrador:B_Control|Saida[11]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.289 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.287 ns  ; Registrador:A_Control|Saida[5]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.282 ns  ; Registrador:B_Control|Saida[6]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.274 ns  ; Registrador:A_Control|Saida[2]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.273 ns  ; Registrador:PCWrite|Saida[4]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.272 ns  ; Registrador:A_Control|Saida[0]           ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.270 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 14.269 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 14.265 ns  ; Registrador:B_Control|Saida[1]           ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.251 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.250 ns  ; Instr_Reg:IRWrite|Instr15_0[10]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.248 ns  ; Registrador:B_Control|Saida[11]          ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.228 ns  ; Instr_Reg:IRWrite|Instr15_0[7]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.213 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.212 ns  ; Registrador:PCWrite|Saida[4]             ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.212 ns  ; Registrador:A_Control|Saida[1]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.210 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.203 ns  ; Registrador:B_Control|Saida[9]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.201 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE      ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.189 ns  ; Instr_Reg:IRWrite|Instr15_0[10]          ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.189 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 14.184 ns  ; Registrador:PCWrite|Saida[5]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.183 ns  ; Registrador:PCWrite|Saida[0]             ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.182 ns  ; Controle:inst4|ALUSrcB[0]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 14.169 ns  ; Controle:inst4|ALUControl[2]             ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 14.168 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 14.167 ns  ; Instr_Reg:IRWrite|Instr15_0[7]           ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 14.167 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 14.162 ns  ; Registrador:B_Control|Saida[10]          ; S[30] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                          ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 16 10:41:50 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 106.73 MHz between source register "Registrador:A_Control|Saida[1]" and destination register "Registrador:PCWrite|Saida[31]" (period= 9.369 ns)
    Info: + Longest register to register delay is 9.203 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y22_N25; Fanout = 3; REG Node = 'Registrador:A_Control|Saida[1]'
        Info: 2: + IC(0.623 ns) + CELL(0.228 ns) = 0.851 ns; Loc. = LCCOMB_X33_Y21_N28; Fanout = 3; COMB Node = 'ALUSrcA:inst5|Mux30~0'
        Info: 3: + IC(0.267 ns) + CELL(0.346 ns) = 1.464 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 1.740 ns; Loc. = LCCOMB_X33_Y21_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[3]~34'
        Info: 5: + IC(0.201 ns) + CELL(0.053 ns) = 1.994 ns; Loc. = LCCOMB_X33_Y21_N12; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[3]~3'
        Info: 6: + IC(0.566 ns) + CELL(0.053 ns) = 2.613 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~79'
        Info: 7: + IC(0.237 ns) + CELL(0.228 ns) = 3.078 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~81'
        Info: 8: + IC(0.229 ns) + CELL(0.053 ns) = 3.360 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~75'
        Info: 9: + IC(0.221 ns) + CELL(0.053 ns) = 3.634 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~71'
        Info: 10: + IC(0.372 ns) + CELL(0.053 ns) = 4.059 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~67'
        Info: 11: + IC(0.307 ns) + CELL(0.053 ns) = 4.419 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~63'
        Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 4.690 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~59'
        Info: 13: + IC(0.526 ns) + CELL(0.053 ns) = 5.269 ns; Loc. = LCCOMB_X30_Y20_N24; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~17'
        Info: 14: + IC(0.580 ns) + CELL(0.228 ns) = 6.077 ns; Loc. = LCCOMB_X34_Y20_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~18'
        Info: 15: + IC(0.241 ns) + CELL(0.228 ns) = 6.546 ns; Loc. = LCCOMB_X34_Y20_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~20'
        Info: 16: + IC(0.643 ns) + CELL(0.053 ns) = 7.242 ns; Loc. = LCCOMB_X39_Y20_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~22'
        Info: 17: + IC(0.203 ns) + CELL(0.053 ns) = 7.498 ns; Loc. = LCCOMB_X39_Y20_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~24'
        Info: 18: + IC(0.217 ns) + CELL(0.053 ns) = 7.768 ns; Loc. = LCCOMB_X39_Y20_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~26'
        Info: 19: + IC(0.202 ns) + CELL(0.053 ns) = 8.023 ns; Loc. = LCCOMB_X39_Y20_N26; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[29]~28'
        Info: 20: + IC(0.238 ns) + CELL(0.053 ns) = 8.314 ns; Loc. = LCCOMB_X39_Y20_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux0~1DUPLICATE'
        Info: 21: + IC(0.580 ns) + CELL(0.309 ns) = 9.203 ns; Loc. = LCFF_X40_Y22_N1; Fanout = 2; REG Node = 'Registrador:PCWrite|Saida[31]'
        Info: Total cell delay = 2.309 ns ( 25.09 % )
        Info: Total interconnect delay = 6.894 ns ( 74.91 % )
    Info: - Smallest clock skew is 0.018 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.635 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.830 ns) + CELL(0.618 ns) = 2.635 ns; Loc. = LCFF_X40_Y22_N1; Fanout = 2; REG Node = 'Registrador:PCWrite|Saida[31]'
            Info: Total cell delay = 1.462 ns ( 55.48 % )
            Info: Total interconnect delay = 1.173 ns ( 44.52 % )
        Info: - Longest clock path from clock "clk" to source register is 2.617 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.812 ns) + CELL(0.618 ns) = 2.617 ns; Loc. = LCFF_X34_Y22_N25; Fanout = 3; REG Node = 'Registrador:A_Control|Saida[1]'
            Info: Total cell delay = 1.462 ns ( 55.87 % )
            Info: Total interconnect delay = 1.155 ns ( 44.13 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[30]" through register "Registrador:A_Control|Saida[1]" is 15.452 ns
    Info: + Longest clock path from clock "clk" to source register is 2.617 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.812 ns) + CELL(0.618 ns) = 2.617 ns; Loc. = LCFF_X34_Y22_N25; Fanout = 3; REG Node = 'Registrador:A_Control|Saida[1]'
        Info: Total cell delay = 1.462 ns ( 55.87 % )
        Info: Total interconnect delay = 1.155 ns ( 44.13 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 12.741 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y22_N25; Fanout = 3; REG Node = 'Registrador:A_Control|Saida[1]'
        Info: 2: + IC(0.623 ns) + CELL(0.228 ns) = 0.851 ns; Loc. = LCCOMB_X33_Y21_N28; Fanout = 3; COMB Node = 'ALUSrcA:inst5|Mux30~0'
        Info: 3: + IC(0.267 ns) + CELL(0.346 ns) = 1.464 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 1.740 ns; Loc. = LCCOMB_X33_Y21_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[3]~34'
        Info: 5: + IC(0.201 ns) + CELL(0.053 ns) = 1.994 ns; Loc. = LCCOMB_X33_Y21_N12; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[3]~3'
        Info: 6: + IC(0.566 ns) + CELL(0.053 ns) = 2.613 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~79'
        Info: 7: + IC(0.237 ns) + CELL(0.228 ns) = 3.078 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~81'
        Info: 8: + IC(0.229 ns) + CELL(0.053 ns) = 3.360 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~75'
        Info: 9: + IC(0.221 ns) + CELL(0.053 ns) = 3.634 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~71'
        Info: 10: + IC(0.372 ns) + CELL(0.053 ns) = 4.059 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~67'
        Info: 11: + IC(0.307 ns) + CELL(0.053 ns) = 4.419 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~63'
        Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 4.690 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~59'
        Info: 13: + IC(0.526 ns) + CELL(0.053 ns) = 5.269 ns; Loc. = LCCOMB_X30_Y20_N24; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~17'
        Info: 14: + IC(0.580 ns) + CELL(0.228 ns) = 6.077 ns; Loc. = LCCOMB_X34_Y20_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~18'
        Info: 15: + IC(0.241 ns) + CELL(0.228 ns) = 6.546 ns; Loc. = LCCOMB_X34_Y20_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~20'
        Info: 16: + IC(0.643 ns) + CELL(0.053 ns) = 7.242 ns; Loc. = LCCOMB_X39_Y20_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~22'
        Info: 17: + IC(0.203 ns) + CELL(0.053 ns) = 7.498 ns; Loc. = LCCOMB_X39_Y20_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~24'
        Info: 18: + IC(0.217 ns) + CELL(0.053 ns) = 7.768 ns; Loc. = LCCOMB_X39_Y20_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~26'
        Info: 19: + IC(0.202 ns) + CELL(0.053 ns) = 8.023 ns; Loc. = LCCOMB_X39_Y20_N26; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[29]~28'
        Info: 20: + IC(0.477 ns) + CELL(0.053 ns) = 8.553 ns; Loc. = LCCOMB_X43_Y20_N20; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux1~0'
        Info: 21: + IC(2.064 ns) + CELL(2.124 ns) = 12.741 ns; Loc. = PIN_J6; Fanout = 0; PIN Node = 'S[30]'
        Info: Total cell delay = 4.124 ns ( 32.37 % )
        Info: Total interconnect delay = 8.617 ns ( 67.63 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4395 megabytes
    Info: Processing ended: Wed Oct 16 10:41:51 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


