-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_dout : IN STD_LOGIC_VECTOR (119 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_empty_n : IN STD_LOGIC;
    img_read : OUT STD_LOGIC;
    pix_val_V_7 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_val_V_6 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_val_V_5 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_val_V_4 : IN STD_LOGIC_VECTOR (9 downto 0);
    trunc_ln1 : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes1_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    bytePlanes1_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes1_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes1_full_n : IN STD_LOGIC;
    bytePlanes1_write : OUT STD_LOGIC;
    cmp169_5 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp169_4 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp169_3 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp169_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp169_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub166_cast73 : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp169 : IN STD_LOGIC_VECTOR (0 downto 0);
    pix_val_V_15_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_val_V_15_out_ap_vld : OUT STD_LOGIC;
    pix_val_V_14_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_val_V_14_out_ap_vld : OUT STD_LOGIC;
    pix_val_V_13_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_val_V_13_out_ap_vld : OUT STD_LOGIC;
    pix_val_V_12_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_val_V_12_out_ap_vld : OUT STD_LOGIC;
    out_pix_V_11_out_i : IN STD_LOGIC_VECTOR (255 downto 0);
    out_pix_V_11_out_o : OUT STD_LOGIC_VECTOR (255 downto 0);
    out_pix_V_11_out_o_ap_vld : OUT STD_LOGIC;
    raw_pix_V_5_out_i : IN STD_LOGIC_VECTOR (255 downto 0);
    raw_pix_V_5_out_o : OUT STD_LOGIC_VECTOR (255 downto 0);
    raw_pix_V_5_out_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011101";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111101";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011101";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal icmp_ln966_reg_1069 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln971_1_reg_1091 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op61_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal or_ln971_4_reg_1133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op98_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal bytePlanes1_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal img_blk_n : STD_LOGIC;
    signal or_ln971_reg_1082 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_ln971_2_reg_1120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal or_ln971_3_reg_1129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_ln971_5_reg_1137 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_73_reg_247 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_72_reg_257 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_71_reg_267 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_70_reg_277 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_69_reg_287 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_68_reg_298 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_67_reg_309 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_66_reg_320 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_65_reg_331 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_64_reg_342 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_63_reg_353 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_62_reg_364 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_61_reg_375 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_60_reg_386 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_59_reg_397 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_58_reg_408 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_op46_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_op87_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_predicate_op73_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op109_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln966_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln966_reg_1069_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp167_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp167_reg_1073 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln971_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_14_fu_648_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln971_1_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_20_fu_668_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln971_2_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_26_fu_676_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln971_3_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln971_4_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln971_5_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_32_fu_692_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_38_fu_696_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_44_fu_700_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_61_reg_375 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_61_reg_375 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_60_reg_386 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_60_reg_386 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_59_reg_397 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_59_reg_397 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_58_reg_408 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_58_reg_408 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_57_reg_419 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_56_reg_429 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_55_reg_439 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_54_reg_449 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_val_V_53_phi_fu_462_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_53_reg_459 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_val_V_52_phi_fu_472_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_52_reg_469 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_val_V_51_phi_fu_482_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_51_reg_479 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_val_V_50_phi_fu_492_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_50_reg_489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_8_fu_940_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_Result_s_fu_764_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal x_fu_142 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_2_fu_621_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_val_V_fu_146 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_1_fu_150 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_2_fu_154 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_3_fu_158 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal zext_ln966_fu_627_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub166_cast73_cast_fu_583_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_712_p25 : STD_LOGIC_VECTOR (239 downto 0);
    signal tmp_s_fu_776_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_1_fu_786_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_2_fu_798_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_2_fu_808_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_3_fu_820_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_3_fu_830_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_4_fu_842_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_4_fu_852_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_5_fu_864_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_5_fu_874_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_6_fu_886_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_6_fu_896_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_7_fu_908_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_7_fu_918_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_8_fu_930_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_825 : BOOLEAN;
    signal ap_condition_828 : BOOLEAN;
    signal ap_condition_832 : BOOLEAN;
    signal ap_condition_836 : BOOLEAN;
    signal ap_condition_839 : BOOLEAN;
    signal ap_condition_842 : BOOLEAN;
    signal ap_condition_281 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component design_1_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_828)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364 <= ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320;
                elsif ((ap_const_boolean_1 = ap_condition_825)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364 <= pix_val_V_26_fu_676_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_828)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353 <= ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309;
                elsif ((ap_const_boolean_1 = ap_condition_825)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_828)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342 <= ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298;
                elsif ((ap_const_boolean_1 = ap_condition_825)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_828)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331 <= ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287;
                elsif ((ap_const_boolean_1 = ap_condition_825)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_836)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320 <= ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277;
                elsif ((ap_const_boolean_1 = ap_condition_832)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320 <= pix_val_V_20_fu_668_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_836)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309 <= ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267;
                elsif ((ap_const_boolean_1 = ap_condition_832)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_836)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298 <= ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257;
                elsif ((ap_const_boolean_1 = ap_condition_832)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_836)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287 <= ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247;
                elsif ((ap_const_boolean_1 = ap_condition_832)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_842)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277 <= pix_val_V_fu_146;
                elsif ((ap_const_boolean_1 = ap_condition_839)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277 <= pix_val_V_14_fu_648_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_842)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267 <= pix_val_V_1_fu_150;
                elsif ((ap_const_boolean_1 = ap_condition_839)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_842)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257 <= pix_val_V_2_fu_154;
                elsif ((ap_const_boolean_1 = ap_condition_839)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_842)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247 <= pix_val_V_3_fu_158;
                elsif ((ap_const_boolean_1 = ap_condition_839)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln971_5_reg_1137 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489 <= pix_val_V_44_fu_700_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489 <= ap_phi_reg_pp0_iter0_pix_val_V_50_reg_489;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln971_5_reg_1137 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479 <= img_dout(39 downto 30);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479 <= ap_phi_reg_pp0_iter0_pix_val_V_51_reg_479;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln971_5_reg_1137 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469 <= img_dout(69 downto 60);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469 <= ap_phi_reg_pp0_iter0_pix_val_V_52_reg_469;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln971_5_reg_1137 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459 <= img_dout(99 downto 90);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459 <= ap_phi_reg_pp0_iter0_pix_val_V_53_reg_459;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln971_4_reg_1133 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449 <= ap_phi_reg_pp0_iter1_pix_val_V_58_reg_408;
            elsif (((or_ln971_4_reg_1133 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449 <= pix_val_V_38_fu_696_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449 <= ap_phi_reg_pp0_iter0_pix_val_V_54_reg_449;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln971_4_reg_1133 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439 <= ap_phi_reg_pp0_iter1_pix_val_V_59_reg_397;
            elsif (((or_ln971_4_reg_1133 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439 <= img_dout(39 downto 30);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439 <= ap_phi_reg_pp0_iter0_pix_val_V_55_reg_439;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln971_4_reg_1133 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429 <= ap_phi_reg_pp0_iter1_pix_val_V_60_reg_386;
            elsif (((or_ln971_4_reg_1133 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429 <= img_dout(69 downto 60);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429 <= ap_phi_reg_pp0_iter0_pix_val_V_56_reg_429;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln971_4_reg_1133 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419 <= ap_phi_reg_pp0_iter1_pix_val_V_61_reg_375;
            elsif (((or_ln971_4_reg_1133 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419 <= img_dout(99 downto 90);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419 <= ap_phi_reg_pp0_iter0_pix_val_V_57_reg_419;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_58_reg_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_281)) then
                if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (or_ln971_3_reg_1129 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_58_reg_408 <= ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_58_reg_408 <= ap_phi_reg_pp0_iter0_pix_val_V_58_reg_408;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_59_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_281)) then
                if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (or_ln971_3_reg_1129 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_59_reg_397 <= ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_59_reg_397 <= ap_phi_reg_pp0_iter0_pix_val_V_59_reg_397;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_60_reg_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_281)) then
                if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (or_ln971_3_reg_1129 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_60_reg_386 <= ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_60_reg_386 <= ap_phi_reg_pp0_iter0_pix_val_V_60_reg_386;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_61_reg_375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_281)) then
                if (((icmp_ln966_reg_1069 = ap_const_lv1_0) and (or_ln971_3_reg_1129 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_61_reg_375 <= ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_61_reg_375 <= ap_phi_reg_pp0_iter0_pix_val_V_61_reg_375;
                end if;
            end if; 
        end if;
    end process;

    pix_val_V_1_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                pix_val_V_1_fu_150 <= pix_val_V_5;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                pix_val_V_1_fu_150 <= ap_phi_mux_pix_val_V_51_phi_fu_482_p4;
            end if; 
        end if;
    end process;

    pix_val_V_2_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                pix_val_V_2_fu_154 <= pix_val_V_6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                pix_val_V_2_fu_154 <= ap_phi_mux_pix_val_V_52_phi_fu_472_p4;
            end if; 
        end if;
    end process;

    pix_val_V_3_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                pix_val_V_3_fu_158 <= pix_val_V_7;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                pix_val_V_3_fu_158 <= ap_phi_mux_pix_val_V_53_phi_fu_462_p4;
            end if; 
        end if;
    end process;

    pix_val_V_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                pix_val_V_fu_146 <= pix_val_V_4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                pix_val_V_fu_146 <= ap_phi_mux_pix_val_V_50_phi_fu_492_p4;
            end if; 
        end if;
    end process;

    x_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln966_fu_615_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_142 <= x_2_fu_621_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_142 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln971_3_reg_1129 = ap_const_lv1_1))) then
                ap_phi_reg_pp0_iter0_pix_val_V_58_reg_408 <= pix_val_V_32_fu_692_p1;
                ap_phi_reg_pp0_iter0_pix_val_V_59_reg_397 <= img_dout(39 downto 30);
                ap_phi_reg_pp0_iter0_pix_val_V_60_reg_386 <= img_dout(69 downto 60);
                ap_phi_reg_pp0_iter0_pix_val_V_61_reg_375 <= img_dout(99 downto 90);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln966_fu_615_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp167_reg_1073 <= cmp167_fu_631_p2;
                or_ln971_reg_1082 <= or_ln971_fu_637_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln966_reg_1069 <= icmp_ln966_fu_615_p2;
                icmp_ln966_reg_1069_pp0_iter1_reg <= icmp_ln966_reg_1069;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                or_ln971_1_reg_1091 <= or_ln971_1_fu_652_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                or_ln971_2_reg_1120 <= or_ln971_2_fu_672_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                or_ln971_3_reg_1129 <= or_ln971_3_fu_680_p2;
                or_ln971_4_reg_1133 <= or_ln971_4_fu_684_p2;
                or_ln971_5_reg_1137 <= or_ln971_5_fu_688_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                pix_val_V_58_reg_408 <= ap_phi_reg_pp0_iter1_pix_val_V_58_reg_408;
                pix_val_V_59_reg_397 <= ap_phi_reg_pp0_iter1_pix_val_V_59_reg_397;
                pix_val_V_60_reg_386 <= ap_phi_reg_pp0_iter1_pix_val_V_60_reg_386;
                pix_val_V_61_reg_375 <= ap_phi_reg_pp0_iter1_pix_val_V_61_reg_375;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                pix_val_V_62_reg_364 <= ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364;
                pix_val_V_63_reg_353 <= ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353;
                pix_val_V_64_reg_342 <= ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342;
                pix_val_V_65_reg_331 <= ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                pix_val_V_66_reg_320 <= ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320;
                pix_val_V_67_reg_309 <= ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309;
                pix_val_V_68_reg_298 <= ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298;
                pix_val_V_69_reg_287 <= ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                pix_val_V_70_reg_277 <= ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277;
                pix_val_V_71_reg_267 <= ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267;
                pix_val_V_72_reg_257 <= ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257;
                pix_val_V_73_reg_247 <= ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter0_stage2, ap_block_pp0_stage5_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, img_empty_n, ap_predicate_op109_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op109_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, img_empty_n, ap_predicate_op109_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op109_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes1_full_n, ap_predicate_op46_read_state2)
    begin
                ap_block_pp0_stage1_01001 <= (((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op46_read_state2 = ap_const_boolean_1)) or ((bytePlanes1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes1_full_n, ap_predicate_op46_read_state2)
    begin
                ap_block_pp0_stage1_11001 <= (((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op46_read_state2 = ap_const_boolean_1)) or ((bytePlanes1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes1_full_n, ap_predicate_op46_read_state2)
    begin
                ap_block_pp0_stage1_subdone <= (((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op46_read_state2 = ap_const_boolean_1)) or ((bytePlanes1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op61_read_state3)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_predicate_op61_read_state3 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op61_read_state3)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_predicate_op61_read_state3 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op73_read_state4)
    begin
                ap_block_pp0_stage3_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op73_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op73_read_state4)
    begin
                ap_block_pp0_stage3_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op73_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op87_read_state5)
    begin
                ap_block_pp0_stage4_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op87_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op87_read_state5)
    begin
                ap_block_pp0_stage4_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op87_read_state5 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op98_read_state6)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_predicate_op98_read_state6 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op98_read_state6)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_predicate_op98_read_state6 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(img_empty_n, ap_predicate_op46_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op46_read_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(img_empty_n, ap_predicate_op61_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((ap_predicate_op61_read_state3 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(img_empty_n, ap_predicate_op73_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op73_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(img_empty_n, ap_predicate_op87_read_state5)
    begin
                ap_block_state5_pp0_stage4_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op87_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(img_empty_n, ap_predicate_op98_read_state6)
    begin
                ap_block_state6_pp0_stage5_iter0 <= ((ap_predicate_op98_read_state6 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage0_iter1_assign_proc : process(img_empty_n, ap_predicate_op109_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter1 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op109_read_state7 = ap_const_boolean_1));
    end process;


    ap_block_state8_pp0_stage1_iter1_assign_proc : process(bytePlanes1_full_n)
    begin
                ap_block_state8_pp0_stage1_iter1 <= (bytePlanes1_full_n = ap_const_logic_0);
    end process;


    ap_condition_281_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_281 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_825_assign_proc : process(ap_CS_fsm_pp0_stage3, or_ln971_2_reg_1120, ap_block_pp0_stage3_11001)
    begin
                ap_condition_825 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln971_2_reg_1120 = ap_const_lv1_1));
    end process;


    ap_condition_828_assign_proc : process(or_ln971_2_reg_1120, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_828 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln971_2_reg_1120 = ap_const_lv1_0));
    end process;


    ap_condition_832_assign_proc : process(ap_CS_fsm_pp0_stage2, or_ln971_1_reg_1091, ap_block_pp0_stage2_11001)
    begin
                ap_condition_832 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (or_ln971_1_reg_1091 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_836_assign_proc : process(or_ln971_1_reg_1091, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_836 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (or_ln971_1_reg_1091 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_839_assign_proc : process(ap_CS_fsm_pp0_stage1, or_ln971_reg_1082, ap_block_pp0_stage1_11001)
    begin
                ap_condition_839 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (or_ln971_reg_1082 = ap_const_lv1_1));
    end process;


    ap_condition_842_assign_proc : process(ap_CS_fsm_pp0_stage2, or_ln971_reg_1082, ap_block_pp0_stage2_11001)
    begin
                ap_condition_842 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (or_ln971_reg_1082 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln966_reg_1069, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (icmp_ln966_reg_1069 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_phi_mux_pix_val_V_50_phi_fu_492_p4_assign_proc : process(or_ln971_5_reg_1137, icmp_ln966_reg_1069_pp0_iter1_reg, ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449, ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489)
    begin
        if (((icmp_ln966_reg_1069_pp0_iter1_reg = ap_const_lv1_0) and (or_ln971_5_reg_1137 = ap_const_lv1_0))) then 
            ap_phi_mux_pix_val_V_50_phi_fu_492_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449;
        else 
            ap_phi_mux_pix_val_V_50_phi_fu_492_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489;
        end if; 
    end process;


    ap_phi_mux_pix_val_V_51_phi_fu_482_p4_assign_proc : process(or_ln971_5_reg_1137, icmp_ln966_reg_1069_pp0_iter1_reg, ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439, ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479)
    begin
        if (((icmp_ln966_reg_1069_pp0_iter1_reg = ap_const_lv1_0) and (or_ln971_5_reg_1137 = ap_const_lv1_0))) then 
            ap_phi_mux_pix_val_V_51_phi_fu_482_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439;
        else 
            ap_phi_mux_pix_val_V_51_phi_fu_482_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479;
        end if; 
    end process;


    ap_phi_mux_pix_val_V_52_phi_fu_472_p4_assign_proc : process(or_ln971_5_reg_1137, icmp_ln966_reg_1069_pp0_iter1_reg, ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429, ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469)
    begin
        if (((icmp_ln966_reg_1069_pp0_iter1_reg = ap_const_lv1_0) and (or_ln971_5_reg_1137 = ap_const_lv1_0))) then 
            ap_phi_mux_pix_val_V_52_phi_fu_472_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429;
        else 
            ap_phi_mux_pix_val_V_52_phi_fu_472_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469;
        end if; 
    end process;


    ap_phi_mux_pix_val_V_53_phi_fu_462_p4_assign_proc : process(or_ln971_5_reg_1137, icmp_ln966_reg_1069_pp0_iter1_reg, ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419, ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459)
    begin
        if (((icmp_ln966_reg_1069_pp0_iter1_reg = ap_const_lv1_0) and (or_ln971_5_reg_1137 = ap_const_lv1_0))) then 
            ap_phi_mux_pix_val_V_53_phi_fu_462_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419;
        else 
            ap_phi_mux_pix_val_V_53_phi_fu_462_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_50_reg_489 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_51_reg_479 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_52_reg_469 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_53_reg_459 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_54_reg_449 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_55_reg_439 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_56_reg_429 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_57_reg_419 <= "XXXXXXXXXX";

    ap_predicate_op109_read_state7_assign_proc : process(icmp_ln966_reg_1069, or_ln971_5_reg_1137)
    begin
                ap_predicate_op109_read_state7 <= ((icmp_ln966_reg_1069 = ap_const_lv1_0) and (or_ln971_5_reg_1137 = ap_const_lv1_1));
    end process;


    ap_predicate_op46_read_state2_assign_proc : process(icmp_ln966_reg_1069, or_ln971_reg_1082)
    begin
                ap_predicate_op46_read_state2 <= ((icmp_ln966_reg_1069 = ap_const_lv1_0) and (or_ln971_reg_1082 = ap_const_lv1_1));
    end process;


    ap_predicate_op61_read_state3_assign_proc : process(icmp_ln966_reg_1069, or_ln971_1_reg_1091)
    begin
                ap_predicate_op61_read_state3 <= ((or_ln971_1_reg_1091 = ap_const_lv1_1) and (icmp_ln966_reg_1069 = ap_const_lv1_0));
    end process;


    ap_predicate_op73_read_state4_assign_proc : process(icmp_ln966_reg_1069, or_ln971_2_reg_1120)
    begin
                ap_predicate_op73_read_state4 <= ((icmp_ln966_reg_1069 = ap_const_lv1_0) and (or_ln971_2_reg_1120 = ap_const_lv1_1));
    end process;


    ap_predicate_op87_read_state5_assign_proc : process(icmp_ln966_reg_1069, or_ln971_3_reg_1129)
    begin
                ap_predicate_op87_read_state5 <= ((icmp_ln966_reg_1069 = ap_const_lv1_0) and (or_ln971_3_reg_1129 = ap_const_lv1_1));
    end process;


    ap_predicate_op98_read_state6_assign_proc : process(icmp_ln966_reg_1069, or_ln971_4_reg_1133)
    begin
                ap_predicate_op98_read_state6 <= ((or_ln971_4_reg_1133 = ap_const_lv1_1) and (icmp_ln966_reg_1069 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_142, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_1 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_x_1 <= x_fu_142;
        end if; 
    end process;


    bytePlanes1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter1, bytePlanes1_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            bytePlanes1_blk_n <= bytePlanes1_full_n;
        else 
            bytePlanes1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bytePlanes1_din <= (p_Result_7_fu_918_p5(255 downto 254) & tmp_8_fu_930_p4 & p_Result_7_fu_918_p5(223 downto 0));

    bytePlanes1_write_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            bytePlanes1_write <= ap_const_logic_1;
        else 
            bytePlanes1_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp167_fu_631_p2 <= "1" when (signed(zext_ln966_fu_627_p1) < signed(sub166_cast73_cast_fu_583_p1)) else "0";
    icmp_ln966_fu_615_p2 <= "1" when (ap_sig_allocacmp_x_1 = trunc_ln1) else "0";

    img_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, img_empty_n, icmp_ln966_reg_1069, ap_predicate_op61_read_state3, ap_CS_fsm_pp0_stage5, ap_predicate_op98_read_state6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, or_ln971_reg_1082, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_ln971_2_reg_1120, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_ln971_3_reg_1129, ap_block_pp0_stage5, ap_block_pp0_stage0, or_ln971_5_reg_1137)
    begin
        if ((((ap_predicate_op98_read_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln971_5_reg_1137 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln971_3_reg_1129 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln971_2_reg_1120 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_predicate_op61_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln966_reg_1069 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (or_ln971_reg_1082 = ap_const_lv1_1)))) then 
            img_blk_n <= img_empty_n;
        else 
            img_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_predicate_op61_read_state3, ap_CS_fsm_pp0_stage5, ap_predicate_op98_read_state6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_predicate_op46_read_state2, ap_block_pp0_stage1_11001, ap_predicate_op87_read_state5, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage5_11001, ap_predicate_op73_read_state4, ap_block_pp0_stage3_11001, ap_predicate_op109_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op98_read_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op109_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op73_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op61_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op87_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op46_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            img_read <= ap_const_logic_1;
        else 
            img_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln971_1_fu_652_p2 <= (cmp169_1 or cmp167_reg_1073);
    or_ln971_2_fu_672_p2 <= (cmp169_2 or cmp167_reg_1073);
    or_ln971_3_fu_680_p2 <= (cmp169_3 or cmp167_reg_1073);
    or_ln971_4_fu_684_p2 <= (cmp169_4 or cmp167_reg_1073);
    or_ln971_5_fu_688_p2 <= (cmp169_5 or cmp167_reg_1073);
    or_ln971_fu_637_p2 <= (cmp169 or cmp167_fu_631_p2);

    out_pix_V_11_out_o_assign_proc : process(ap_enable_reg_pp0_iter1, out_pix_V_11_out_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, p_Result_8_fu_940_p5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_pix_V_11_out_o <= p_Result_8_fu_940_p5;
        else 
            out_pix_V_11_out_o <= out_pix_V_11_out_i;
        end if; 
    end process;


    out_pix_V_11_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_pix_V_11_out_o_ap_vld <= ap_const_logic_1;
        else 
            out_pix_V_11_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_1_fu_786_p5 <= (out_pix_V_11_out_i(255 downto 30) & tmp_s_fu_776_p4);
    p_Result_2_fu_808_p5 <= (p_Result_1_fu_786_p5(255 downto 62) & tmp_2_fu_798_p4 & p_Result_1_fu_786_p5(31 downto 0));
    p_Result_3_fu_830_p5 <= (p_Result_2_fu_808_p5(255 downto 94) & tmp_3_fu_820_p4 & p_Result_2_fu_808_p5(63 downto 0));
    p_Result_4_fu_852_p5 <= (p_Result_3_fu_830_p5(255 downto 126) & tmp_4_fu_842_p4 & p_Result_3_fu_830_p5(95 downto 0));
    p_Result_5_fu_874_p5 <= (p_Result_4_fu_852_p5(255 downto 158) & tmp_5_fu_864_p4 & p_Result_4_fu_852_p5(127 downto 0));
    p_Result_6_fu_896_p5 <= (p_Result_5_fu_874_p5(255 downto 190) & tmp_6_fu_886_p4 & p_Result_5_fu_874_p5(159 downto 0));
    p_Result_7_fu_918_p5 <= (p_Result_6_fu_896_p5(255 downto 222) & tmp_7_fu_908_p4 & p_Result_6_fu_896_p5(191 downto 0));
    p_Result_8_fu_940_p5 <= (p_Result_7_fu_918_p5(255 downto 254) & tmp_8_fu_930_p4 & p_Result_7_fu_918_p5(223 downto 0));
    p_Result_s_fu_764_p5 <= (raw_pix_V_5_out_i(255 downto 240) & tmp_fu_712_p25);
    pix_val_V_12_out <= pix_val_V_fu_146;

    pix_val_V_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln966_reg_1069, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            pix_val_V_12_out_ap_vld <= ap_const_logic_1;
        else 
            pix_val_V_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_val_V_13_out <= pix_val_V_1_fu_150;

    pix_val_V_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln966_reg_1069, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            pix_val_V_13_out_ap_vld <= ap_const_logic_1;
        else 
            pix_val_V_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_val_V_14_fu_648_p1 <= img_dout(10 - 1 downto 0);
    pix_val_V_14_out <= pix_val_V_2_fu_154;

    pix_val_V_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln966_reg_1069, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            pix_val_V_14_out_ap_vld <= ap_const_logic_1;
        else 
            pix_val_V_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_val_V_15_out <= pix_val_V_3_fu_158;

    pix_val_V_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln966_reg_1069, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln966_reg_1069 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            pix_val_V_15_out_ap_vld <= ap_const_logic_1;
        else 
            pix_val_V_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_val_V_20_fu_668_p1 <= img_dout(10 - 1 downto 0);
    pix_val_V_26_fu_676_p1 <= img_dout(10 - 1 downto 0);
    pix_val_V_32_fu_692_p1 <= img_dout(10 - 1 downto 0);
    pix_val_V_38_fu_696_p1 <= img_dout(10 - 1 downto 0);
    pix_val_V_44_fu_700_p1 <= img_dout(10 - 1 downto 0);

    raw_pix_V_5_out_o_assign_proc : process(ap_enable_reg_pp0_iter1, raw_pix_V_5_out_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, p_Result_s_fu_764_p5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            raw_pix_V_5_out_o <= p_Result_s_fu_764_p5;
        else 
            raw_pix_V_5_out_o <= raw_pix_V_5_out_i;
        end if; 
    end process;


    raw_pix_V_5_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            raw_pix_V_5_out_o_ap_vld <= ap_const_logic_1;
        else 
            raw_pix_V_5_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sub166_cast73_cast_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub166_cast73),12));

    tmp_2_fu_798_p4 <= ((pix_val_V_67_reg_309 & pix_val_V_66_reg_320) & pix_val_V_73_reg_247);
    tmp_3_fu_820_p4 <= ((pix_val_V_62_reg_364 & pix_val_V_69_reg_287) & pix_val_V_68_reg_298);
    tmp_4_fu_842_p4 <= ((pix_val_V_65_reg_331 & pix_val_V_64_reg_342) & pix_val_V_63_reg_353);
    tmp_5_fu_864_p4 <= ((pix_val_V_60_reg_386 & pix_val_V_59_reg_397) & pix_val_V_58_reg_408);
    tmp_6_fu_886_p4 <= ((ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439 & ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449) & pix_val_V_61_reg_375);
    tmp_7_fu_908_p4 <= ((ap_phi_mux_pix_val_V_50_phi_fu_492_p4 & ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419) & ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429);
    tmp_8_fu_930_p4 <= ((ap_phi_mux_pix_val_V_53_phi_fu_462_p4 & ap_phi_mux_pix_val_V_52_phi_fu_472_p4) & ap_phi_mux_pix_val_V_51_phi_fu_482_p4);
    tmp_fu_712_p25 <= (((((((((((((((((((((((ap_phi_mux_pix_val_V_53_phi_fu_462_p4 & ap_phi_mux_pix_val_V_52_phi_fu_472_p4) & ap_phi_mux_pix_val_V_51_phi_fu_482_p4) & ap_phi_mux_pix_val_V_50_phi_fu_492_p4) & ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419) & ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429) & ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439) & ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449) & pix_val_V_61_reg_375) & pix_val_V_60_reg_386) & pix_val_V_59_reg_397) & pix_val_V_58_reg_408) & pix_val_V_65_reg_331) & pix_val_V_64_reg_342) & pix_val_V_63_reg_353) & pix_val_V_62_reg_364) & pix_val_V_69_reg_287) & pix_val_V_68_reg_298) & pix_val_V_67_reg_309) & pix_val_V_66_reg_320) & pix_val_V_73_reg_247) & pix_val_V_72_reg_257) & pix_val_V_71_reg_267) & pix_val_V_70_reg_277);
    tmp_s_fu_776_p4 <= ((pix_val_V_72_reg_257 & pix_val_V_71_reg_267) & pix_val_V_70_reg_277);
    x_2_fu_621_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_1) + unsigned(ap_const_lv11_1));
    zext_ln966_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_1),12));
end behav;
