
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006464  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba0  080065f4  080065f4  000165f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007194  08007194  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007194  08007194  00017194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800719c  0800719c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800719c  0800719c  0001719c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080071a0  080071a0  000171a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080071a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00000770  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200007e8  200007e8  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011f9e  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002332  00000000  00000000  00032046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001090  00000000  00000000  00034378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fd0  00000000  00000000  00035408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021bae  00000000  00000000  000363d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013523  00000000  00000000  00057f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdfed  00000000  00000000  0006b4a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00139496  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004a80  00000000  00000000  001394e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080065dc 	.word	0x080065dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080065dc 	.word	0x080065dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <HAL_TIM_IC_CaptureCallback>:
int16_t Kp = 0;  // Initial PID values
int16_t Kd = 0;
float_t Ki = 0;


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	counter = __HAL_TIM_GET_COUNTER(htim);
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000582:	4a0f      	ldr	r2, [pc, #60]	; (80005c0 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8000584:	6013      	str	r3, [r2, #0]
	count = (int16_t)counter;
 8000586:	4b0e      	ldr	r3, [pc, #56]	; (80005c0 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	b21a      	sxth	r2, r3
 800058c:	4b0d      	ldr	r3, [pc, #52]	; (80005c4 <HAL_TIM_IC_CaptureCallback+0x50>)
 800058e:	801a      	strh	r2, [r3, #0]
	position = count/2;  // x2 encoding
 8000590:	4b0c      	ldr	r3, [pc, #48]	; (80005c4 <HAL_TIM_IC_CaptureCallback+0x50>)
 8000592:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000596:	0fda      	lsrs	r2, r3, #31
 8000598:	4413      	add	r3, r2
 800059a:	105b      	asrs	r3, r3, #1
 800059c:	b21a      	sxth	r2, r3
 800059e:	4b0a      	ldr	r3, [pc, #40]	; (80005c8 <HAL_TIM_IC_CaptureCallback+0x54>)
 80005a0:	801a      	strh	r2, [r3, #0]
	angle = count/2; // x2 encoding
 80005a2:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <HAL_TIM_IC_CaptureCallback+0x50>)
 80005a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005a8:	0fda      	lsrs	r2, r3, #31
 80005aa:	4413      	add	r3, r2
 80005ac:	105b      	asrs	r3, r3, #1
 80005ae:	b21a      	sxth	r2, r3
 80005b0:	4b06      	ldr	r3, [pc, #24]	; (80005cc <HAL_TIM_IC_CaptureCallback+0x58>)
 80005b2:	801a      	strh	r2, [r3, #0]
}
 80005b4:	bf00      	nop
 80005b6:	370c      	adds	r7, #12
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr
 80005c0:	20000368 	.word	0x20000368
 80005c4:	2000036c 	.word	0x2000036c
 80005c8:	20000398 	.word	0x20000398
 80005cc:	2000039a 	.word	0x2000039a

080005d0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin ) {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	80fb      	strh	r3, [r7, #6]
     // see EXTI0_IRQHandler() in stm32f4xx_it.c for interrupt
	if ( GPIO_Pin == USER_PB_Pin) {
 80005da:	88fb      	ldrh	r3, [r7, #6]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d122      	bne.n	8000626 <HAL_GPIO_EXTI_Callback+0x56>
		// toggle LED
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12); // LED - A12
 80005e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005e4:	4812      	ldr	r0, [pc, #72]	; (8000630 <HAL_GPIO_EXTI_Callback+0x60>)
 80005e6:	f002 fb9e 	bl	8002d26 <HAL_GPIO_TogglePin>
		if (start == 0){
 80005ea:	4b12      	ldr	r3, [pc, #72]	; (8000634 <HAL_GPIO_EXTI_Callback+0x64>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d116      	bne.n	8000620 <HAL_GPIO_EXTI_Callback+0x50>
			start = 1;
 80005f2:	4b10      	ldr	r3, [pc, #64]	; (8000634 <HAL_GPIO_EXTI_Callback+0x64>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	601a      	str	r2, [r3, #0]
		    // reset all value to Zero
		    TIM2->CNT = 0; // Timer Counter Value
 80005f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005fc:	2200      	movs	r2, #0
 80005fe:	625a      	str	r2, [r3, #36]	; 0x24
		    speed = 0;
 8000600:	4b0d      	ldr	r3, [pc, #52]	; (8000638 <HAL_GPIO_EXTI_Callback+0x68>)
 8000602:	2200      	movs	r2, #0
 8000604:	801a      	strh	r2, [r3, #0]
		    position = 0;  // see SysTick_Handler in stm32f4xx_it.c
 8000606:	4b0d      	ldr	r3, [pc, #52]	; (800063c <HAL_GPIO_EXTI_Callback+0x6c>)
 8000608:	2200      	movs	r2, #0
 800060a:	801a      	strh	r2, [r3, #0]
		    oldpos = 0; // see SysTick_Handler in stm32f4xx_it.c
 800060c:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <HAL_GPIO_EXTI_Callback+0x70>)
 800060e:	2200      	movs	r2, #0
 8000610:	801a      	strh	r2, [r3, #0]
		    angle = 0;
 8000612:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <HAL_GPIO_EXTI_Callback+0x74>)
 8000614:	2200      	movs	r2, #0
 8000616:	801a      	strh	r2, [r3, #0]
		    pwmVal = 0;
 8000618:	4b0b      	ldr	r3, [pc, #44]	; (8000648 <HAL_GPIO_EXTI_Callback+0x78>)
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
		    }
		else
			start = 0;
 	    }
}
 800061e:	e002      	b.n	8000626 <HAL_GPIO_EXTI_Callback+0x56>
			start = 0;
 8000620:	4b04      	ldr	r3, [pc, #16]	; (8000634 <HAL_GPIO_EXTI_Callback+0x64>)
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
}
 8000626:	bf00      	nop
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40020000 	.word	0x40020000
 8000634:	20000374 	.word	0x20000374
 8000638:	2000036e 	.word	0x2000036e
 800063c:	20000398 	.word	0x20000398
 8000640:	200007c8 	.word	0x200007c8
 8000644:	2000039a 	.word	0x2000039a
 8000648:	20000378 	.word	0x20000378

0800064c <MotorDrive_enable>:

void MotorDrive_enable(void) {
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
	  //Enable PWM through TIM4-CH1/CH4 to drive the DC motor - Rev D board
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);  // on Motor drive A interface
 8000650:	2108      	movs	r1, #8
 8000652:	4808      	ldr	r0, [pc, #32]	; (8000674 <MotorDrive_enable+0x28>)
 8000654:	f003 fa46 	bl	8003ae4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);  // on Motor drive A interface
 8000658:	210c      	movs	r1, #12
 800065a:	4806      	ldr	r0, [pc, #24]	; (8000674 <MotorDrive_enable+0x28>)
 800065c:	f003 fa42 	bl	8003ae4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);  // on Motor drive D interface
 8000660:	2108      	movs	r1, #8
 8000662:	4805      	ldr	r0, [pc, #20]	; (8000678 <MotorDrive_enable+0x2c>)
 8000664:	f003 fa3e 	bl	8003ae4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);  // on Motor drive D interface
 8000668:	210c      	movs	r1, #12
 800066a:	4803      	ldr	r0, [pc, #12]	; (8000678 <MotorDrive_enable+0x2c>)
 800066c:	f003 fa3a 	bl	8003ae4 <HAL_TIM_PWM_Start>
}
 8000670:	bf00      	nop
 8000672:	bd80      	pop	{r7, pc}
 8000674:	200001c0 	.word	0x200001c0
 8000678:	200000e8 	.word	0x200000e8

0800067c <Motor_stop>:


void Motor_stop(void) {
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
		//Set both IN1 and IN2 pins = '1'
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,0);
 8000680:	4b0a      	ldr	r3, [pc, #40]	; (80006ac <Motor_stop+0x30>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2200      	movs	r2, #0
 8000686:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0);
 8000688:	4b08      	ldr	r3, [pc, #32]	; (80006ac <Motor_stop+0x30>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,0);
 8000690:	4b07      	ldr	r3, [pc, #28]	; (80006b0 <Motor_stop+0x34>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	2200      	movs	r2, #0
 8000696:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0);
 8000698:	4b05      	ldr	r3, [pc, #20]	; (80006b0 <Motor_stop+0x34>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	2200      	movs	r2, #0
 800069e:	641a      	str	r2, [r3, #64]	; 0x40
}
 80006a0:	bf00      	nop
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	200001c0 	.word	0x200001c0
 80006b0:	200000e8 	.word	0x200000e8

080006b4 <Motor_direction>:

void Motor_direction(uint8_t forward) {
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	71fb      	strb	r3, [r7, #7]
	if (forward){// move forward
 80006be:	79fb      	ldrb	r3, [r7, #7]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d008      	beq.n	80006d6 <Motor_direction+0x22>
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,0); // set IN1 to maximum PWM (7199) for '1'
 80006c4:	4b0b      	ldr	r3, [pc, #44]	; (80006f4 <Motor_direction+0x40>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2200      	movs	r2, #0
 80006ca:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,0); // set IN1 to maximum PWM (7199) for '1' for Drive D
 80006cc:	4b0a      	ldr	r3, [pc, #40]	; (80006f8 <Motor_direction+0x44>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2200      	movs	r2, #0
 80006d2:	63da      	str	r2, [r3, #60]	; 0x3c
	  }
	else { // reverse
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1'
		__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1' for Drive D
	}
}
 80006d4:	e007      	b.n	80006e6 <Motor_direction+0x32>
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1'
 80006d6:	4b07      	ldr	r3, [pc, #28]	; (80006f4 <Motor_direction+0x40>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	2200      	movs	r2, #0
 80006dc:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1' for Drive D
 80006de:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <Motor_direction+0x44>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	2200      	movs	r2, #0
 80006e4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	200001c0 	.word	0x200001c0
 80006f8:	200000e8 	.word	0x200000e8

080006fc <Motor_forward>:

void Motor_forward(int  pwmVal){
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
	 // rotate motor in clockwise forward send the values to serial port for display
	 Motor_direction(1); //forward
 8000704:	2001      	movs	r0, #1
 8000706:	f7ff ffd5 	bl	80006b4 <Motor_direction>
	 __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,pwmVal); // output PWM waveform to drive motor A
 800070a:	4b0b      	ldr	r3, [pc, #44]	; (8000738 <Motor_forward+0x3c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	641a      	str	r2, [r3, #64]	; 0x40
	 __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,pwmVal); // output PWM waveform to drive motor D - for debugging
 8000712:	4b0a      	ldr	r3, [pc, #40]	; (800073c <Motor_forward+0x40>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	641a      	str	r2, [r3, #64]	; 0x40

    sprintf(buf, "PWM = %4dF ", pwmVal);
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	4908      	ldr	r1, [pc, #32]	; (8000740 <Motor_forward+0x44>)
 800071e:	4809      	ldr	r0, [pc, #36]	; (8000744 <Motor_forward+0x48>)
 8000720:	f005 faee 	bl	8005d00 <siprintf>
    OLED_ShowString(0, 20, buf);
 8000724:	4a07      	ldr	r2, [pc, #28]	; (8000744 <Motor_forward+0x48>)
 8000726:	2114      	movs	r1, #20
 8000728:	2000      	movs	r0, #0
 800072a:	f001 fa8f 	bl	8001c4c <OLED_ShowString>
    //OLED_Refresh_Gram();
}
 800072e:	bf00      	nop
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	200001c0 	.word	0x200001c0
 800073c:	200000e8 	.word	0x200000e8
 8000740:	080065f4 	.word	0x080065f4
 8000744:	20000384 	.word	0x20000384

08000748 <Motor_reverse>:

void Motor_reverse(int  pwmVal){
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
	 // move robot forward send the values to serial port for display
	 Motor_direction(0); //reverse
 8000750:	2000      	movs	r0, #0
 8000752:	f7ff ffaf 	bl	80006b4 <Motor_direction>
	 __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,pwmVal); // output PWM waveform to drive motor A
 8000756:	4b0b      	ldr	r3, [pc, #44]	; (8000784 <Motor_reverse+0x3c>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	63da      	str	r2, [r3, #60]	; 0x3c
	 __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,pwmVal); // output PWM waveform to drive motor D - for debugging
 800075e:	4b0a      	ldr	r3, [pc, #40]	; (8000788 <Motor_reverse+0x40>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	687a      	ldr	r2, [r7, #4]
 8000764:	63da      	str	r2, [r3, #60]	; 0x3c

    sprintf(buf, "PWM = %4dR ", pwmVal);
 8000766:	687a      	ldr	r2, [r7, #4]
 8000768:	4908      	ldr	r1, [pc, #32]	; (800078c <Motor_reverse+0x44>)
 800076a:	4809      	ldr	r0, [pc, #36]	; (8000790 <Motor_reverse+0x48>)
 800076c:	f005 fac8 	bl	8005d00 <siprintf>
    OLED_ShowString(0, 20, buf);
 8000770:	4a07      	ldr	r2, [pc, #28]	; (8000790 <Motor_reverse+0x48>)
 8000772:	2114      	movs	r1, #20
 8000774:	2000      	movs	r0, #0
 8000776:	f001 fa69 	bl	8001c4c <OLED_ShowString>
    //OLED_Refresh_Gram();
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200001c0 	.word	0x200001c0
 8000788:	200000e8 	.word	0x200000e8
 800078c:	08006600 	.word	0x08006600
 8000790:	20000384 	.word	0x20000384

08000794 <PID_Control>:


int16_t PID_Control(){
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
	  //Control Loop
	  if (abs(error)>2){ //more than 2 degree difference
 8000798:	4b95      	ldr	r3, [pc, #596]	; (80009f0 <PID_Control+0x25c>)
 800079a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	bfb8      	it	lt
 80007a2:	425b      	neglt	r3, r3
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	2b02      	cmp	r3, #2
 80007a8:	f240 811f 	bls.w	80009ea <PID_Control+0x256>
		  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer
    	  angle = (int)(position*360/265);  // supposed to be 260 ticks/rev, measured = 265
 80007ac:	4b91      	ldr	r3, [pc, #580]	; (80009f4 <PID_Control+0x260>)
 80007ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007b2:	461a      	mov	r2, r3
 80007b4:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80007b8:	fb02 f303 	mul.w	r3, r2, r3
 80007bc:	4a8e      	ldr	r2, [pc, #568]	; (80009f8 <PID_Control+0x264>)
 80007be:	fb82 1203 	smull	r1, r2, r2, r3
 80007c2:	1192      	asrs	r2, r2, #6
 80007c4:	17db      	asrs	r3, r3, #31
 80007c6:	1ad3      	subs	r3, r2, r3
 80007c8:	b21a      	sxth	r2, r3
 80007ca:	4b8c      	ldr	r3, [pc, #560]	; (80009fc <PID_Control+0x268>)
 80007cc:	801a      	strh	r2, [r3, #0]
  	      error = target_angle - angle;
 80007ce:	4b8c      	ldr	r3, [pc, #560]	; (8000a00 <PID_Control+0x26c>)
 80007d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007d4:	b29a      	uxth	r2, r3
 80007d6:	4b89      	ldr	r3, [pc, #548]	; (80009fc <PID_Control+0x268>)
 80007d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007dc:	b29b      	uxth	r3, r3
 80007de:	1ad3      	subs	r3, r2, r3
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	b21a      	sxth	r2, r3
 80007e4:	4b82      	ldr	r3, [pc, #520]	; (80009f0 <PID_Control+0x25c>)
 80007e6:	801a      	strh	r2, [r3, #0]

  	    sprintf(buf, "error = %5d, ", (int)error);
 80007e8:	4b81      	ldr	r3, [pc, #516]	; (80009f0 <PID_Control+0x25c>)
 80007ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007ee:	461a      	mov	r2, r3
 80007f0:	4984      	ldr	r1, [pc, #528]	; (8000a04 <PID_Control+0x270>)
 80007f2:	4885      	ldr	r0, [pc, #532]	; (8000a08 <PID_Control+0x274>)
 80007f4:	f005 fa84 	bl	8005d00 <siprintf>
  	    HAL_UART_Transmit(&huart2, buf, 14, HAL_MAX_DELAY); // Send through BT @9600
 80007f8:	f04f 33ff 	mov.w	r3, #4294967295
 80007fc:	220e      	movs	r2, #14
 80007fe:	4982      	ldr	r1, [pc, #520]	; (8000a08 <PID_Control+0x274>)
 8000800:	4882      	ldr	r0, [pc, #520]	; (8000a0c <PID_Control+0x278>)
 8000802:	f004 fa84 	bl	8004d0e <HAL_UART_Transmit>
  	    sprintf(buf, " Kp = %5d, ", Kp);
 8000806:	4b82      	ldr	r3, [pc, #520]	; (8000a10 <PID_Control+0x27c>)
 8000808:	f9b3 3000 	ldrsh.w	r3, [r3]
 800080c:	461a      	mov	r2, r3
 800080e:	4981      	ldr	r1, [pc, #516]	; (8000a14 <PID_Control+0x280>)
 8000810:	487d      	ldr	r0, [pc, #500]	; (8000a08 <PID_Control+0x274>)
 8000812:	f005 fa75 	bl	8005d00 <siprintf>
  	   	HAL_UART_Transmit(&huart2, buf, 14, HAL_MAX_DELAY); // Send through BT @9600
 8000816:	f04f 33ff 	mov.w	r3, #4294967295
 800081a:	220e      	movs	r2, #14
 800081c:	497a      	ldr	r1, [pc, #488]	; (8000a08 <PID_Control+0x274>)
 800081e:	487b      	ldr	r0, [pc, #492]	; (8000a0c <PID_Control+0x278>)
 8000820:	f004 fa75 	bl	8004d0e <HAL_UART_Transmit>

        if (error > 0)
 8000824:	4b72      	ldr	r3, [pc, #456]	; (80009f0 <PID_Control+0x25c>)
 8000826:	f9b3 3000 	ldrsh.w	r3, [r3]
 800082a:	2b00      	cmp	r3, #0
 800082c:	dd03      	ble.n	8000836 <PID_Control+0xa2>
      	  direction = 0; //forward
 800082e:	4b7a      	ldr	r3, [pc, #488]	; (8000a18 <PID_Control+0x284>)
 8000830:	2200      	movs	r2, #0
 8000832:	801a      	strh	r2, [r3, #0]
 8000834:	e002      	b.n	800083c <PID_Control+0xa8>
        else
      	  direction = 1; //reverse direction
 8000836:	4b78      	ldr	r3, [pc, #480]	; (8000a18 <PID_Control+0x284>)
 8000838:	2201      	movs	r2, #1
 800083a:	801a      	strh	r2, [r3, #0]

        millisNow = HAL_GetTick();
 800083c:	f001 feea 	bl	8002614 <HAL_GetTick>
 8000840:	4603      	mov	r3, r0
 8000842:	461a      	mov	r2, r3
 8000844:	4b75      	ldr	r3, [pc, #468]	; (8000a1c <PID_Control+0x288>)
 8000846:	601a      	str	r2, [r3, #0]
        dt = (millisNow - millisOld); // time elapsed in millisecond
 8000848:	4b74      	ldr	r3, [pc, #464]	; (8000a1c <PID_Control+0x288>)
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	4b74      	ldr	r3, [pc, #464]	; (8000a20 <PID_Control+0x28c>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	1ad3      	subs	r3, r2, r3
 8000852:	4a74      	ldr	r2, [pc, #464]	; (8000a24 <PID_Control+0x290>)
 8000854:	6013      	str	r3, [r2, #0]
        millisOld = millisNow; // store the current time for next round
 8000856:	4b71      	ldr	r3, [pc, #452]	; (8000a1c <PID_Control+0x288>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a71      	ldr	r2, [pc, #452]	; (8000a20 <PID_Control+0x28c>)
 800085c:	6013      	str	r3, [r2, #0]

        error_area = error_area + error*dt; // area under error for Ki
 800085e:	4b64      	ldr	r3, [pc, #400]	; (80009f0 <PID_Control+0x25c>)
 8000860:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000864:	461a      	mov	r2, r3
 8000866:	4b6f      	ldr	r3, [pc, #444]	; (8000a24 <PID_Control+0x290>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	fb03 f202 	mul.w	r2, r3, r2
 800086e:	4b6e      	ldr	r3, [pc, #440]	; (8000a28 <PID_Control+0x294>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4413      	add	r3, r2
 8000874:	4a6c      	ldr	r2, [pc, #432]	; (8000a28 <PID_Control+0x294>)
 8000876:	6013      	str	r3, [r2, #0]

        error_change = error - error_old; // change in error
 8000878:	4b5d      	ldr	r3, [pc, #372]	; (80009f0 <PID_Control+0x25c>)
 800087a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800087e:	461a      	mov	r2, r3
 8000880:	4b6a      	ldr	r3, [pc, #424]	; (8000a2c <PID_Control+0x298>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	1ad3      	subs	r3, r2, r3
 8000886:	4a6a      	ldr	r2, [pc, #424]	; (8000a30 <PID_Control+0x29c>)
 8000888:	6013      	str	r3, [r2, #0]
  	    error_old = error; //store the error for next round
 800088a:	4b59      	ldr	r3, [pc, #356]	; (80009f0 <PID_Control+0x25c>)
 800088c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000890:	461a      	mov	r2, r3
 8000892:	4b66      	ldr	r3, [pc, #408]	; (8000a2c <PID_Control+0x298>)
 8000894:	601a      	str	r2, [r3, #0]
        error_rate = (error_change)*1000/dt; // for Kd - dt in millsecond
 8000896:	4b66      	ldr	r3, [pc, #408]	; (8000a30 <PID_Control+0x29c>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800089e:	fb03 f202 	mul.w	r2, r3, r2
 80008a2:	4b60      	ldr	r3, [pc, #384]	; (8000a24 <PID_Control+0x290>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80008aa:	4a62      	ldr	r2, [pc, #392]	; (8000a34 <PID_Control+0x2a0>)
 80008ac:	6013      	str	r3, [r2, #0]

		pwmVal = (int)(error*Kp + error_area*Ki/10000);  // PI, D is below
 80008ae:	4b50      	ldr	r3, [pc, #320]	; (80009f0 <PID_Control+0x25c>)
 80008b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008b4:	461a      	mov	r2, r3
 80008b6:	4b56      	ldr	r3, [pc, #344]	; (8000a10 <PID_Control+0x27c>)
 80008b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008bc:	fb02 f303 	mul.w	r3, r2, r3
 80008c0:	ee07 3a90 	vmov	s15, r3
 80008c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008c8:	4b57      	ldr	r3, [pc, #348]	; (8000a28 <PID_Control+0x294>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	ee07 3a90 	vmov	s15, r3
 80008d0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80008d4:	4b58      	ldr	r3, [pc, #352]	; (8000a38 <PID_Control+0x2a4>)
 80008d6:	edd3 7a00 	vldr	s15, [r3]
 80008da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80008de:	ed9f 6a57 	vldr	s12, [pc, #348]	; 8000a3c <PID_Control+0x2a8>
 80008e2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80008e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80008ee:	ee17 2a90 	vmov	r2, s15
 80008f2:	4b53      	ldr	r3, [pc, #332]	; (8000a40 <PID_Control+0x2ac>)
 80008f4:	601a      	str	r2, [r3, #0]
		pwmVal_raw = (int)(error*Kp); // for debugging
 80008f6:	4b3e      	ldr	r3, [pc, #248]	; (80009f0 <PID_Control+0x25c>)
 80008f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b44      	ldr	r3, [pc, #272]	; (8000a10 <PID_Control+0x27c>)
 8000900:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000904:	fb02 f303 	mul.w	r3, r2, r3
 8000908:	4a4e      	ldr	r2, [pc, #312]	; (8000a44 <PID_Control+0x2b0>)
 800090a:	6013      	str	r3, [r2, #0]


		// Adjust pwmVal to account for deadzone
		if (pwmVal>0)
 800090c:	4b4c      	ldr	r3, [pc, #304]	; (8000a40 <PID_Control+0x2ac>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	dd08      	ble.n	8000926 <PID_Control+0x192>
			pwmVal = pwmVal+pwmMin;
 8000914:	4b4c      	ldr	r3, [pc, #304]	; (8000a48 <PID_Control+0x2b4>)
 8000916:	f9b3 3000 	ldrsh.w	r3, [r3]
 800091a:	461a      	mov	r2, r3
 800091c:	4b48      	ldr	r3, [pc, #288]	; (8000a40 <PID_Control+0x2ac>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4413      	add	r3, r2
 8000922:	4a47      	ldr	r2, [pc, #284]	; (8000a40 <PID_Control+0x2ac>)
 8000924:	6013      	str	r3, [r2, #0]
		if (pwmVal<0)
 8000926:	4b46      	ldr	r3, [pc, #280]	; (8000a40 <PID_Control+0x2ac>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	da07      	bge.n	800093e <PID_Control+0x1aa>
			pwmVal = pwmVal-pwmMin;
 800092e:	4b44      	ldr	r3, [pc, #272]	; (8000a40 <PID_Control+0x2ac>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4a45      	ldr	r2, [pc, #276]	; (8000a48 <PID_Control+0x2b4>)
 8000934:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000938:	1a9b      	subs	r3, r3, r2
 800093a:	4a41      	ldr	r2, [pc, #260]	; (8000a40 <PID_Control+0x2ac>)
 800093c:	6013      	str	r3, [r2, #0]

		if (pwmVal > pwmMax)  // Clamp the PWM to its maximum positive value
 800093e:	4b43      	ldr	r3, [pc, #268]	; (8000a4c <PID_Control+0x2b8>)
 8000940:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000944:	461a      	mov	r2, r3
 8000946:	4b3e      	ldr	r3, [pc, #248]	; (8000a40 <PID_Control+0x2ac>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	429a      	cmp	r2, r3
 800094c:	da05      	bge.n	800095a <PID_Control+0x1c6>
		   pwmVal = pwmMax;
 800094e:	4b3f      	ldr	r3, [pc, #252]	; (8000a4c <PID_Control+0x2b8>)
 8000950:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000954:	461a      	mov	r2, r3
 8000956:	4b3a      	ldr	r3, [pc, #232]	; (8000a40 <PID_Control+0x2ac>)
 8000958:	601a      	str	r2, [r3, #0]


		pwmVal = (int)(pwmVal + error_rate*Kd);  // + D which is subtration
 800095a:	4b3d      	ldr	r3, [pc, #244]	; (8000a50 <PID_Control+0x2bc>)
 800095c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000960:	461a      	mov	r2, r3
 8000962:	4b34      	ldr	r3, [pc, #208]	; (8000a34 <PID_Control+0x2a0>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	fb03 f202 	mul.w	r2, r3, r2
 800096a:	4b35      	ldr	r3, [pc, #212]	; (8000a40 <PID_Control+0x2ac>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4413      	add	r3, r2
 8000970:	4a33      	ldr	r2, [pc, #204]	; (8000a40 <PID_Control+0x2ac>)
 8000972:	6013      	str	r3, [r2, #0]

		if (pwmVal < -pwmMax)  // Clamp the PWM to its minimum negative value
 8000974:	4b35      	ldr	r3, [pc, #212]	; (8000a4c <PID_Control+0x2b8>)
 8000976:	f9b3 3000 	ldrsh.w	r3, [r3]
 800097a:	425a      	negs	r2, r3
 800097c:	4b30      	ldr	r3, [pc, #192]	; (8000a40 <PID_Control+0x2ac>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	429a      	cmp	r2, r3
 8000982:	dd05      	ble.n	8000990 <PID_Control+0x1fc>
		   pwmVal = -pwmMax;
 8000984:	4b31      	ldr	r3, [pc, #196]	; (8000a4c <PID_Control+0x2b8>)
 8000986:	f9b3 3000 	ldrsh.w	r3, [r3]
 800098a:	425b      	negs	r3, r3
 800098c:	4a2c      	ldr	r2, [pc, #176]	; (8000a40 <PID_Control+0x2ac>)
 800098e:	6013      	str	r3, [r2, #0]

		sprintf(buf, " Praw = %6d, ", pwmVal_raw);
 8000990:	4b2c      	ldr	r3, [pc, #176]	; (8000a44 <PID_Control+0x2b0>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	461a      	mov	r2, r3
 8000996:	492f      	ldr	r1, [pc, #188]	; (8000a54 <PID_Control+0x2c0>)
 8000998:	481b      	ldr	r0, [pc, #108]	; (8000a08 <PID_Control+0x274>)
 800099a:	f005 f9b1 	bl	8005d00 <siprintf>
		HAL_UART_Transmit(&huart2, buf, 17, HAL_MAX_DELAY); // Send through BT @9600
 800099e:	f04f 33ff 	mov.w	r3, #4294967295
 80009a2:	2211      	movs	r2, #17
 80009a4:	4918      	ldr	r1, [pc, #96]	; (8000a08 <PID_Control+0x274>)
 80009a6:	4819      	ldr	r0, [pc, #100]	; (8000a0c <PID_Control+0x278>)
 80009a8:	f004 f9b1 	bl	8004d0e <HAL_UART_Transmit>

		sprintf(buf, " Pwm = %6d ", pwmVal);
 80009ac:	4b24      	ldr	r3, [pc, #144]	; (8000a40 <PID_Control+0x2ac>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	461a      	mov	r2, r3
 80009b2:	4929      	ldr	r1, [pc, #164]	; (8000a58 <PID_Control+0x2c4>)
 80009b4:	4814      	ldr	r0, [pc, #80]	; (8000a08 <PID_Control+0x274>)
 80009b6:	f005 f9a3 	bl	8005d00 <siprintf>
		HAL_UART_Transmit(&huart2, buf, 17, HAL_MAX_DELAY); // Send through BT @9600
 80009ba:	f04f 33ff 	mov.w	r3, #4294967295
 80009be:	2211      	movs	r2, #17
 80009c0:	4911      	ldr	r1, [pc, #68]	; (8000a08 <PID_Control+0x274>)
 80009c2:	4812      	ldr	r0, [pc, #72]	; (8000a0c <PID_Control+0x278>)
 80009c4:	f004 f9a3 	bl	8004d0e <HAL_UART_Transmit>

		buf[0] = '\r';
 80009c8:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <PID_Control+0x274>)
 80009ca:	220d      	movs	r2, #13
 80009cc:	701a      	strb	r2, [r3, #0]
		buf[1] = '\n';  // move to next line on serial port
 80009ce:	4b0e      	ldr	r3, [pc, #56]	; (8000a08 <PID_Control+0x274>)
 80009d0:	220a      	movs	r2, #10
 80009d2:	705a      	strb	r2, [r3, #1]
		HAL_UART_Transmit(&huart2, buf, 2, HAL_MAX_DELAY); // Send through USB port
 80009d4:	f04f 33ff 	mov.w	r3, #4294967295
 80009d8:	2202      	movs	r2, #2
 80009da:	490b      	ldr	r1, [pc, #44]	; (8000a08 <PID_Control+0x274>)
 80009dc:	480b      	ldr	r0, [pc, #44]	; (8000a0c <PID_Control+0x278>)
 80009de:	f004 f996 	bl	8004d0e <HAL_UART_Transmit>

		return(pwmVal);
 80009e2:	4b17      	ldr	r3, [pc, #92]	; (8000a40 <PID_Control+0x2ac>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	b21b      	sxth	r3, r3
 80009e8:	e7ff      	b.n	80009ea <PID_Control+0x256>
	    } // if loop
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	200003a0 	.word	0x200003a0
 80009f4:	20000398 	.word	0x20000398
 80009f8:	3dd38ff1 	.word	0x3dd38ff1
 80009fc:	2000039a 	.word	0x2000039a
 8000a00:	2000039c 	.word	0x2000039c
 8000a04:	0800660c 	.word	0x0800660c
 8000a08:	20000384 	.word	0x20000384
 8000a0c:	200002e0 	.word	0x200002e0
 8000a10:	200003c0 	.word	0x200003c0
 8000a14:	0800661c 	.word	0x0800661c
 8000a18:	2000039e 	.word	0x2000039e
 8000a1c:	200003b8 	.word	0x200003b8
 8000a20:	200003b4 	.word	0x200003b4
 8000a24:	200003bc 	.word	0x200003bc
 8000a28:	200003a4 	.word	0x200003a4
 8000a2c:	200003a8 	.word	0x200003a8
 8000a30:	200003ac 	.word	0x200003ac
 8000a34:	200003b0 	.word	0x200003b0
 8000a38:	200003c4 	.word	0x200003c4
 8000a3c:	461c4000 	.word	0x461c4000
 8000a40:	20000378 	.word	0x20000378
 8000a44:	2000037c 	.word	0x2000037c
 8000a48:	20000004 	.word	0x20000004
 8000a4c:	20000002 	.word	0x20000002
 8000a50:	200003c2 	.word	0x200003c2
 8000a54:	08006628 	.word	0x08006628
 8000a58:	08006638 	.word	0x08006638

08000a5c <serial_uart>:

void serial_uart(){
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	 // send various values to serial port @ usart 3 for display
		  angle = (int)(position*360/265); //Hall Sensor = 26 poles/13 pulses, DC motor = 20x13 = 260 pulses per revolution
 8000a60:	4b75      	ldr	r3, [pc, #468]	; (8000c38 <serial_uart+0x1dc>)
 8000a62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a66:	461a      	mov	r2, r3
 8000a68:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8000a6c:	fb02 f303 	mul.w	r3, r2, r3
 8000a70:	4a72      	ldr	r2, [pc, #456]	; (8000c3c <serial_uart+0x1e0>)
 8000a72:	fb82 1203 	smull	r1, r2, r2, r3
 8000a76:	1192      	asrs	r2, r2, #6
 8000a78:	17db      	asrs	r3, r3, #31
 8000a7a:	1ad3      	subs	r3, r2, r3
 8000a7c:	b21a      	sxth	r2, r3
 8000a7e:	4b70      	ldr	r3, [pc, #448]	; (8000c40 <serial_uart+0x1e4>)
 8000a80:	801a      	strh	r2, [r3, #0]
		                                   // measured value = 265 pulses per revolution
		  sprintf(buf, "%5d", angle);
 8000a82:	4b6f      	ldr	r3, [pc, #444]	; (8000c40 <serial_uart+0x1e4>)
 8000a84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a88:	461a      	mov	r2, r3
 8000a8a:	496e      	ldr	r1, [pc, #440]	; (8000c44 <serial_uart+0x1e8>)
 8000a8c:	486e      	ldr	r0, [pc, #440]	; (8000c48 <serial_uart+0x1ec>)
 8000a8e:	f005 f937 	bl	8005d00 <siprintf>
	      OLED_ShowString(60, 10, buf);
 8000a92:	4a6d      	ldr	r2, [pc, #436]	; (8000c48 <serial_uart+0x1ec>)
 8000a94:	210a      	movs	r1, #10
 8000a96:	203c      	movs	r0, #60	; 0x3c
 8000a98:	f001 f8d8 	bl	8001c4c <OLED_ShowString>
	      //also send to serial port
	      HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa0:	2205      	movs	r2, #5
 8000aa2:	4969      	ldr	r1, [pc, #420]	; (8000c48 <serial_uart+0x1ec>)
 8000aa4:	4869      	ldr	r0, [pc, #420]	; (8000c4c <serial_uart+0x1f0>)
 8000aa6:	f004 f932 	bl	8004d0e <HAL_UART_Transmit>

	      buf[0]=',';  // comma separator
 8000aaa:	4b67      	ldr	r3, [pc, #412]	; (8000c48 <serial_uart+0x1ec>)
 8000aac:	222c      	movs	r2, #44	; 0x2c
 8000aae:	701a      	strb	r2, [r3, #0]
	      HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	4964      	ldr	r1, [pc, #400]	; (8000c48 <serial_uart+0x1ec>)
 8000ab8:	4864      	ldr	r0, [pc, #400]	; (8000c4c <serial_uart+0x1f0>)
 8000aba:	f004 f928 	bl	8004d0e <HAL_UART_Transmit>

	      sprintf(buf, "%5d", target_angle);
 8000abe:	4b64      	ldr	r3, [pc, #400]	; (8000c50 <serial_uart+0x1f4>)
 8000ac0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	495f      	ldr	r1, [pc, #380]	; (8000c44 <serial_uart+0x1e8>)
 8000ac8:	485f      	ldr	r0, [pc, #380]	; (8000c48 <serial_uart+0x1ec>)
 8000aca:	f005 f919 	bl	8005d00 <siprintf>
	   	  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000ace:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad2:	2205      	movs	r2, #5
 8000ad4:	495c      	ldr	r1, [pc, #368]	; (8000c48 <serial_uart+0x1ec>)
 8000ad6:	485d      	ldr	r0, [pc, #372]	; (8000c4c <serial_uart+0x1f0>)
 8000ad8:	f004 f919 	bl	8004d0e <HAL_UART_Transmit>

	   	  buf[0]=',';
 8000adc:	4b5a      	ldr	r3, [pc, #360]	; (8000c48 <serial_uart+0x1ec>)
 8000ade:	222c      	movs	r2, #44	; 0x2c
 8000ae0:	701a      	strb	r2, [r3, #0]
	   	  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	4957      	ldr	r1, [pc, #348]	; (8000c48 <serial_uart+0x1ec>)
 8000aea:	4858      	ldr	r0, [pc, #352]	; (8000c4c <serial_uart+0x1f0>)
 8000aec:	f004 f90f 	bl	8004d0e <HAL_UART_Transmit>

	   	  sprintf(buf, "%5d", error);
 8000af0:	4b58      	ldr	r3, [pc, #352]	; (8000c54 <serial_uart+0x1f8>)
 8000af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000af6:	461a      	mov	r2, r3
 8000af8:	4952      	ldr	r1, [pc, #328]	; (8000c44 <serial_uart+0x1e8>)
 8000afa:	4853      	ldr	r0, [pc, #332]	; (8000c48 <serial_uart+0x1ec>)
 8000afc:	f005 f900 	bl	8005d00 <siprintf>
	   	  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b00:	f04f 33ff 	mov.w	r3, #4294967295
 8000b04:	2205      	movs	r2, #5
 8000b06:	4950      	ldr	r1, [pc, #320]	; (8000c48 <serial_uart+0x1ec>)
 8000b08:	4850      	ldr	r0, [pc, #320]	; (8000c4c <serial_uart+0x1f0>)
 8000b0a:	f004 f900 	bl	8004d0e <HAL_UART_Transmit>

	   	  buf[0]=',';
 8000b0e:	4b4e      	ldr	r3, [pc, #312]	; (8000c48 <serial_uart+0x1ec>)
 8000b10:	222c      	movs	r2, #44	; 0x2c
 8000b12:	701a      	strb	r2, [r3, #0]
	      HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b14:	f04f 33ff 	mov.w	r3, #4294967295
 8000b18:	2201      	movs	r2, #1
 8000b1a:	494b      	ldr	r1, [pc, #300]	; (8000c48 <serial_uart+0x1ec>)
 8000b1c:	484b      	ldr	r0, [pc, #300]	; (8000c4c <serial_uart+0x1f0>)
 8000b1e:	f004 f8f6 	bl	8004d0e <HAL_UART_Transmit>

	      sprintf(buf, "%5d", pwmVal);
 8000b22:	4b4d      	ldr	r3, [pc, #308]	; (8000c58 <serial_uart+0x1fc>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	461a      	mov	r2, r3
 8000b28:	4946      	ldr	r1, [pc, #280]	; (8000c44 <serial_uart+0x1e8>)
 8000b2a:	4847      	ldr	r0, [pc, #284]	; (8000c48 <serial_uart+0x1ec>)
 8000b2c:	f005 f8e8 	bl	8005d00 <siprintf>
	      HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b30:	f04f 33ff 	mov.w	r3, #4294967295
 8000b34:	2205      	movs	r2, #5
 8000b36:	4944      	ldr	r1, [pc, #272]	; (8000c48 <serial_uart+0x1ec>)
 8000b38:	4844      	ldr	r0, [pc, #272]	; (8000c4c <serial_uart+0x1f0>)
 8000b3a:	f004 f8e8 	bl	8004d0e <HAL_UART_Transmit>
	      OLED_ShowString(40, 20, buf);
 8000b3e:	4a42      	ldr	r2, [pc, #264]	; (8000c48 <serial_uart+0x1ec>)
 8000b40:	2114      	movs	r1, #20
 8000b42:	2028      	movs	r0, #40	; 0x28
 8000b44:	f001 f882 	bl	8001c4c <OLED_ShowString>

	   	  buf[0]=',';
 8000b48:	4b3f      	ldr	r3, [pc, #252]	; (8000c48 <serial_uart+0x1ec>)
 8000b4a:	222c      	movs	r2, #44	; 0x2c
 8000b4c:	701a      	strb	r2, [r3, #0]
	   	  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b52:	2201      	movs	r2, #1
 8000b54:	493c      	ldr	r1, [pc, #240]	; (8000c48 <serial_uart+0x1ec>)
 8000b56:	483d      	ldr	r0, [pc, #244]	; (8000c4c <serial_uart+0x1f0>)
 8000b58:	f004 f8d9 	bl	8004d0e <HAL_UART_Transmit>

	   	  sprintf(buf, "%5d", error_area);
 8000b5c:	4b3f      	ldr	r3, [pc, #252]	; (8000c5c <serial_uart+0x200>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	461a      	mov	r2, r3
 8000b62:	4938      	ldr	r1, [pc, #224]	; (8000c44 <serial_uart+0x1e8>)
 8000b64:	4838      	ldr	r0, [pc, #224]	; (8000c48 <serial_uart+0x1ec>)
 8000b66:	f005 f8cb 	bl	8005d00 <siprintf>
	   	  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6e:	2205      	movs	r2, #5
 8000b70:	4935      	ldr	r1, [pc, #212]	; (8000c48 <serial_uart+0x1ec>)
 8000b72:	4836      	ldr	r0, [pc, #216]	; (8000c4c <serial_uart+0x1f0>)
 8000b74:	f004 f8cb 	bl	8004d0e <HAL_UART_Transmit>

	   	  buf[0]=',';
 8000b78:	4b33      	ldr	r3, [pc, #204]	; (8000c48 <serial_uart+0x1ec>)
 8000b7a:	222c      	movs	r2, #44	; 0x2c
 8000b7c:	701a      	strb	r2, [r3, #0]
	   	  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b82:	2201      	movs	r2, #1
 8000b84:	4930      	ldr	r1, [pc, #192]	; (8000c48 <serial_uart+0x1ec>)
 8000b86:	4831      	ldr	r0, [pc, #196]	; (8000c4c <serial_uart+0x1f0>)
 8000b88:	f004 f8c1 	bl	8004d0e <HAL_UART_Transmit>

	   	  sprintf(buf, "%5d", error_change);
 8000b8c:	4b34      	ldr	r3, [pc, #208]	; (8000c60 <serial_uart+0x204>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	461a      	mov	r2, r3
 8000b92:	492c      	ldr	r1, [pc, #176]	; (8000c44 <serial_uart+0x1e8>)
 8000b94:	482c      	ldr	r0, [pc, #176]	; (8000c48 <serial_uart+0x1ec>)
 8000b96:	f005 f8b3 	bl	8005d00 <siprintf>
	   	  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b9e:	2205      	movs	r2, #5
 8000ba0:	4929      	ldr	r1, [pc, #164]	; (8000c48 <serial_uart+0x1ec>)
 8000ba2:	482a      	ldr	r0, [pc, #168]	; (8000c4c <serial_uart+0x1f0>)
 8000ba4:	f004 f8b3 	bl	8004d0e <HAL_UART_Transmit>

	   	  buf[0]=',';
 8000ba8:	4b27      	ldr	r3, [pc, #156]	; (8000c48 <serial_uart+0x1ec>)
 8000baa:	222c      	movs	r2, #44	; 0x2c
 8000bac:	701a      	strb	r2, [r3, #0]
	   	  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	4924      	ldr	r1, [pc, #144]	; (8000c48 <serial_uart+0x1ec>)
 8000bb6:	4825      	ldr	r0, [pc, #148]	; (8000c4c <serial_uart+0x1f0>)
 8000bb8:	f004 f8a9 	bl	8004d0e <HAL_UART_Transmit>

	   	  sprintf(buf, "%5d", error_rate);
 8000bbc:	4b29      	ldr	r3, [pc, #164]	; (8000c64 <serial_uart+0x208>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	4920      	ldr	r1, [pc, #128]	; (8000c44 <serial_uart+0x1e8>)
 8000bc4:	4820      	ldr	r0, [pc, #128]	; (8000c48 <serial_uart+0x1ec>)
 8000bc6:	f005 f89b 	bl	8005d00 <siprintf>
	   	  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000bca:	f04f 33ff 	mov.w	r3, #4294967295
 8000bce:	2205      	movs	r2, #5
 8000bd0:	491d      	ldr	r1, [pc, #116]	; (8000c48 <serial_uart+0x1ec>)
 8000bd2:	481e      	ldr	r0, [pc, #120]	; (8000c4c <serial_uart+0x1f0>)
 8000bd4:	f004 f89b 	bl	8004d0e <HAL_UART_Transmit>

	      buf[0]=',';
 8000bd8:	4b1b      	ldr	r3, [pc, #108]	; (8000c48 <serial_uart+0x1ec>)
 8000bda:	222c      	movs	r2, #44	; 0x2c
 8000bdc:	701a      	strb	r2, [r3, #0]
	   	  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000bde:	f04f 33ff 	mov.w	r3, #4294967295
 8000be2:	2201      	movs	r2, #1
 8000be4:	4918      	ldr	r1, [pc, #96]	; (8000c48 <serial_uart+0x1ec>)
 8000be6:	4819      	ldr	r0, [pc, #100]	; (8000c4c <serial_uart+0x1f0>)
 8000be8:	f004 f891 	bl	8004d0e <HAL_UART_Transmit>

	  	  sprintf(buf, "%4d ", speed);  // RPM speed of the DC motor
 8000bec:	4b1e      	ldr	r3, [pc, #120]	; (8000c68 <serial_uart+0x20c>)
 8000bee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	491d      	ldr	r1, [pc, #116]	; (8000c6c <serial_uart+0x210>)
 8000bf6:	4814      	ldr	r0, [pc, #80]	; (8000c48 <serial_uart+0x1ec>)
 8000bf8:	f005 f882 	bl	8005d00 <siprintf>
	   	  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8000bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8000c00:	2205      	movs	r2, #5
 8000c02:	4911      	ldr	r1, [pc, #68]	; (8000c48 <serial_uart+0x1ec>)
 8000c04:	4811      	ldr	r0, [pc, #68]	; (8000c4c <serial_uart+0x1f0>)
 8000c06:	f004 f882 	bl	8004d0e <HAL_UART_Transmit>
	  	  OLED_ShowString(40, 30, buf);
 8000c0a:	4a0f      	ldr	r2, [pc, #60]	; (8000c48 <serial_uart+0x1ec>)
 8000c0c:	211e      	movs	r1, #30
 8000c0e:	2028      	movs	r0, #40	; 0x28
 8000c10:	f001 f81c 	bl	8001c4c <OLED_ShowString>
	      OLED_Refresh_Gram();
 8000c14:	f000 fef0 	bl	80019f8 <OLED_Refresh_Gram>

	   	  buf[0] = '\r';
 8000c18:	4b0b      	ldr	r3, [pc, #44]	; (8000c48 <serial_uart+0x1ec>)
 8000c1a:	220d      	movs	r2, #13
 8000c1c:	701a      	strb	r2, [r3, #0]
	   	  buf[1] = '\n';  // move to next line on serial port
 8000c1e:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <serial_uart+0x1ec>)
 8000c20:	220a      	movs	r2, #10
 8000c22:	705a      	strb	r2, [r3, #1]
	   	  HAL_UART_Transmit(&huart3, buf, 2, HAL_MAX_DELAY); // Send through USB port
 8000c24:	f04f 33ff 	mov.w	r3, #4294967295
 8000c28:	2202      	movs	r2, #2
 8000c2a:	4907      	ldr	r1, [pc, #28]	; (8000c48 <serial_uart+0x1ec>)
 8000c2c:	4807      	ldr	r0, [pc, #28]	; (8000c4c <serial_uart+0x1f0>)
 8000c2e:	f004 f86e 	bl	8004d0e <HAL_UART_Transmit>
}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	20000398 	.word	0x20000398
 8000c3c:	3dd38ff1 	.word	0x3dd38ff1
 8000c40:	2000039a 	.word	0x2000039a
 8000c44:	08006644 	.word	0x08006644
 8000c48:	20000384 	.word	0x20000384
 8000c4c:	20000324 	.word	0x20000324
 8000c50:	2000039c 	.word	0x2000039c
 8000c54:	200003a0 	.word	0x200003a0
 8000c58:	20000378 	.word	0x20000378
 8000c5c:	200003a4 	.word	0x200003a4
 8000c60:	200003ac 	.word	0x200003ac
 8000c64:	200003b0 	.word	0x200003b0
 8000c68:	2000036e 	.word	0x2000036e
 8000c6c:	08006648 	.word	0x08006648

08000c70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c76:	f001 fc67 	bl	8002548 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c7a:	f000 f9cb 	bl	8001014 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c7e:	f000 fdb5 	bl	80017ec <MX_GPIO_Init>
  MX_TIM8_Init();
 8000c82:	f000 fcc5 	bl	8001610 <MX_TIM8_Init>
  MX_TIM2_Init();
 8000c86:	f000 fb21 	bl	80012cc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000c8a:	f000 fd5b 	bl	8001744 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000c8e:	f000 fa57 	bl	8001140 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8000c92:	f000 fd81 	bl	8001798 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 8000c96:	f000 fa25 	bl	80010e4 <MX_I2C2_Init>
  MX_TIM5_Init();
 8000c9a:	f000 fc65 	bl	8001568 <MX_TIM5_Init>
  MX_TIM4_Init();
 8000c9e:	f000 fbe1 	bl	8001464 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000ca2:	f000 fb67 	bl	8001374 <MX_TIM3_Init>
  MX_TIM11_Init();
 8000ca6:	f000 fd03 	bl	80016b0 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */


  MotorDrive_enable(); // enable PWM needed to drive MotroDrive A and D
 8000caa:	f7ff fccf 	bl	800064c <MotorDrive_enable>

  // start TIM2/TIM5-Encoder to read Motor rotation in interrupt mode
  // Hall sensors produce 13 ticks/counts per turn, gear ratio = 20
  // 260 count per rotation of output (wheel)
  // 360 degree = 260 ticks/counts
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); // Motor Drive A
 8000cae:	213c      	movs	r1, #60	; 0x3c
 8000cb0:	48b3      	ldr	r0, [pc, #716]	; (8000f80 <main+0x310>)
 8000cb2:	f003 f885 	bl	8003dc0 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL); // Motor Drive D
 8000cb6:	213c      	movs	r1, #60	; 0x3c
 8000cb8:	48b2      	ldr	r0, [pc, #712]	; (8000f84 <main+0x314>)
 8000cba:	f003 f881 	bl	8003dc0 <HAL_TIM_Encoder_Start_IT>
  rpm = (int)((1000/no_of_tick) * 60/260 * 1/dt);  // For calculating motor rpm - by multiplying it with speed value
 8000cbe:	4bb2      	ldr	r3, [pc, #712]	; (8000f88 <main+0x318>)
 8000cc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cca:	fb93 f2f2 	sdiv	r2, r3, r2
 8000cce:	4613      	mov	r3, r2
 8000cd0:	011b      	lsls	r3, r3, #4
 8000cd2:	1a9b      	subs	r3, r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	4aad      	ldr	r2, [pc, #692]	; (8000f8c <main+0x31c>)
 8000cd8:	fb82 1203 	smull	r1, r2, r2, r3
 8000cdc:	11d2      	asrs	r2, r2, #7
 8000cde:	17db      	asrs	r3, r3, #31
 8000ce0:	1ad2      	subs	r2, r2, r3
 8000ce2:	4bab      	ldr	r3, [pc, #684]	; (8000f90 <main+0x320>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	fb92 f3f3 	sdiv	r3, r2, r3
 8000cea:	b21a      	sxth	r2, r3
 8000cec:	4ba9      	ldr	r3, [pc, #676]	; (8000f94 <main+0x324>)
 8000cee:	801a      	strh	r2, [r3, #0]

  OLED_Init();
 8000cf0:	f000 ffde 	bl	8001cb0 <OLED_Init>
  OLED_ShowString(10, 5, "SC2104/CE3002"); // show message on OLED display at line 5)
 8000cf4:	4aa8      	ldr	r2, [pc, #672]	; (8000f98 <main+0x328>)
 8000cf6:	2105      	movs	r1, #5
 8000cf8:	200a      	movs	r0, #10
 8000cfa:	f000 ffa7 	bl	8001c4c <OLED_ShowString>
  OLED_ShowString(40, 30, "Lab 4"); // show message on OLED display at line 30)
 8000cfe:	4aa7      	ldr	r2, [pc, #668]	; (8000f9c <main+0x32c>)
 8000d00:	211e      	movs	r1, #30
 8000d02:	2028      	movs	r0, #40	; 0x28
 8000d04:	f000 ffa2 	bl	8001c4c <OLED_ShowString>
  oled_buf = "Motor Control"; // anther way to show message through buffer
 8000d08:	4ba5      	ldr	r3, [pc, #660]	; (8000fa0 <main+0x330>)
 8000d0a:	613b      	str	r3, [r7, #16]
  OLED_ShowString(10,50, oled_buf); //another message at line 50
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	2132      	movs	r1, #50	; 0x32
 8000d10:	200a      	movs	r0, #10
 8000d12:	f000 ff9b 	bl	8001c4c <OLED_ShowString>

  uint8_t sbuf[] = "SC2104\n\r";  // send to serial port
 8000d16:	4aa3      	ldr	r2, [pc, #652]	; (8000fa4 <main+0x334>)
 8000d18:	1d3b      	adds	r3, r7, #4
 8000d1a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d1c:	c303      	stmia	r3!, {r0, r1}
 8000d1e:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart3, sbuf, sizeof(sbuf), HAL_MAX_DELAY); // Send through Serial Port @115200
 8000d20:	1d39      	adds	r1, r7, #4
 8000d22:	f04f 33ff 	mov.w	r3, #4294967295
 8000d26:	2209      	movs	r2, #9
 8000d28:	489f      	ldr	r0, [pc, #636]	; (8000fa8 <main+0x338>)
 8000d2a:	f003 fff0 	bl	8004d0e <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, sbuf, sizeof(sbuf), HAL_MAX_DELAY); // Send through BT @9600
 8000d2e:	1d39      	adds	r1, r7, #4
 8000d30:	f04f 33ff 	mov.w	r3, #4294967295
 8000d34:	2209      	movs	r2, #9
 8000d36:	489d      	ldr	r0, [pc, #628]	; (8000fac <main+0x33c>)
 8000d38:	f003 ffe9 	bl	8004d0e <HAL_UART_Transmit>

  OLED_Refresh_Gram();
 8000d3c:	f000 fe5c 	bl	80019f8 <OLED_Refresh_Gram>
  HAL_Delay(3000); // pause for 3 second to show message
 8000d40:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000d44:	f001 fc72 	bl	800262c <HAL_Delay>
  OLED_Clear(); // get display ready
 8000d48:	f000 fe8e 	bl	8001a68 <OLED_Clear>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  start = 0;
 8000d4c:	4b98      	ldr	r3, [pc, #608]	; (8000fb0 <main+0x340>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
  angle = 0;
 8000d52:	4b98      	ldr	r3, [pc, #608]	; (8000fb4 <main+0x344>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	801a      	strh	r2, [r3, #0]
  target_angle = 1000; // rotate 1000 degree
 8000d58:	4b97      	ldr	r3, [pc, #604]	; (8000fb8 <main+0x348>)
 8000d5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d5e:	801a      	strh	r2, [r3, #0]
  error = target_angle - angle;
 8000d60:	4b95      	ldr	r3, [pc, #596]	; (8000fb8 <main+0x348>)
 8000d62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	4b92      	ldr	r3, [pc, #584]	; (8000fb4 <main+0x344>)
 8000d6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	b21a      	sxth	r2, r3
 8000d76:	4b91      	ldr	r3, [pc, #580]	; (8000fbc <main+0x34c>)
 8000d78:	801a      	strh	r2, [r3, #0]
  error_old = 0;
 8000d7a:	4b91      	ldr	r3, [pc, #580]	; (8000fc0 <main+0x350>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
  error_area = 0;
 8000d80:	4b90      	ldr	r3, [pc, #576]	; (8000fc4 <main+0x354>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]

  // motor drive here
  OLED_Clear();
 8000d86:	f000 fe6f 	bl	8001a68 <OLED_Clear>
  OLED_ShowString(0, 0, "Target: ");
 8000d8a:	4a8f      	ldr	r2, [pc, #572]	; (8000fc8 <main+0x358>)
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	2000      	movs	r0, #0
 8000d90:	f000 ff5c 	bl	8001c4c <OLED_ShowString>
  OLED_ShowString(0, 10, "Rotated: ");
 8000d94:	4a8d      	ldr	r2, [pc, #564]	; (8000fcc <main+0x35c>)
 8000d96:	210a      	movs	r1, #10
 8000d98:	2000      	movs	r0, #0
 8000d9a:	f000 ff57 	bl	8001c4c <OLED_ShowString>
  OLED_ShowString(0, 30, "RPM = ");
 8000d9e:	4a8c      	ldr	r2, [pc, #560]	; (8000fd0 <main+0x360>)
 8000da0:	211e      	movs	r1, #30
 8000da2:	2000      	movs	r0, #0
 8000da4:	f000 ff52 	bl	8001c4c <OLED_ShowString>
  sprintf(buf, "%4d", target_angle);//Hall Sensor = 26 poles/13 pulses, DC motor = 20x13 = 260 pulse per revolution
 8000da8:	4b83      	ldr	r3, [pc, #524]	; (8000fb8 <main+0x348>)
 8000daa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dae:	461a      	mov	r2, r3
 8000db0:	4988      	ldr	r1, [pc, #544]	; (8000fd4 <main+0x364>)
 8000db2:	4889      	ldr	r0, [pc, #548]	; (8000fd8 <main+0x368>)
 8000db4:	f004 ffa4 	bl	8005d00 <siprintf>
  OLED_ShowString(60, 0, buf);
 8000db8:	4a87      	ldr	r2, [pc, #540]	; (8000fd8 <main+0x368>)
 8000dba:	2100      	movs	r1, #0
 8000dbc:	203c      	movs	r0, #60	; 0x3c
 8000dbe:	f000 ff45 	bl	8001c4c <OLED_ShowString>

  OLED_ShowString(15, 40, "Press User"); // show message on OLED display at line 40)
 8000dc2:	4a86      	ldr	r2, [pc, #536]	; (8000fdc <main+0x36c>)
 8000dc4:	2128      	movs	r1, #40	; 0x28
 8000dc6:	200f      	movs	r0, #15
 8000dc8:	f000 ff40 	bl	8001c4c <OLED_ShowString>
  OLED_ShowString(0, 50, "button to stop"); // show message on OLED display at line 50)
 8000dcc:	4a84      	ldr	r2, [pc, #528]	; (8000fe0 <main+0x370>)
 8000dce:	2132      	movs	r1, #50	; 0x32
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	f000 ff3b 	bl	8001c4c <OLED_ShowString>
  OLED_Refresh_Gram();
 8000dd6:	f000 fe0f 	bl	80019f8 <OLED_Refresh_Gram>

  Kp = 8;   // range: 1 to 10
 8000dda:	4b82      	ldr	r3, [pc, #520]	; (8000fe4 <main+0x374>)
 8000ddc:	2208      	movs	r2, #8
 8000dde:	801a      	strh	r2, [r3, #0]
  Ki = 1;   // range 0 to 3
 8000de0:	4b81      	ldr	r3, [pc, #516]	; (8000fe8 <main+0x378>)
 8000de2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000de6:	601a      	str	r2, [r3, #0]
  Kd = 1;   // range: 0 to 3
 8000de8:	4b80      	ldr	r3, [pc, #512]	; (8000fec <main+0x37c>)
 8000dea:	2201      	movs	r2, #1
 8000dec:	801a      	strh	r2, [r3, #0]

  if (target_angle > 0)  // Determine rotation direction)
 8000dee:	4b72      	ldr	r3, [pc, #456]	; (8000fb8 <main+0x348>)
 8000df0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	dd03      	ble.n	8000e00 <main+0x190>
     direction = 0;
 8000df8:	4b7d      	ldr	r3, [pc, #500]	; (8000ff0 <main+0x380>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	801a      	strh	r2, [r3, #0]
 8000dfe:	e002      	b.n	8000e06 <main+0x196>
  else
	 direction = 1;
 8000e00:	4b7b      	ldr	r3, [pc, #492]	; (8000ff0 <main+0x380>)
 8000e02:	2201      	movs	r2, #1
 8000e04:	801a      	strh	r2, [r3, #0]

  start = 1; // do a step response upon reset and power up
 8000e06:	4b6a      	ldr	r3, [pc, #424]	; (8000fb0 <main+0x340>)
 8000e08:	2201      	movs	r2, #1
 8000e0a:	601a      	str	r2, [r3, #0]
  MotorDrive_enable(); // enable PWM needed to drive MotroDrive A and D
 8000e0c:	f7ff fc1e 	bl	800064c <MotorDrive_enable>
  millisOld = HAL_GetTick(); // get time value before starting - for PID
 8000e10:	f001 fc00 	bl	8002614 <HAL_GetTick>
 8000e14:	4603      	mov	r3, r0
 8000e16:	461a      	mov	r2, r3
 8000e18:	4b76      	ldr	r3, [pc, #472]	; (8000ff4 <main+0x384>)
 8000e1a:	601a      	str	r2, [r3, #0]



  while (1){
  	  if (start==0){ // reset and wait for the User PB to be pressed
 8000e1c:	4b64      	ldr	r3, [pc, #400]	; (8000fb0 <main+0x340>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d136      	bne.n	8000e92 <main+0x222>
  		  Motor_stop();
 8000e24:	f7ff fc2a 	bl	800067c <Motor_stop>
      	  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10); // LED
 8000e28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e2c:	4872      	ldr	r0, [pc, #456]	; (8000ff8 <main+0x388>)
 8000e2e:	f001 ff7a 	bl	8002d26 <HAL_GPIO_TogglePin>
      	  OLED_ShowString(15, 40, "Press User"); // show message on OLED display at line 40)
 8000e32:	4a6a      	ldr	r2, [pc, #424]	; (8000fdc <main+0x36c>)
 8000e34:	2128      	movs	r1, #40	; 0x28
 8000e36:	200f      	movs	r0, #15
 8000e38:	f000 ff08 	bl	8001c4c <OLED_ShowString>
      	  OLED_ShowString(0, 50, "button to start"); // show message on OLED display at line 50)
 8000e3c:	4a6f      	ldr	r2, [pc, #444]	; (8000ffc <main+0x38c>)
 8000e3e:	2132      	movs	r1, #50	; 0x32
 8000e40:	2000      	movs	r0, #0
 8000e42:	f000 ff03 	bl	8001c4c <OLED_ShowString>
      	  OLED_Refresh_Gram();
 8000e46:	f000 fdd7 	bl	80019f8 <OLED_Refresh_Gram>
      	  err = 0;// for checking whether error has settle down near to zero
 8000e4a:	4b6d      	ldr	r3, [pc, #436]	; (8001000 <main+0x390>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
      	  angle = 0;
 8000e50:	4b58      	ldr	r3, [pc, #352]	; (8000fb4 <main+0x344>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	801a      	strh	r2, [r3, #0]
      	  error_old = 0;
 8000e56:	4b5a      	ldr	r3, [pc, #360]	; (8000fc0 <main+0x350>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
      	  error_area = 0;
 8000e5c:	4b59      	ldr	r3, [pc, #356]	; (8000fc4 <main+0x354>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
      	  error = target_angle - angle;
 8000e62:	4b55      	ldr	r3, [pc, #340]	; (8000fb8 <main+0x348>)
 8000e64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e68:	b29a      	uxth	r2, r3
 8000e6a:	4b52      	ldr	r3, [pc, #328]	; (8000fb4 <main+0x344>)
 8000e6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	b29b      	uxth	r3, r3
 8000e76:	b21a      	sxth	r2, r3
 8000e78:	4b50      	ldr	r3, [pc, #320]	; (8000fbc <main+0x34c>)
 8000e7a:	801a      	strh	r2, [r3, #0]
  	      }
  	  while (start==0){ //wait for the User PB to be pressed
 8000e7c:	e009      	b.n	8000e92 <main+0x222>
      	  HAL_Delay(500);
 8000e7e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e82:	f001 fbd3 	bl	800262c <HAL_Delay>
      	  millisOld = HAL_GetTick(); // get time value before starting - for PID
 8000e86:	f001 fbc5 	bl	8002614 <HAL_GetTick>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4b59      	ldr	r3, [pc, #356]	; (8000ff4 <main+0x384>)
 8000e90:	601a      	str	r2, [r3, #0]
  	  while (start==0){ //wait for the User PB to be pressed
 8000e92:	4b47      	ldr	r3, [pc, #284]	; (8000fb0 <main+0x340>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d0f1      	beq.n	8000e7e <main+0x20e>
  		  }

  	  pwmVal = PID_Control(); // call the PID control loop calculation
 8000e9a:	f7ff fc7b 	bl	8000794 <PID_Control>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	4b58      	ldr	r3, [pc, #352]	; (8001004 <main+0x394>)
 8000ea4:	601a      	str	r2, [r3, #0]
//  	  pwmVal = 500;          // this will overwrite PID control above
//  	  error = 5;              // to overwrite control loop checking

  	  if (direction == 0)
 8000ea6:	4b52      	ldr	r3, [pc, #328]	; (8000ff0 <main+0x380>)
 8000ea8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d105      	bne.n	8000ebc <main+0x24c>
  		  Motor_reverse(pwmVal);
 8000eb0:	4b54      	ldr	r3, [pc, #336]	; (8001004 <main+0x394>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fc47 	bl	8000748 <Motor_reverse>
 8000eba:	e004      	b.n	8000ec6 <main+0x256>
  	  else
  		  Motor_forward(pwmVal);
 8000ebc:	4b51      	ldr	r3, [pc, #324]	; (8001004 <main+0x394>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff fc1b 	bl	80006fc <Motor_forward>

  	  if (abs(error) <= 3){ // error is not more than 3 deg - assume steady state
 8000ec6:	4b3d      	ldr	r3, [pc, #244]	; (8000fbc <main+0x34c>)
 8000ec8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	bfb8      	it	lt
 8000ed0:	425b      	neglt	r3, r3
 8000ed2:	b29b      	uxth	r3, r3
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	d822      	bhi.n	8000f1e <main+0x2ae>
  	      err++; // to keep track how long it has reached steady state
 8000ed8:	4b49      	ldr	r3, [pc, #292]	; (8001000 <main+0x390>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	3301      	adds	r3, #1
 8000ede:	4a48      	ldr	r2, [pc, #288]	; (8001000 <main+0x390>)
 8000ee0:	6013      	str	r3, [r2, #0]
  	      angle = (int)(position*360/260);  //calculate the angle
 8000ee2:	4b49      	ldr	r3, [pc, #292]	; (8001008 <main+0x398>)
 8000ee4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8000eee:	fb02 f303 	mul.w	r3, r2, r3
 8000ef2:	4a26      	ldr	r2, [pc, #152]	; (8000f8c <main+0x31c>)
 8000ef4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ef8:	11d2      	asrs	r2, r2, #7
 8000efa:	17db      	asrs	r3, r3, #31
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	b21a      	sxth	r2, r3
 8000f00:	4b2c      	ldr	r3, [pc, #176]	; (8000fb4 <main+0x344>)
 8000f02:	801a      	strh	r2, [r3, #0]
  	      error = target_angle - angle; // calculate the error
 8000f04:	4b2c      	ldr	r3, [pc, #176]	; (8000fb8 <main+0x348>)
 8000f06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f0a:	b29a      	uxth	r2, r3
 8000f0c:	4b29      	ldr	r3, [pc, #164]	; (8000fb4 <main+0x344>)
 8000f0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	b21a      	sxth	r2, r3
 8000f1a:	4b28      	ldr	r3, [pc, #160]	; (8000fbc <main+0x34c>)
 8000f1c:	801a      	strh	r2, [r3, #0]
  	      }

  	  serial_uart(); // send the various data to the serial port for display
 8000f1e:	f7ff fd9d 	bl	8000a5c <serial_uart>

      if (err > 5) { // error has settled to within the acceptance ranges
 8000f22:	4b37      	ldr	r3, [pc, #220]	; (8001000 <main+0x390>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2b05      	cmp	r3, #5
 8000f28:	dd1d      	ble.n	8000f66 <main+0x2f6>
         Motor_stop();
 8000f2a:	f7ff fba7 	bl	800067c <Motor_stop>

         for (i=0; i<50; i++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	75fb      	strb	r3, [r7, #23]
 8000f32:	e004      	b.n	8000f3e <main+0x2ce>
     	    serial_uart();
 8000f34:	f7ff fd92 	bl	8000a5c <serial_uart>
         for (i=0; i<50; i++)
 8000f38:	7dfb      	ldrb	r3, [r7, #23]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	75fb      	strb	r3, [r7, #23]
 8000f3e:	7dfb      	ldrb	r3, [r7, #23]
 8000f40:	2b31      	cmp	r3, #49	; 0x31
 8000f42:	d9f7      	bls.n	8000f34 <main+0x2c4>

     	 start = 0;  // wait for PB to restart
 8000f44:	4b1a      	ldr	r3, [pc, #104]	; (8000fb0 <main+0x340>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
  		 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer On
 8000f4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f4e:	482f      	ldr	r0, [pc, #188]	; (800100c <main+0x39c>)
 8000f50:	f001 fee9 	bl	8002d26 <HAL_GPIO_TogglePin>
     	 HAL_Delay(500);
 8000f54:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f58:	f001 fb68 	bl	800262c <HAL_Delay>
  		 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer Off
 8000f5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f60:	482a      	ldr	r0, [pc, #168]	; (800100c <main+0x39c>)
 8000f62:	f001 fee0 	bl	8002d26 <HAL_GPIO_TogglePin>
         }//if

      OLED_ShowString(15, 40, "Press User"); // show message on OLED display at line 40)
 8000f66:	4a1d      	ldr	r2, [pc, #116]	; (8000fdc <main+0x36c>)
 8000f68:	2128      	movs	r1, #40	; 0x28
 8000f6a:	200f      	movs	r0, #15
 8000f6c:	f000 fe6e 	bl	8001c4c <OLED_ShowString>
      OLED_ShowString(0, 50, "button to stop "); // show message on OLED display at line 50)
 8000f70:	4a27      	ldr	r2, [pc, #156]	; (8001010 <main+0x3a0>)
 8000f72:	2132      	movs	r1, #50	; 0x32
 8000f74:	2000      	movs	r0, #0
 8000f76:	f000 fe69 	bl	8001c4c <OLED_ShowString>
      OLED_Refresh_Gram();
 8000f7a:	f000 fd3d 	bl	80019f8 <OLED_Refresh_Gram>
  	  if (start==0){ // reset and wait for the User PB to be pressed
 8000f7e:	e74d      	b.n	8000e1c <main+0x1ac>
 8000f80:	20000130 	.word	0x20000130
 8000f84:	20000208 	.word	0x20000208
 8000f88:	20000000 	.word	0x20000000
 8000f8c:	7e07e07f 	.word	0x7e07e07f
 8000f90:	200003bc 	.word	0x200003bc
 8000f94:	20000370 	.word	0x20000370
 8000f98:	08006650 	.word	0x08006650
 8000f9c:	08006660 	.word	0x08006660
 8000fa0:	08006668 	.word	0x08006668
 8000fa4:	080066d8 	.word	0x080066d8
 8000fa8:	20000324 	.word	0x20000324
 8000fac:	200002e0 	.word	0x200002e0
 8000fb0:	20000374 	.word	0x20000374
 8000fb4:	2000039a 	.word	0x2000039a
 8000fb8:	2000039c 	.word	0x2000039c
 8000fbc:	200003a0 	.word	0x200003a0
 8000fc0:	200003a8 	.word	0x200003a8
 8000fc4:	200003a4 	.word	0x200003a4
 8000fc8:	08006678 	.word	0x08006678
 8000fcc:	08006684 	.word	0x08006684
 8000fd0:	08006690 	.word	0x08006690
 8000fd4:	08006698 	.word	0x08006698
 8000fd8:	20000384 	.word	0x20000384
 8000fdc:	0800669c 	.word	0x0800669c
 8000fe0:	080066a8 	.word	0x080066a8
 8000fe4:	200003c0 	.word	0x200003c0
 8000fe8:	200003c4 	.word	0x200003c4
 8000fec:	200003c2 	.word	0x200003c2
 8000ff0:	2000039e 	.word	0x2000039e
 8000ff4:	200003b4 	.word	0x200003b4
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	080066b8 	.word	0x080066b8
 8001000:	20000380 	.word	0x20000380
 8001004:	20000378 	.word	0x20000378
 8001008:	20000398 	.word	0x20000398
 800100c:	40020400 	.word	0x40020400
 8001010:	080066c8 	.word	0x080066c8

08001014 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b094      	sub	sp, #80	; 0x50
 8001018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101a:	f107 0320 	add.w	r3, r7, #32
 800101e:	2230      	movs	r2, #48	; 0x30
 8001020:	2100      	movs	r1, #0
 8001022:	4618      	mov	r0, r3
 8001024:	f004 fe64 	bl	8005cf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001038:	2300      	movs	r3, #0
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	4b27      	ldr	r3, [pc, #156]	; (80010dc <SystemClock_Config+0xc8>)
 800103e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001040:	4a26      	ldr	r2, [pc, #152]	; (80010dc <SystemClock_Config+0xc8>)
 8001042:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001046:	6413      	str	r3, [r2, #64]	; 0x40
 8001048:	4b24      	ldr	r3, [pc, #144]	; (80010dc <SystemClock_Config+0xc8>)
 800104a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001054:	2300      	movs	r3, #0
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	4b21      	ldr	r3, [pc, #132]	; (80010e0 <SystemClock_Config+0xcc>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a20      	ldr	r2, [pc, #128]	; (80010e0 <SystemClock_Config+0xcc>)
 800105e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001062:	6013      	str	r3, [r2, #0]
 8001064:	4b1e      	ldr	r3, [pc, #120]	; (80010e0 <SystemClock_Config+0xcc>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001070:	2301      	movs	r3, #1
 8001072:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001074:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001078:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107a:	2302      	movs	r3, #2
 800107c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800107e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001082:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001084:	2304      	movs	r3, #4
 8001086:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001088:	2348      	movs	r3, #72	; 0x48
 800108a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800108c:	2302      	movs	r3, #2
 800108e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001090:	2304      	movs	r3, #4
 8001092:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001094:	f107 0320 	add.w	r3, r7, #32
 8001098:	4618      	mov	r0, r3
 800109a:	f001 ffe3 	bl	8003064 <HAL_RCC_OscConfig>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010a4:	f000 fc54 	bl	8001950 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a8:	230f      	movs	r3, #15
 80010aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ac:	2302      	movs	r3, #2
 80010ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010be:	f107 030c 	add.w	r3, r7, #12
 80010c2:	2102      	movs	r1, #2
 80010c4:	4618      	mov	r0, r3
 80010c6:	f002 fa45 	bl	8003554 <HAL_RCC_ClockConfig>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010d0:	f000 fc3e 	bl	8001950 <Error_Handler>
  }
}
 80010d4:	bf00      	nop
 80010d6:	3750      	adds	r7, #80	; 0x50
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40023800 	.word	0x40023800
 80010e0:	40007000 	.word	0x40007000

080010e4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <MX_I2C2_Init+0x50>)
 80010ea:	4a13      	ldr	r2, [pc, #76]	; (8001138 <MX_I2C2_Init+0x54>)
 80010ec:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80010ee:	4b11      	ldr	r3, [pc, #68]	; (8001134 <MX_I2C2_Init+0x50>)
 80010f0:	4a12      	ldr	r2, [pc, #72]	; (800113c <MX_I2C2_Init+0x58>)
 80010f2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <MX_I2C2_Init+0x50>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	; (8001134 <MX_I2C2_Init+0x50>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001100:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <MX_I2C2_Init+0x50>)
 8001102:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001106:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001108:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <MX_I2C2_Init+0x50>)
 800110a:	2200      	movs	r2, #0
 800110c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <MX_I2C2_Init+0x50>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <MX_I2C2_Init+0x50>)
 8001116:	2200      	movs	r2, #0
 8001118:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800111a:	4b06      	ldr	r3, [pc, #24]	; (8001134 <MX_I2C2_Init+0x50>)
 800111c:	2200      	movs	r2, #0
 800111e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001120:	4804      	ldr	r0, [pc, #16]	; (8001134 <MX_I2C2_Init+0x50>)
 8001122:	f001 fe33 	bl	8002d8c <HAL_I2C_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800112c:	f000 fc10 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000094 	.word	0x20000094
 8001138:	40005800 	.word	0x40005800
 800113c:	000186a0 	.word	0x000186a0

08001140 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b096      	sub	sp, #88	; 0x58
 8001144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001146:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001154:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800115e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]
 800116c:	611a      	str	r2, [r3, #16]
 800116e:	615a      	str	r2, [r3, #20]
 8001170:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	2220      	movs	r2, #32
 8001176:	2100      	movs	r1, #0
 8001178:	4618      	mov	r0, r3
 800117a:	f004 fdb9 	bl	8005cf0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800117e:	4b51      	ldr	r3, [pc, #324]	; (80012c4 <MX_TIM1_Init+0x184>)
 8001180:	4a51      	ldr	r2, [pc, #324]	; (80012c8 <MX_TIM1_Init+0x188>)
 8001182:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001184:	4b4f      	ldr	r3, [pc, #316]	; (80012c4 <MX_TIM1_Init+0x184>)
 8001186:	2200      	movs	r2, #0
 8001188:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800118a:	4b4e      	ldr	r3, [pc, #312]	; (80012c4 <MX_TIM1_Init+0x184>)
 800118c:	2200      	movs	r2, #0
 800118e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 8001190:	4b4c      	ldr	r3, [pc, #304]	; (80012c4 <MX_TIM1_Init+0x184>)
 8001192:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001196:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001198:	4b4a      	ldr	r3, [pc, #296]	; (80012c4 <MX_TIM1_Init+0x184>)
 800119a:	2200      	movs	r2, #0
 800119c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800119e:	4b49      	ldr	r3, [pc, #292]	; (80012c4 <MX_TIM1_Init+0x184>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a4:	4b47      	ldr	r3, [pc, #284]	; (80012c4 <MX_TIM1_Init+0x184>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011aa:	4846      	ldr	r0, [pc, #280]	; (80012c4 <MX_TIM1_Init+0x184>)
 80011ac:	f002 fbf2 	bl	8003994 <HAL_TIM_Base_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80011b6:	f000 fbcb 	bl	8001950 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011be:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011c0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011c4:	4619      	mov	r1, r3
 80011c6:	483f      	ldr	r0, [pc, #252]	; (80012c4 <MX_TIM1_Init+0x184>)
 80011c8:	f003 f872 	bl	80042b0 <HAL_TIM_ConfigClockSource>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80011d2:	f000 fbbd 	bl	8001950 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011d6:	483b      	ldr	r0, [pc, #236]	; (80012c4 <MX_TIM1_Init+0x184>)
 80011d8:	f002 fc2b 	bl	8003a32 <HAL_TIM_PWM_Init>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80011e2:	f000 fbb5 	bl	8001950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e6:	2300      	movs	r3, #0
 80011e8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ea:	2300      	movs	r3, #0
 80011ec:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80011f2:	4619      	mov	r1, r3
 80011f4:	4833      	ldr	r0, [pc, #204]	; (80012c4 <MX_TIM1_Init+0x184>)
 80011f6:	f003 fc5b 	bl	8004ab0 <HAL_TIMEx_MasterConfigSynchronization>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001200:	f000 fba6 	bl	8001950 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001204:	2360      	movs	r3, #96	; 0x60
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800120c:	2300      	movs	r3, #0
 800120e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001210:	2300      	movs	r3, #0
 8001212:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001214:	2300      	movs	r3, #0
 8001216:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001218:	2300      	movs	r3, #0
 800121a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800121c:	2300      	movs	r3, #0
 800121e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001220:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001224:	2200      	movs	r2, #0
 8001226:	4619      	mov	r1, r3
 8001228:	4826      	ldr	r0, [pc, #152]	; (80012c4 <MX_TIM1_Init+0x184>)
 800122a:	f002 ff7f 	bl	800412c <HAL_TIM_PWM_ConfigChannel>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001234:	f000 fb8c 	bl	8001950 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001238:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800123c:	2204      	movs	r2, #4
 800123e:	4619      	mov	r1, r3
 8001240:	4820      	ldr	r0, [pc, #128]	; (80012c4 <MX_TIM1_Init+0x184>)
 8001242:	f002 ff73 	bl	800412c <HAL_TIM_PWM_ConfigChannel>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800124c:	f000 fb80 	bl	8001950 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001250:	2302      	movs	r3, #2
 8001252:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001254:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001258:	2208      	movs	r2, #8
 800125a:	4619      	mov	r1, r3
 800125c:	4819      	ldr	r0, [pc, #100]	; (80012c4 <MX_TIM1_Init+0x184>)
 800125e:	f002 ff65 	bl	800412c <HAL_TIM_PWM_ConfigChannel>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001268:	f000 fb72 	bl	8001950 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800126c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001270:	220c      	movs	r2, #12
 8001272:	4619      	mov	r1, r3
 8001274:	4813      	ldr	r0, [pc, #76]	; (80012c4 <MX_TIM1_Init+0x184>)
 8001276:	f002 ff59 	bl	800412c <HAL_TIM_PWM_ConfigChannel>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8001280:	f000 fb66 	bl	8001950 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001284:	2300      	movs	r3, #0
 8001286:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001288:	2300      	movs	r3, #0
 800128a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800128c:	2300      	movs	r3, #0
 800128e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001298:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800129c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800129e:	2300      	movs	r3, #0
 80012a0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	4619      	mov	r1, r3
 80012a6:	4807      	ldr	r0, [pc, #28]	; (80012c4 <MX_TIM1_Init+0x184>)
 80012a8:	f003 fc7e 	bl	8004ba8 <HAL_TIMEx_ConfigBreakDeadTime>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_TIM1_Init+0x176>
  {
    Error_Handler();
 80012b2:	f000 fb4d 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012b6:	4803      	ldr	r0, [pc, #12]	; (80012c4 <MX_TIM1_Init+0x184>)
 80012b8:	f000 ff48 	bl	800214c <HAL_TIM_MspPostInit>

}
 80012bc:	bf00      	nop
 80012be:	3758      	adds	r7, #88	; 0x58
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	200000e8 	.word	0x200000e8
 80012c8:	40010000 	.word	0x40010000

080012cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08c      	sub	sp, #48	; 0x30
 80012d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012d2:	f107 030c 	add.w	r3, r7, #12
 80012d6:	2224      	movs	r2, #36	; 0x24
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f004 fd08 	bl	8005cf0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012e8:	4b21      	ldr	r3, [pc, #132]	; (8001370 <MX_TIM2_Init+0xa4>)
 80012ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012f0:	4b1f      	ldr	r3, [pc, #124]	; (8001370 <MX_TIM2_Init+0xa4>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f6:	4b1e      	ldr	r3, [pc, #120]	; (8001370 <MX_TIM2_Init+0xa4>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80012fc:	4b1c      	ldr	r3, [pc, #112]	; (8001370 <MX_TIM2_Init+0xa4>)
 80012fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001302:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001304:	4b1a      	ldr	r3, [pc, #104]	; (8001370 <MX_TIM2_Init+0xa4>)
 8001306:	2200      	movs	r2, #0
 8001308:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130a:	4b19      	ldr	r3, [pc, #100]	; (8001370 <MX_TIM2_Init+0xa4>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001310:	2301      	movs	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001314:	2300      	movs	r3, #0
 8001316:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001318:	2301      	movs	r3, #1
 800131a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800131c:	2300      	movs	r3, #0
 800131e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001324:	2300      	movs	r3, #0
 8001326:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001328:	2301      	movs	r3, #1
 800132a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800132c:	2300      	movs	r3, #0
 800132e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001334:	f107 030c 	add.w	r3, r7, #12
 8001338:	4619      	mov	r1, r3
 800133a:	480d      	ldr	r0, [pc, #52]	; (8001370 <MX_TIM2_Init+0xa4>)
 800133c:	f002 fc9a 	bl	8003c74 <HAL_TIM_Encoder_Init>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001346:	f000 fb03 	bl	8001950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134a:	2300      	movs	r3, #0
 800134c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800134e:	2300      	movs	r3, #0
 8001350:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	4619      	mov	r1, r3
 8001356:	4806      	ldr	r0, [pc, #24]	; (8001370 <MX_TIM2_Init+0xa4>)
 8001358:	f003 fbaa 	bl	8004ab0 <HAL_TIMEx_MasterConfigSynchronization>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001362:	f000 faf5 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001366:	bf00      	nop
 8001368:	3730      	adds	r7, #48	; 0x30
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000130 	.word	0x20000130

08001374 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b08e      	sub	sp, #56	; 0x38
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800137a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	609a      	str	r2, [r3, #8]
 8001386:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001388:	f107 0320 	add.w	r3, r7, #32
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]
 80013a0:	615a      	str	r2, [r3, #20]
 80013a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013a4:	4b2d      	ldr	r3, [pc, #180]	; (800145c <MX_TIM3_Init+0xe8>)
 80013a6:	4a2e      	ldr	r2, [pc, #184]	; (8001460 <MX_TIM3_Init+0xec>)
 80013a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720;
 80013aa:	4b2c      	ldr	r3, [pc, #176]	; (800145c <MX_TIM3_Init+0xe8>)
 80013ac:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 80013b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b2:	4b2a      	ldr	r3, [pc, #168]	; (800145c <MX_TIM3_Init+0xe8>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 80013b8:	4b28      	ldr	r3, [pc, #160]	; (800145c <MX_TIM3_Init+0xe8>)
 80013ba:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80013be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c0:	4b26      	ldr	r3, [pc, #152]	; (800145c <MX_TIM3_Init+0xe8>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c6:	4b25      	ldr	r3, [pc, #148]	; (800145c <MX_TIM3_Init+0xe8>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013cc:	4823      	ldr	r0, [pc, #140]	; (800145c <MX_TIM3_Init+0xe8>)
 80013ce:	f002 fae1 	bl	8003994 <HAL_TIM_Base_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80013d8:	f000 faba 	bl	8001950 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013e6:	4619      	mov	r1, r3
 80013e8:	481c      	ldr	r0, [pc, #112]	; (800145c <MX_TIM3_Init+0xe8>)
 80013ea:	f002 ff61 	bl	80042b0 <HAL_TIM_ConfigClockSource>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80013f4:	f000 faac 	bl	8001950 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013f8:	4818      	ldr	r0, [pc, #96]	; (800145c <MX_TIM3_Init+0xe8>)
 80013fa:	f002 fb1a 	bl	8003a32 <HAL_TIM_PWM_Init>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001404:	f000 faa4 	bl	8001950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001408:	2300      	movs	r3, #0
 800140a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800140c:	2300      	movs	r3, #0
 800140e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001410:	f107 0320 	add.w	r3, r7, #32
 8001414:	4619      	mov	r1, r3
 8001416:	4811      	ldr	r0, [pc, #68]	; (800145c <MX_TIM3_Init+0xe8>)
 8001418:	f003 fb4a 	bl	8004ab0 <HAL_TIMEx_MasterConfigSynchronization>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001422:	f000 fa95 	bl	8001950 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001426:	2360      	movs	r3, #96	; 0x60
 8001428:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001432:	2300      	movs	r3, #0
 8001434:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001436:	1d3b      	adds	r3, r7, #4
 8001438:	220c      	movs	r2, #12
 800143a:	4619      	mov	r1, r3
 800143c:	4807      	ldr	r0, [pc, #28]	; (800145c <MX_TIM3_Init+0xe8>)
 800143e:	f002 fe75 	bl	800412c <HAL_TIM_PWM_ConfigChannel>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001448:	f000 fa82 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800144c:	4803      	ldr	r0, [pc, #12]	; (800145c <MX_TIM3_Init+0xe8>)
 800144e:	f000 fe7d 	bl	800214c <HAL_TIM_MspPostInit>

}
 8001452:	bf00      	nop
 8001454:	3738      	adds	r7, #56	; 0x38
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000178 	.word	0x20000178
 8001460:	40000400 	.word	0x40000400

08001464 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08e      	sub	sp, #56	; 0x38
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800146a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001478:	f107 0320 	add.w	r3, r7, #32
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
 8001490:	615a      	str	r2, [r3, #20]
 8001492:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001494:	4b32      	ldr	r3, [pc, #200]	; (8001560 <MX_TIM4_Init+0xfc>)
 8001496:	4a33      	ldr	r2, [pc, #204]	; (8001564 <MX_TIM4_Init+0x100>)
 8001498:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800149a:	4b31      	ldr	r3, [pc, #196]	; (8001560 <MX_TIM4_Init+0xfc>)
 800149c:	2200      	movs	r2, #0
 800149e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a0:	4b2f      	ldr	r3, [pc, #188]	; (8001560 <MX_TIM4_Init+0xfc>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 80014a6:	4b2e      	ldr	r3, [pc, #184]	; (8001560 <MX_TIM4_Init+0xfc>)
 80014a8:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80014ac:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ae:	4b2c      	ldr	r3, [pc, #176]	; (8001560 <MX_TIM4_Init+0xfc>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014b4:	4b2a      	ldr	r3, [pc, #168]	; (8001560 <MX_TIM4_Init+0xfc>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80014ba:	4829      	ldr	r0, [pc, #164]	; (8001560 <MX_TIM4_Init+0xfc>)
 80014bc:	f002 fa6a 	bl	8003994 <HAL_TIM_Base_Init>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80014c6:	f000 fa43 	bl	8001950 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014ce:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80014d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014d4:	4619      	mov	r1, r3
 80014d6:	4822      	ldr	r0, [pc, #136]	; (8001560 <MX_TIM4_Init+0xfc>)
 80014d8:	f002 feea 	bl	80042b0 <HAL_TIM_ConfigClockSource>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80014e2:	f000 fa35 	bl	8001950 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80014e6:	481e      	ldr	r0, [pc, #120]	; (8001560 <MX_TIM4_Init+0xfc>)
 80014e8:	f002 faa3 	bl	8003a32 <HAL_TIM_PWM_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80014f2:	f000 fa2d 	bl	8001950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f6:	2300      	movs	r3, #0
 80014f8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014fa:	2300      	movs	r3, #0
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014fe:	f107 0320 	add.w	r3, r7, #32
 8001502:	4619      	mov	r1, r3
 8001504:	4816      	ldr	r0, [pc, #88]	; (8001560 <MX_TIM4_Init+0xfc>)
 8001506:	f003 fad3 	bl	8004ab0 <HAL_TIMEx_MasterConfigSynchronization>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001510:	f000 fa1e 	bl	8001950 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001514:	2360      	movs	r3, #96	; 0x60
 8001516:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800151c:	2302      	movs	r3, #2
 800151e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	2208      	movs	r2, #8
 8001528:	4619      	mov	r1, r3
 800152a:	480d      	ldr	r0, [pc, #52]	; (8001560 <MX_TIM4_Init+0xfc>)
 800152c:	f002 fdfe 	bl	800412c <HAL_TIM_PWM_ConfigChannel>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001536:	f000 fa0b 	bl	8001950 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	220c      	movs	r2, #12
 800153e:	4619      	mov	r1, r3
 8001540:	4807      	ldr	r0, [pc, #28]	; (8001560 <MX_TIM4_Init+0xfc>)
 8001542:	f002 fdf3 	bl	800412c <HAL_TIM_PWM_ConfigChannel>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 800154c:	f000 fa00 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001550:	4803      	ldr	r0, [pc, #12]	; (8001560 <MX_TIM4_Init+0xfc>)
 8001552:	f000 fdfb 	bl	800214c <HAL_TIM_MspPostInit>

}
 8001556:	bf00      	nop
 8001558:	3738      	adds	r7, #56	; 0x38
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	200001c0 	.word	0x200001c0
 8001564:	40000800 	.word	0x40000800

08001568 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08c      	sub	sp, #48	; 0x30
 800156c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800156e:	f107 030c 	add.w	r3, r7, #12
 8001572:	2224      	movs	r2, #36	; 0x24
 8001574:	2100      	movs	r1, #0
 8001576:	4618      	mov	r0, r3
 8001578:	f004 fbba 	bl	8005cf0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800157c:	1d3b      	adds	r3, r7, #4
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001584:	4b20      	ldr	r3, [pc, #128]	; (8001608 <MX_TIM5_Init+0xa0>)
 8001586:	4a21      	ldr	r2, [pc, #132]	; (800160c <MX_TIM5_Init+0xa4>)
 8001588:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800158a:	4b1f      	ldr	r3, [pc, #124]	; (8001608 <MX_TIM5_Init+0xa0>)
 800158c:	2200      	movs	r2, #0
 800158e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001590:	4b1d      	ldr	r3, [pc, #116]	; (8001608 <MX_TIM5_Init+0xa0>)
 8001592:	2200      	movs	r2, #0
 8001594:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001596:	4b1c      	ldr	r3, [pc, #112]	; (8001608 <MX_TIM5_Init+0xa0>)
 8001598:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800159c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800159e:	4b1a      	ldr	r3, [pc, #104]	; (8001608 <MX_TIM5_Init+0xa0>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a4:	4b18      	ldr	r3, [pc, #96]	; (8001608 <MX_TIM5_Init+0xa0>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80015aa:	2301      	movs	r3, #1
 80015ac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015ae:	2300      	movs	r3, #0
 80015b0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015b2:	2301      	movs	r3, #1
 80015b4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015be:	2300      	movs	r3, #0
 80015c0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015c2:	2301      	movs	r3, #1
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015c6:	2300      	movs	r3, #0
 80015c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80015ce:	f107 030c 	add.w	r3, r7, #12
 80015d2:	4619      	mov	r1, r3
 80015d4:	480c      	ldr	r0, [pc, #48]	; (8001608 <MX_TIM5_Init+0xa0>)
 80015d6:	f002 fb4d 	bl	8003c74 <HAL_TIM_Encoder_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80015e0:	f000 f9b6 	bl	8001950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e4:	2300      	movs	r3, #0
 80015e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	4619      	mov	r1, r3
 80015f0:	4805      	ldr	r0, [pc, #20]	; (8001608 <MX_TIM5_Init+0xa0>)
 80015f2:	f003 fa5d 	bl	8004ab0 <HAL_TIMEx_MasterConfigSynchronization>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80015fc:	f000 f9a8 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001600:	bf00      	nop
 8001602:	3730      	adds	r7, #48	; 0x30
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000208 	.word	0x20000208
 800160c:	40000c00 	.word	0x40000c00

08001610 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001616:	f107 0308 	add.w	r3, r7, #8
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001624:	463b      	mov	r3, r7
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800162c:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <MX_TIM8_Init+0x98>)
 800162e:	4a1f      	ldr	r2, [pc, #124]	; (80016ac <MX_TIM8_Init+0x9c>)
 8001630:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001632:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <MX_TIM8_Init+0x98>)
 8001634:	2200      	movs	r2, #0
 8001636:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001638:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <MX_TIM8_Init+0x98>)
 800163a:	2200      	movs	r2, #0
 800163c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 800163e:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <MX_TIM8_Init+0x98>)
 8001640:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001644:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001646:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <MX_TIM8_Init+0x98>)
 8001648:	2200      	movs	r2, #0
 800164a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800164c:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <MX_TIM8_Init+0x98>)
 800164e:	2200      	movs	r2, #0
 8001650:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001652:	4b15      	ldr	r3, [pc, #84]	; (80016a8 <MX_TIM8_Init+0x98>)
 8001654:	2200      	movs	r2, #0
 8001656:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001658:	4813      	ldr	r0, [pc, #76]	; (80016a8 <MX_TIM8_Init+0x98>)
 800165a:	f002 f99b 	bl	8003994 <HAL_TIM_Base_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8001664:	f000 f974 	bl	8001950 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001668:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800166c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800166e:	f107 0308 	add.w	r3, r7, #8
 8001672:	4619      	mov	r1, r3
 8001674:	480c      	ldr	r0, [pc, #48]	; (80016a8 <MX_TIM8_Init+0x98>)
 8001676:	f002 fe1b 	bl	80042b0 <HAL_TIM_ConfigClockSource>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8001680:	f000 f966 	bl	8001950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001684:	2300      	movs	r3, #0
 8001686:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001688:	2300      	movs	r3, #0
 800168a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800168c:	463b      	mov	r3, r7
 800168e:	4619      	mov	r1, r3
 8001690:	4805      	ldr	r0, [pc, #20]	; (80016a8 <MX_TIM8_Init+0x98>)
 8001692:	f003 fa0d 	bl	8004ab0 <HAL_TIMEx_MasterConfigSynchronization>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 800169c:	f000 f958 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80016a0:	bf00      	nop
 80016a2:	3718      	adds	r7, #24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000250 	.word	0x20000250
 80016ac:	40010400 	.word	0x40010400

080016b0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b088      	sub	sp, #32
 80016b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
 80016c4:	615a      	str	r2, [r3, #20]
 80016c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80016c8:	4b1c      	ldr	r3, [pc, #112]	; (800173c <MX_TIM11_Init+0x8c>)
 80016ca:	4a1d      	ldr	r2, [pc, #116]	; (8001740 <MX_TIM11_Init+0x90>)
 80016cc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80016ce:	4b1b      	ldr	r3, [pc, #108]	; (800173c <MX_TIM11_Init+0x8c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d4:	4b19      	ldr	r3, [pc, #100]	; (800173c <MX_TIM11_Init+0x8c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 7199;
 80016da:	4b18      	ldr	r3, [pc, #96]	; (800173c <MX_TIM11_Init+0x8c>)
 80016dc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80016e0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e2:	4b16      	ldr	r3, [pc, #88]	; (800173c <MX_TIM11_Init+0x8c>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e8:	4b14      	ldr	r3, [pc, #80]	; (800173c <MX_TIM11_Init+0x8c>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80016ee:	4813      	ldr	r0, [pc, #76]	; (800173c <MX_TIM11_Init+0x8c>)
 80016f0:	f002 f950 	bl	8003994 <HAL_TIM_Base_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80016fa:	f000 f929 	bl	8001950 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80016fe:	480f      	ldr	r0, [pc, #60]	; (800173c <MX_TIM11_Init+0x8c>)
 8001700:	f002 f997 	bl	8003a32 <HAL_TIM_PWM_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800170a:	f000 f921 	bl	8001950 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800170e:	2360      	movs	r3, #96	; 0x60
 8001710:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001716:	2300      	movs	r3, #0
 8001718:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800171e:	1d3b      	adds	r3, r7, #4
 8001720:	2200      	movs	r2, #0
 8001722:	4619      	mov	r1, r3
 8001724:	4805      	ldr	r0, [pc, #20]	; (800173c <MX_TIM11_Init+0x8c>)
 8001726:	f002 fd01 	bl	800412c <HAL_TIM_PWM_ConfigChannel>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8001730:	f000 f90e 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001734:	bf00      	nop
 8001736:	3720      	adds	r7, #32
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000298 	.word	0x20000298
 8001740:	40014800 	.word	0x40014800

08001744 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001748:	4b11      	ldr	r3, [pc, #68]	; (8001790 <MX_USART2_UART_Init+0x4c>)
 800174a:	4a12      	ldr	r2, [pc, #72]	; (8001794 <MX_USART2_UART_Init+0x50>)
 800174c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800174e:	4b10      	ldr	r3, [pc, #64]	; (8001790 <MX_USART2_UART_Init+0x4c>)
 8001750:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001754:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001756:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <MX_USART2_UART_Init+0x4c>)
 8001758:	2200      	movs	r2, #0
 800175a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800175c:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <MX_USART2_UART_Init+0x4c>)
 800175e:	2200      	movs	r2, #0
 8001760:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001762:	4b0b      	ldr	r3, [pc, #44]	; (8001790 <MX_USART2_UART_Init+0x4c>)
 8001764:	2200      	movs	r2, #0
 8001766:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001768:	4b09      	ldr	r3, [pc, #36]	; (8001790 <MX_USART2_UART_Init+0x4c>)
 800176a:	220c      	movs	r2, #12
 800176c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800176e:	4b08      	ldr	r3, [pc, #32]	; (8001790 <MX_USART2_UART_Init+0x4c>)
 8001770:	2200      	movs	r2, #0
 8001772:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001774:	4b06      	ldr	r3, [pc, #24]	; (8001790 <MX_USART2_UART_Init+0x4c>)
 8001776:	2200      	movs	r2, #0
 8001778:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800177a:	4805      	ldr	r0, [pc, #20]	; (8001790 <MX_USART2_UART_Init+0x4c>)
 800177c:	f003 fa7a 	bl	8004c74 <HAL_UART_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001786:	f000 f8e3 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	200002e0 	.word	0x200002e0
 8001794:	40004400 	.word	0x40004400

08001798 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800179c:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <MX_USART3_UART_Init+0x4c>)
 800179e:	4a12      	ldr	r2, [pc, #72]	; (80017e8 <MX_USART3_UART_Init+0x50>)
 80017a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017a2:	4b10      	ldr	r3, [pc, #64]	; (80017e4 <MX_USART3_UART_Init+0x4c>)
 80017a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017aa:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <MX_USART3_UART_Init+0x4c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017b0:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <MX_USART3_UART_Init+0x4c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017b6:	4b0b      	ldr	r3, [pc, #44]	; (80017e4 <MX_USART3_UART_Init+0x4c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017bc:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <MX_USART3_UART_Init+0x4c>)
 80017be:	220c      	movs	r2, #12
 80017c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017c2:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <MX_USART3_UART_Init+0x4c>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017c8:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <MX_USART3_UART_Init+0x4c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017ce:	4805      	ldr	r0, [pc, #20]	; (80017e4 <MX_USART3_UART_Init+0x4c>)
 80017d0:	f003 fa50 	bl	8004c74 <HAL_UART_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80017da:	f000 f8b9 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20000324 	.word	0x20000324
 80017e8:	40004800 	.word	0x40004800

080017ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08c      	sub	sp, #48	; 0x30
 80017f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f2:	f107 031c 	add.w	r3, r7, #28
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]
 80017fe:	60da      	str	r2, [r3, #12]
 8001800:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	61bb      	str	r3, [r7, #24]
 8001806:	4b4e      	ldr	r3, [pc, #312]	; (8001940 <MX_GPIO_Init+0x154>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a4d      	ldr	r2, [pc, #308]	; (8001940 <MX_GPIO_Init+0x154>)
 800180c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b4b      	ldr	r3, [pc, #300]	; (8001940 <MX_GPIO_Init+0x154>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800181a:	61bb      	str	r3, [r7, #24]
 800181c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
 8001822:	4b47      	ldr	r3, [pc, #284]	; (8001940 <MX_GPIO_Init+0x154>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	4a46      	ldr	r2, [pc, #280]	; (8001940 <MX_GPIO_Init+0x154>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6313      	str	r3, [r2, #48]	; 0x30
 800182e:	4b44      	ldr	r3, [pc, #272]	; (8001940 <MX_GPIO_Init+0x154>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	613b      	str	r3, [r7, #16]
 800183e:	4b40      	ldr	r3, [pc, #256]	; (8001940 <MX_GPIO_Init+0x154>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	4a3f      	ldr	r2, [pc, #252]	; (8001940 <MX_GPIO_Init+0x154>)
 8001844:	f043 0310 	orr.w	r3, r3, #16
 8001848:	6313      	str	r3, [r2, #48]	; 0x30
 800184a:	4b3d      	ldr	r3, [pc, #244]	; (8001940 <MX_GPIO_Init+0x154>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	f003 0310 	and.w	r3, r3, #16
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	60fb      	str	r3, [r7, #12]
 800185a:	4b39      	ldr	r3, [pc, #228]	; (8001940 <MX_GPIO_Init+0x154>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	4a38      	ldr	r2, [pc, #224]	; (8001940 <MX_GPIO_Init+0x154>)
 8001860:	f043 0302 	orr.w	r3, r3, #2
 8001864:	6313      	str	r3, [r2, #48]	; 0x30
 8001866:	4b36      	ldr	r3, [pc, #216]	; (8001940 <MX_GPIO_Init+0x154>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	4b32      	ldr	r3, [pc, #200]	; (8001940 <MX_GPIO_Init+0x154>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	4a31      	ldr	r2, [pc, #196]	; (8001940 <MX_GPIO_Init+0x154>)
 800187c:	f043 0308 	orr.w	r3, r3, #8
 8001880:	6313      	str	r3, [r2, #48]	; 0x30
 8001882:	4b2f      	ldr	r3, [pc, #188]	; (8001940 <MX_GPIO_Init+0x154>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	f003 0308 	and.w	r3, r3, #8
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	4b2b      	ldr	r3, [pc, #172]	; (8001940 <MX_GPIO_Init+0x154>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	4a2a      	ldr	r2, [pc, #168]	; (8001940 <MX_GPIO_Init+0x154>)
 8001898:	f043 0304 	orr.w	r3, r3, #4
 800189c:	6313      	str	r3, [r2, #48]	; 0x30
 800189e:	4b28      	ldr	r3, [pc, #160]	; (8001940 <MX_GPIO_Init+0x154>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	f003 0304 	and.w	r3, r3, #4
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED4_Pin|OLED3_Pin|OLED2_Pin|OLED1_Pin, GPIO_PIN_RESET);
 80018aa:	2200      	movs	r2, #0
 80018ac:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 80018b0:	4824      	ldr	r0, [pc, #144]	; (8001944 <MX_GPIO_Init+0x158>)
 80018b2:	f001 fa1f 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|LED_Pin, GPIO_PIN_RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 80018bc:	4822      	ldr	r0, [pc, #136]	; (8001948 <MX_GPIO_Init+0x15c>)
 80018be:	f001 fa19 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED4_Pin OLED3_Pin OLED2_Pin OLED1_Pin */
  GPIO_InitStruct.Pin = OLED4_Pin|OLED3_Pin|OLED2_Pin|OLED1_Pin;
 80018c2:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 80018c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c8:	2301      	movs	r3, #1
 80018ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d0:	2300      	movs	r3, #0
 80018d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018d4:	f107 031c 	add.w	r3, r7, #28
 80018d8:	4619      	mov	r1, r3
 80018da:	481a      	ldr	r0, [pc, #104]	; (8001944 <MX_GPIO_Init+0x158>)
 80018dc:	f001 f86e 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Pin LED_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin|LED_Pin;
 80018e0:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80018e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e6:	2301      	movs	r3, #1
 80018e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ee:	2300      	movs	r3, #0
 80018f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f2:	f107 031c 	add.w	r3, r7, #28
 80018f6:	4619      	mov	r1, r3
 80018f8:	4813      	ldr	r0, [pc, #76]	; (8001948 <MX_GPIO_Init+0x15c>)
 80018fa:	f001 f85f 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pins : USER_PB_Pin IMU_INT_Pin */
  GPIO_InitStruct.Pin = USER_PB_Pin|IMU_INT_Pin;
 80018fe:	2303      	movs	r3, #3
 8001900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001902:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001906:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800190c:	f107 031c 	add.w	r3, r7, #28
 8001910:	4619      	mov	r1, r3
 8001912:	480e      	ldr	r0, [pc, #56]	; (800194c <MX_GPIO_Init+0x160>)
 8001914:	f001 f852 	bl	80029bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001918:	2200      	movs	r2, #0
 800191a:	2100      	movs	r1, #0
 800191c:	2006      	movs	r0, #6
 800191e:	f000 ff84 	bl	800282a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001922:	2006      	movs	r0, #6
 8001924:	f000 ff9d 	bl	8002862 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001928:	2200      	movs	r2, #0
 800192a:	2100      	movs	r1, #0
 800192c:	2007      	movs	r0, #7
 800192e:	f000 ff7c 	bl	800282a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001932:	2007      	movs	r0, #7
 8001934:	f000 ff95 	bl	8002862 <HAL_NVIC_EnableIRQ>

}
 8001938:	bf00      	nop
 800193a:	3730      	adds	r7, #48	; 0x30
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40023800 	.word	0x40023800
 8001944:	40020c00 	.word	0x40020c00
 8001948:	40020000 	.word	0x40020000
 800194c:	40021000 	.word	0x40021000

08001950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001954:	b672      	cpsid	i
}
 8001956:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001958:	e7fe      	b.n	8001958 <Error_Handler+0x8>
	...

0800195c <OLED_WR_Byte>:
#include <oled.h>
#include <oledfont.h>
#include "stdlib.h"

void OLED_WR_Byte(uint8_t dat,uint8_t DataCmd)
{	
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	460a      	mov	r2, r1
 8001966:	71fb      	strb	r3, [r7, #7]
 8001968:	4613      	mov	r3, r2
 800196a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	if(DataCmd == 1)    // Data write
 800196c:	79bb      	ldrb	r3, [r7, #6]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d106      	bne.n	8001980 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8001972:	2201      	movs	r2, #1
 8001974:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001978:	481e      	ldr	r0, [pc, #120]	; (80019f4 <OLED_WR_Byte+0x98>)
 800197a:	f001 f9bb 	bl	8002cf4 <HAL_GPIO_WritePin>
 800197e:	e005      	b.n	800198c <OLED_WR_Byte+0x30>
	else                // Command write
	  OLED_RS_Clr();
 8001980:	2200      	movs	r2, #0
 8001982:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001986:	481b      	ldr	r0, [pc, #108]	; (80019f4 <OLED_WR_Byte+0x98>)
 8001988:	f001 f9b4 	bl	8002cf4 <HAL_GPIO_WritePin>

	for(i=0;i<8;i++)
 800198c:	2300      	movs	r3, #0
 800198e:	73fb      	strb	r3, [r7, #15]
 8001990:	e022      	b.n	80019d8 <OLED_WR_Byte+0x7c>
	{	OLED_SCLK_Clr();  // clear the clock
 8001992:	2200      	movs	r2, #0
 8001994:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001998:	4816      	ldr	r0, [pc, #88]	; (80019f4 <OLED_WR_Byte+0x98>)
 800199a:	f001 f9ab 	bl	8002cf4 <HAL_GPIO_WritePin>
		if(dat&0x80)      // check data bit
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	da06      	bge.n	80019b4 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 80019a6:	2201      	movs	r2, #1
 80019a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019ac:	4811      	ldr	r0, [pc, #68]	; (80019f4 <OLED_WR_Byte+0x98>)
 80019ae:	f001 f9a1 	bl	8002cf4 <HAL_GPIO_WritePin>
 80019b2:	e005      	b.n	80019c0 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 80019b4:	2200      	movs	r2, #0
 80019b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019ba:	480e      	ldr	r0, [pc, #56]	; (80019f4 <OLED_WR_Byte+0x98>)
 80019bc:	f001 f99a 	bl	8002cf4 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 80019c0:	2201      	movs	r2, #1
 80019c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019c6:	480b      	ldr	r0, [pc, #44]	; (80019f4 <OLED_WR_Byte+0x98>)
 80019c8:	f001 f994 	bl	8002cf4 <HAL_GPIO_WritePin>
		dat<<=1;          // check next data bit
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
 80019d4:	3301      	adds	r3, #1
 80019d6:	73fb      	strb	r3, [r7, #15]
 80019d8:	7bfb      	ldrb	r3, [r7, #15]
 80019da:	2b07      	cmp	r3, #7
 80019dc:	d9d9      	bls.n	8001992 <OLED_WR_Byte+0x36>
	}

	OLED_RS_Set();   	  // Set RS=1 upon exit
 80019de:	2201      	movs	r2, #1
 80019e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019e4:	4803      	ldr	r0, [pc, #12]	; (80019f4 <OLED_WR_Byte+0x98>)
 80019e6:	f001 f985 	bl	8002cf4 <HAL_GPIO_WritePin>
} 
 80019ea:	bf00      	nop
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40020c00 	.word	0x40020c00

080019f8 <OLED_Refresh_Gram>:

// Refresh the GRAM
uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 80019fe:	2300      	movs	r3, #0
 8001a00:	71fb      	strb	r3, [r7, #7]
 8001a02:	e026      	b.n	8001a52 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	3b50      	subs	r3, #80	; 0x50
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff ffa5 	bl	800195c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);
 8001a12:	2100      	movs	r1, #0
 8001a14:	2000      	movs	r0, #0
 8001a16:	f7ff ffa1 	bl	800195c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	2010      	movs	r0, #16
 8001a1e:	f7ff ff9d 	bl	800195c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
 8001a22:	2300      	movs	r3, #0
 8001a24:	71bb      	strb	r3, [r7, #6]
 8001a26:	e00d      	b.n	8001a44 <OLED_Refresh_Gram+0x4c>
 8001a28:	79ba      	ldrb	r2, [r7, #6]
 8001a2a:	79fb      	ldrb	r3, [r7, #7]
 8001a2c:	490d      	ldr	r1, [pc, #52]	; (8001a64 <OLED_Refresh_Gram+0x6c>)
 8001a2e:	00d2      	lsls	r2, r2, #3
 8001a30:	440a      	add	r2, r1
 8001a32:	4413      	add	r3, r2
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2101      	movs	r1, #1
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff ff8f 	bl	800195c <OLED_WR_Byte>
 8001a3e:	79bb      	ldrb	r3, [r7, #6]
 8001a40:	3301      	adds	r3, #1
 8001a42:	71bb      	strb	r3, [r7, #6]
 8001a44:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	daed      	bge.n	8001a28 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	71fb      	strb	r3, [r7, #7]
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	2b07      	cmp	r3, #7
 8001a56:	d9d5      	bls.n	8001a04 <OLED_Refresh_Gram+0xc>
	}
}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	200003c8 	.word	0x200003c8

08001a68 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8001a6e:	2300      	movs	r3, #0
 8001a70:	71fb      	strb	r3, [r7, #7]
 8001a72:	e014      	b.n	8001a9e <OLED_Clear+0x36>
 8001a74:	2300      	movs	r3, #0
 8001a76:	71bb      	strb	r3, [r7, #6]
 8001a78:	e00a      	b.n	8001a90 <OLED_Clear+0x28>
 8001a7a:	79ba      	ldrb	r2, [r7, #6]
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
 8001a7e:	490c      	ldr	r1, [pc, #48]	; (8001ab0 <OLED_Clear+0x48>)
 8001a80:	00d2      	lsls	r2, r2, #3
 8001a82:	440a      	add	r2, r1
 8001a84:	4413      	add	r3, r2
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]
 8001a8a:	79bb      	ldrb	r3, [r7, #6]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	71bb      	strb	r3, [r7, #6]
 8001a90:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	daf0      	bge.n	8001a7a <OLED_Clear+0x12>
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	71fb      	strb	r3, [r7, #7]
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	2b07      	cmp	r3, #7
 8001aa2:	d9e7      	bls.n	8001a74 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8001aa4:	f7ff ffa8 	bl	80019f8 <OLED_Refresh_Gram>
}
 8001aa8:	bf00      	nop
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	200003c8 	.word	0x200003c8

08001ab4 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	71fb      	strb	r3, [r7, #7]
 8001abe:	460b      	mov	r3, r1
 8001ac0:	71bb      	strb	r3, [r7, #6]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8001aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	db41      	blt.n	8001b56 <OLED_DrawPoint+0xa2>
 8001ad2:	79bb      	ldrb	r3, [r7, #6]
 8001ad4:	2b3f      	cmp	r3, #63	; 0x3f
 8001ad6:	d83e      	bhi.n	8001b56 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8001ad8:	79bb      	ldrb	r3, [r7, #6]
 8001ada:	08db      	lsrs	r3, r3, #3
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	f1c3 0307 	rsb	r3, r3, #7
 8001ae2:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8001ae4:	79bb      	ldrb	r3, [r7, #6]
 8001ae6:	f003 0307 	and.w	r3, r3, #7
 8001aea:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8001aec:	7b7b      	ldrb	r3, [r7, #13]
 8001aee:	f1c3 0307 	rsb	r3, r3, #7
 8001af2:	2201      	movs	r2, #1
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8001afa:	797b      	ldrb	r3, [r7, #5]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d012      	beq.n	8001b26 <OLED_DrawPoint+0x72>
 8001b00:	79fa      	ldrb	r2, [r7, #7]
 8001b02:	7bbb      	ldrb	r3, [r7, #14]
 8001b04:	4917      	ldr	r1, [pc, #92]	; (8001b64 <OLED_DrawPoint+0xb0>)
 8001b06:	00d2      	lsls	r2, r2, #3
 8001b08:	440a      	add	r2, r1
 8001b0a:	4413      	add	r3, r2
 8001b0c:	7818      	ldrb	r0, [r3, #0]
 8001b0e:	79fa      	ldrb	r2, [r7, #7]
 8001b10:	7bbb      	ldrb	r3, [r7, #14]
 8001b12:	7bf9      	ldrb	r1, [r7, #15]
 8001b14:	4301      	orrs	r1, r0
 8001b16:	b2c8      	uxtb	r0, r1
 8001b18:	4912      	ldr	r1, [pc, #72]	; (8001b64 <OLED_DrawPoint+0xb0>)
 8001b1a:	00d2      	lsls	r2, r2, #3
 8001b1c:	440a      	add	r2, r1
 8001b1e:	4413      	add	r3, r2
 8001b20:	4602      	mov	r2, r0
 8001b22:	701a      	strb	r2, [r3, #0]
 8001b24:	e018      	b.n	8001b58 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8001b26:	79fa      	ldrb	r2, [r7, #7]
 8001b28:	7bbb      	ldrb	r3, [r7, #14]
 8001b2a:	490e      	ldr	r1, [pc, #56]	; (8001b64 <OLED_DrawPoint+0xb0>)
 8001b2c:	00d2      	lsls	r2, r2, #3
 8001b2e:	440a      	add	r2, r1
 8001b30:	4413      	add	r3, r2
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	b25a      	sxtb	r2, r3
 8001b36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b3a:	43db      	mvns	r3, r3
 8001b3c:	b25b      	sxtb	r3, r3
 8001b3e:	4013      	ands	r3, r2
 8001b40:	b259      	sxtb	r1, r3
 8001b42:	79fa      	ldrb	r2, [r7, #7]
 8001b44:	7bbb      	ldrb	r3, [r7, #14]
 8001b46:	b2c8      	uxtb	r0, r1
 8001b48:	4906      	ldr	r1, [pc, #24]	; (8001b64 <OLED_DrawPoint+0xb0>)
 8001b4a:	00d2      	lsls	r2, r2, #3
 8001b4c:	440a      	add	r2, r1
 8001b4e:	4413      	add	r3, r2
 8001b50:	4602      	mov	r2, r0
 8001b52:	701a      	strb	r2, [r3, #0]
 8001b54:	e000      	b.n	8001b58 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8001b56:	bf00      	nop
}
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	200003c8 	.word	0x200003c8

08001b68 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8001b68:	b590      	push	{r4, r7, lr}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4604      	mov	r4, r0
 8001b70:	4608      	mov	r0, r1
 8001b72:	4611      	mov	r1, r2
 8001b74:	461a      	mov	r2, r3
 8001b76:	4623      	mov	r3, r4
 8001b78:	71fb      	strb	r3, [r7, #7]
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	71bb      	strb	r3, [r7, #6]
 8001b7e:	460b      	mov	r3, r1
 8001b80:	717b      	strb	r3, [r7, #5]
 8001b82:	4613      	mov	r3, r2
 8001b84:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8001b86:	79bb      	ldrb	r3, [r7, #6]
 8001b88:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8001b8a:	797b      	ldrb	r3, [r7, #5]
 8001b8c:	3b20      	subs	r3, #32
 8001b8e:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8001b90:	2300      	movs	r3, #0
 8001b92:	73bb      	strb	r3, [r7, #14]
 8001b94:	e04d      	b.n	8001c32 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8001b96:	793b      	ldrb	r3, [r7, #4]
 8001b98:	2b0c      	cmp	r3, #12
 8001b9a:	d10b      	bne.n	8001bb4 <OLED_ShowChar+0x4c>
 8001b9c:	797a      	ldrb	r2, [r7, #5]
 8001b9e:	7bb9      	ldrb	r1, [r7, #14]
 8001ba0:	4828      	ldr	r0, [pc, #160]	; (8001c44 <OLED_ShowChar+0xdc>)
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	4413      	add	r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	4403      	add	r3, r0
 8001bac:	440b      	add	r3, r1
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	73fb      	strb	r3, [r7, #15]
 8001bb2:	e007      	b.n	8001bc4 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8001bb4:	797a      	ldrb	r2, [r7, #5]
 8001bb6:	7bbb      	ldrb	r3, [r7, #14]
 8001bb8:	4923      	ldr	r1, [pc, #140]	; (8001c48 <OLED_ShowChar+0xe0>)
 8001bba:	0112      	lsls	r2, r2, #4
 8001bbc:	440a      	add	r2, r1
 8001bbe:	4413      	add	r3, r2
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	737b      	strb	r3, [r7, #13]
 8001bc8:	e02d      	b.n	8001c26 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8001bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	da07      	bge.n	8001be2 <OLED_ShowChar+0x7a>
 8001bd2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bd6:	79b9      	ldrb	r1, [r7, #6]
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff ff6a 	bl	8001ab4 <OLED_DrawPoint>
 8001be0:	e00c      	b.n	8001bfc <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8001be2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	bf0c      	ite	eq
 8001bea:	2301      	moveq	r3, #1
 8001bec:	2300      	movne	r3, #0
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	79b9      	ldrb	r1, [r7, #6]
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff ff5c 	bl	8001ab4 <OLED_DrawPoint>
			temp<<=1;
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	73fb      	strb	r3, [r7, #15]
			y++;
 8001c02:	79bb      	ldrb	r3, [r7, #6]
 8001c04:	3301      	adds	r3, #1
 8001c06:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8001c08:	79ba      	ldrb	r2, [r7, #6]
 8001c0a:	7b3b      	ldrb	r3, [r7, #12]
 8001c0c:	1ad2      	subs	r2, r2, r3
 8001c0e:	793b      	ldrb	r3, [r7, #4]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d105      	bne.n	8001c20 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8001c14:	7b3b      	ldrb	r3, [r7, #12]
 8001c16:	71bb      	strb	r3, [r7, #6]
				x++;
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	71fb      	strb	r3, [r7, #7]
				break;
 8001c1e:	e005      	b.n	8001c2c <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8001c20:	7b7b      	ldrb	r3, [r7, #13]
 8001c22:	3301      	adds	r3, #1
 8001c24:	737b      	strb	r3, [r7, #13]
 8001c26:	7b7b      	ldrb	r3, [r7, #13]
 8001c28:	2b07      	cmp	r3, #7
 8001c2a:	d9ce      	bls.n	8001bca <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8001c2c:	7bbb      	ldrb	r3, [r7, #14]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	73bb      	strb	r3, [r7, #14]
 8001c32:	7bba      	ldrb	r2, [r7, #14]
 8001c34:	793b      	ldrb	r3, [r7, #4]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d3ad      	bcc.n	8001b96 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8001c3a:	bf00      	nop
 8001c3c:	bf00      	nop
 8001c3e:	3714      	adds	r7, #20
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd90      	pop	{r4, r7, pc}
 8001c44:	080066e4 	.word	0x080066e4
 8001c48:	08006b58 	.word	0x08006b58

08001c4c <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af02      	add	r7, sp, #8
 8001c52:	4603      	mov	r3, r0
 8001c54:	603a      	str	r2, [r7, #0]
 8001c56:	71fb      	strb	r3, [r7, #7]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8001c5c:	e01f      	b.n	8001c9e <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	2b7a      	cmp	r3, #122	; 0x7a
 8001c62:	d904      	bls.n	8001c6e <OLED_ShowString+0x22>
 8001c64:	2300      	movs	r3, #0
 8001c66:	71fb      	strb	r3, [r7, #7]
 8001c68:	79bb      	ldrb	r3, [r7, #6]
 8001c6a:	3310      	adds	r3, #16
 8001c6c:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8001c6e:	79bb      	ldrb	r3, [r7, #6]
 8001c70:	2b3a      	cmp	r3, #58	; 0x3a
 8001c72:	d905      	bls.n	8001c80 <OLED_ShowString+0x34>
 8001c74:	2300      	movs	r3, #0
 8001c76:	71fb      	strb	r3, [r7, #7]
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	71bb      	strb	r3, [r7, #6]
 8001c7c:	f7ff fef4 	bl	8001a68 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	781a      	ldrb	r2, [r3, #0]
 8001c84:	79b9      	ldrb	r1, [r7, #6]
 8001c86:	79f8      	ldrb	r0, [r7, #7]
 8001c88:	2301      	movs	r3, #1
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	230c      	movs	r3, #12
 8001c8e:	f7ff ff6b 	bl	8001b68 <OLED_ShowChar>
        x+=8;
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	3308      	adds	r3, #8
 8001c96:	71fb      	strb	r3, [r7, #7]
        p++;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1db      	bne.n	8001c5e <OLED_ShowString+0x12>
    }  
}	 
 8001ca6:	bf00      	nop
 8001ca8:	bf00      	nop
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <OLED_Init>:

void OLED_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8001cb4:	f001 f9ae 	bl	8003014 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8001cb8:	4b42      	ldr	r3, [pc, #264]	; (8001dc4 <OLED_Init+0x114>)
 8001cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cbc:	4a41      	ldr	r2, [pc, #260]	; (8001dc4 <OLED_Init+0x114>)
 8001cbe:	f023 0301 	bic.w	r3, r3, #1
 8001cc2:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc4:	4b3f      	ldr	r3, [pc, #252]	; (8001dc4 <OLED_Init+0x114>)
 8001cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cc8:	4a3e      	ldr	r2, [pc, #248]	; (8001dc4 <OLED_Init+0x114>)
 8001cca:	f023 0304 	bic.w	r3, r3, #4
 8001cce:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8001cd0:	f001 f9b4 	bl	800303c <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cda:	483b      	ldr	r0, [pc, #236]	; (8001dc8 <OLED_Init+0x118>)
 8001cdc:	f001 f80a 	bl	8002cf4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001ce0:	2064      	movs	r0, #100	; 0x64
 8001ce2:	f000 fca3 	bl	800262c <HAL_Delay>
	OLED_RST_Set();
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cec:	4836      	ldr	r0, [pc, #216]	; (8001dc8 <OLED_Init+0x118>)
 8001cee:	f001 f801 	bl	8002cf4 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	20ae      	movs	r0, #174	; 0xae
 8001cf6:	f7ff fe31 	bl	800195c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	20d5      	movs	r0, #213	; 0xd5
 8001cfe:	f7ff fe2d 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8001d02:	2100      	movs	r1, #0
 8001d04:	2050      	movs	r0, #80	; 0x50
 8001d06:	f7ff fe29 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	20a8      	movs	r0, #168	; 0xa8
 8001d0e:	f7ff fe25 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8001d12:	2100      	movs	r1, #0
 8001d14:	203f      	movs	r0, #63	; 0x3f
 8001d16:	f7ff fe21 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	20d3      	movs	r0, #211	; 0xd3
 8001d1e:	f7ff fe1d 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8001d22:	2100      	movs	r1, #0
 8001d24:	2000      	movs	r0, #0
 8001d26:	f7ff fe19 	bl	800195c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	2040      	movs	r0, #64	; 0x40
 8001d2e:	f7ff fe15 	bl	800195c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8001d32:	2100      	movs	r1, #0
 8001d34:	208d      	movs	r0, #141	; 0x8d
 8001d36:	f7ff fe11 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	2014      	movs	r0, #20
 8001d3e:	f7ff fe0d 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8001d42:	2100      	movs	r1, #0
 8001d44:	2020      	movs	r0, #32
 8001d46:	f7ff fe09 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	2002      	movs	r0, #2
 8001d4e:	f7ff fe05 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8001d52:	2100      	movs	r1, #0
 8001d54:	20a1      	movs	r0, #161	; 0xa1
 8001d56:	f7ff fe01 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	20c0      	movs	r0, #192	; 0xc0
 8001d5e:	f7ff fdfd 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8001d62:	2100      	movs	r1, #0
 8001d64:	20da      	movs	r0, #218	; 0xda
 8001d66:	f7ff fdf9 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	2012      	movs	r0, #18
 8001d6e:	f7ff fdf5 	bl	800195c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8001d72:	2100      	movs	r1, #0
 8001d74:	2081      	movs	r0, #129	; 0x81
 8001d76:	f7ff fdf1 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	20ef      	movs	r0, #239	; 0xef
 8001d7e:	f7ff fded 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8001d82:	2100      	movs	r1, #0
 8001d84:	20d9      	movs	r0, #217	; 0xd9
 8001d86:	f7ff fde9 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	20f1      	movs	r0, #241	; 0xf1
 8001d8e:	f7ff fde5 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8001d92:	2100      	movs	r1, #0
 8001d94:	20db      	movs	r0, #219	; 0xdb
 8001d96:	f7ff fde1 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	2030      	movs	r0, #48	; 0x30
 8001d9e:	f7ff fddd 	bl	800195c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8001da2:	2100      	movs	r1, #0
 8001da4:	20a4      	movs	r0, #164	; 0xa4
 8001da6:	f7ff fdd9 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8001daa:	2100      	movs	r1, #0
 8001dac:	20a6      	movs	r0, #166	; 0xa6
 8001dae:	f7ff fdd5 	bl	800195c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8001db2:	2100      	movs	r1, #0
 8001db4:	20af      	movs	r0, #175	; 0xaf
 8001db6:	f7ff fdd1 	bl	800195c <OLED_WR_Byte>
	OLED_Clear(); 
 8001dba:	f7ff fe55 	bl	8001a68 <OLED_Clear>
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40020c00 	.word	0x40020c00

08001dcc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	607b      	str	r3, [r7, #4]
 8001dd6:	4b17      	ldr	r3, [pc, #92]	; (8001e34 <HAL_MspInit+0x68>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dda:	4a16      	ldr	r2, [pc, #88]	; (8001e34 <HAL_MspInit+0x68>)
 8001ddc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001de0:	6453      	str	r3, [r2, #68]	; 0x44
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <HAL_MspInit+0x68>)
 8001de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dea:	607b      	str	r3, [r7, #4]
 8001dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	603b      	str	r3, [r7, #0]
 8001df2:	4b10      	ldr	r3, [pc, #64]	; (8001e34 <HAL_MspInit+0x68>)
 8001df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df6:	4a0f      	ldr	r2, [pc, #60]	; (8001e34 <HAL_MspInit+0x68>)
 8001df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dfc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfe:	4b0d      	ldr	r3, [pc, #52]	; (8001e34 <HAL_MspInit+0x68>)
 8001e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e06:	603b      	str	r3, [r7, #0]
 8001e08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	2005      	movs	r0, #5
 8001e10:	f000 fd0b 	bl	800282a <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001e14:	2005      	movs	r0, #5
 8001e16:	f000 fd24 	bl	8002862 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	2005      	movs	r0, #5
 8001e20:	f000 fd03 	bl	800282a <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001e24:	2005      	movs	r0, #5
 8001e26:	f000 fd1c 	bl	8002862 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40023800 	.word	0x40023800

08001e38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08a      	sub	sp, #40	; 0x28
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e40:	f107 0314 	add.w	r3, r7, #20
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a19      	ldr	r2, [pc, #100]	; (8001ebc <HAL_I2C_MspInit+0x84>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d12c      	bne.n	8001eb4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	613b      	str	r3, [r7, #16]
 8001e5e:	4b18      	ldr	r3, [pc, #96]	; (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	4a17      	ldr	r2, [pc, #92]	; (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e64:	f043 0302 	orr.w	r3, r3, #2
 8001e68:	6313      	str	r3, [r2, #48]	; 0x30
 8001e6a:	4b15      	ldr	r3, [pc, #84]	; (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	613b      	str	r3, [r7, #16]
 8001e74:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e76:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e7c:	2312      	movs	r3, #18
 8001e7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e80:	2300      	movs	r3, #0
 8001e82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e84:	2303      	movs	r3, #3
 8001e86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e88:	2304      	movs	r3, #4
 8001e8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e8c:	f107 0314 	add.w	r3, r7, #20
 8001e90:	4619      	mov	r1, r3
 8001e92:	480c      	ldr	r0, [pc, #48]	; (8001ec4 <HAL_I2C_MspInit+0x8c>)
 8001e94:	f000 fd92 	bl	80029bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea0:	4a07      	ldr	r2, [pc, #28]	; (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001ea2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ea6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea8:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <HAL_I2C_MspInit+0x88>)
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001eb4:	bf00      	nop
 8001eb6:	3728      	adds	r7, #40	; 0x28
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40005800 	.word	0x40005800
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40020400 	.word	0x40020400

08001ec8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08e      	sub	sp, #56	; 0x38
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a41      	ldr	r2, [pc, #260]	; (8001fec <HAL_TIM_Base_MspInit+0x124>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d12d      	bne.n	8001f46 <HAL_TIM_Base_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	623b      	str	r3, [r7, #32]
 8001eee:	4b40      	ldr	r3, [pc, #256]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef2:	4a3f      	ldr	r2, [pc, #252]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	6453      	str	r3, [r2, #68]	; 0x44
 8001efa:	4b3d      	ldr	r3, [pc, #244]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	623b      	str	r3, [r7, #32]
 8001f04:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	61fb      	str	r3, [r7, #28]
 8001f0a:	4b39      	ldr	r3, [pc, #228]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	4a38      	ldr	r2, [pc, #224]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001f10:	f043 0310 	orr.w	r3, r3, #16
 8001f14:	6313      	str	r3, [r2, #48]	; 0x30
 8001f16:	4b36      	ldr	r3, [pc, #216]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1a:	f003 0310 	and.w	r3, r3, #16
 8001f1e:	61fb      	str	r3, [r7, #28]
 8001f20:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = IN2_CO_Pin|IN1_CO_Pin;
 8001f22:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f30:	2300      	movs	r3, #0
 8001f32:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f34:	2301      	movs	r3, #1
 8001f36:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	482d      	ldr	r0, [pc, #180]	; (8001ff4 <HAL_TIM_Base_MspInit+0x12c>)
 8001f40:	f000 fd3c 	bl	80029bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001f44:	e04e      	b.n	8001fe4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM3)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a2b      	ldr	r2, [pc, #172]	; (8001ff8 <HAL_TIM_Base_MspInit+0x130>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d10e      	bne.n	8001f6e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f50:	2300      	movs	r3, #0
 8001f52:	61bb      	str	r3, [r7, #24]
 8001f54:	4b26      	ldr	r3, [pc, #152]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	4a25      	ldr	r2, [pc, #148]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001f5a:	f043 0302 	orr.w	r3, r3, #2
 8001f5e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f60:	4b23      	ldr	r3, [pc, #140]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f64:	f003 0302 	and.w	r3, r3, #2
 8001f68:	61bb      	str	r3, [r7, #24]
 8001f6a:	69bb      	ldr	r3, [r7, #24]
}
 8001f6c:	e03a      	b.n	8001fe4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM4)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a22      	ldr	r2, [pc, #136]	; (8001ffc <HAL_TIM_Base_MspInit+0x134>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d10e      	bne.n	8001f96 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f78:	2300      	movs	r3, #0
 8001f7a:	617b      	str	r3, [r7, #20]
 8001f7c:	4b1c      	ldr	r3, [pc, #112]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	4a1b      	ldr	r2, [pc, #108]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001f82:	f043 0304 	orr.w	r3, r3, #4
 8001f86:	6413      	str	r3, [r2, #64]	; 0x40
 8001f88:	4b19      	ldr	r3, [pc, #100]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8c:	f003 0304 	and.w	r3, r3, #4
 8001f90:	617b      	str	r3, [r7, #20]
 8001f92:	697b      	ldr	r3, [r7, #20]
}
 8001f94:	e026      	b.n	8001fe4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM8)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a19      	ldr	r2, [pc, #100]	; (8002000 <HAL_TIM_Base_MspInit+0x138>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d10e      	bne.n	8001fbe <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	613b      	str	r3, [r7, #16]
 8001fa4:	4b12      	ldr	r3, [pc, #72]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa8:	4a11      	ldr	r2, [pc, #68]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001faa:	f043 0302 	orr.w	r3, r3, #2
 8001fae:	6453      	str	r3, [r2, #68]	; 0x44
 8001fb0:	4b0f      	ldr	r3, [pc, #60]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	613b      	str	r3, [r7, #16]
 8001fba:	693b      	ldr	r3, [r7, #16]
}
 8001fbc:	e012      	b.n	8001fe4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM11)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a10      	ldr	r2, [pc, #64]	; (8002004 <HAL_TIM_Base_MspInit+0x13c>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d10d      	bne.n	8001fe4 <HAL_TIM_Base_MspInit+0x11c>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001fc8:	2300      	movs	r3, #0
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	4b08      	ldr	r3, [pc, #32]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd0:	4a07      	ldr	r2, [pc, #28]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001fd2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fd6:	6453      	str	r3, [r2, #68]	; 0x44
 8001fd8:	4b05      	ldr	r3, [pc, #20]	; (8001ff0 <HAL_TIM_Base_MspInit+0x128>)
 8001fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fdc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
}
 8001fe4:	bf00      	nop
 8001fe6:	3738      	adds	r7, #56	; 0x38
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40010000 	.word	0x40010000
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40000400 	.word	0x40000400
 8001ffc:	40000800 	.word	0x40000800
 8002000:	40010400 	.word	0x40010400
 8002004:	40014800 	.word	0x40014800

08002008 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08c      	sub	sp, #48	; 0x30
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002010:	f107 031c 	add.w	r3, r7, #28
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002028:	d153      	bne.n	80020d2 <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	61bb      	str	r3, [r7, #24]
 800202e:	4b43      	ldr	r3, [pc, #268]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 8002030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002032:	4a42      	ldr	r2, [pc, #264]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	6413      	str	r3, [r2, #64]	; 0x40
 800203a:	4b40      	ldr	r3, [pc, #256]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 800203c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	61bb      	str	r3, [r7, #24]
 8002044:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]
 800204a:	4b3c      	ldr	r3, [pc, #240]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204e:	4a3b      	ldr	r2, [pc, #236]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 8002050:	f043 0301 	orr.w	r3, r3, #1
 8002054:	6313      	str	r3, [r2, #48]	; 0x30
 8002056:	4b39      	ldr	r3, [pc, #228]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	4b35      	ldr	r3, [pc, #212]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	4a34      	ldr	r2, [pc, #208]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 800206c:	f043 0302 	orr.w	r3, r3, #2
 8002070:	6313      	str	r3, [r2, #48]	; 0x30
 8002072:	4b32      	ldr	r3, [pc, #200]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	613b      	str	r3, [r7, #16]
 800207c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800207e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002082:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002084:	2302      	movs	r3, #2
 8002086:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	2300      	movs	r3, #0
 800208a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208c:	2300      	movs	r3, #0
 800208e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002090:	2301      	movs	r3, #1
 8002092:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002094:	f107 031c 	add.w	r3, r7, #28
 8002098:	4619      	mov	r1, r3
 800209a:	4829      	ldr	r0, [pc, #164]	; (8002140 <HAL_TIM_Encoder_MspInit+0x138>)
 800209c:	f000 fc8e 	bl	80029bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80020a0:	2308      	movs	r3, #8
 80020a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a4:	2302      	movs	r3, #2
 80020a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ac:	2300      	movs	r3, #0
 80020ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020b0:	2301      	movs	r3, #1
 80020b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b4:	f107 031c 	add.w	r3, r7, #28
 80020b8:	4619      	mov	r1, r3
 80020ba:	4822      	ldr	r0, [pc, #136]	; (8002144 <HAL_TIM_Encoder_MspInit+0x13c>)
 80020bc:	f000 fc7e 	bl	80029bc <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80020c0:	2200      	movs	r2, #0
 80020c2:	2100      	movs	r1, #0
 80020c4:	201c      	movs	r0, #28
 80020c6:	f000 fbb0 	bl	800282a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020ca:	201c      	movs	r0, #28
 80020cc:	f000 fbc9 	bl	8002862 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80020d0:	e030      	b.n	8002134 <HAL_TIM_Encoder_MspInit+0x12c>
  else if(htim_encoder->Instance==TIM5)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a1c      	ldr	r2, [pc, #112]	; (8002148 <HAL_TIM_Encoder_MspInit+0x140>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d12b      	bne.n	8002134 <HAL_TIM_Encoder_MspInit+0x12c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80020dc:	2300      	movs	r3, #0
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	4b16      	ldr	r3, [pc, #88]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 80020e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e4:	4a15      	ldr	r2, [pc, #84]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 80020e6:	f043 0308 	orr.w	r3, r3, #8
 80020ea:	6413      	str	r3, [r2, #64]	; 0x40
 80020ec:	4b13      	ldr	r3, [pc, #76]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 80020ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f0:	f003 0308 	and.w	r3, r3, #8
 80020f4:	60fb      	str	r3, [r7, #12]
 80020f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f8:	2300      	movs	r3, #0
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	4b0f      	ldr	r3, [pc, #60]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 80020fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002100:	4a0e      	ldr	r2, [pc, #56]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 8002102:	f043 0301 	orr.w	r3, r3, #1
 8002106:	6313      	str	r3, [r2, #48]	; 0x30
 8002108:	4b0c      	ldr	r3, [pc, #48]	; (800213c <HAL_TIM_Encoder_MspInit+0x134>)
 800210a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	60bb      	str	r3, [r7, #8]
 8002112:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002114:	2303      	movs	r3, #3
 8002116:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002118:	2302      	movs	r3, #2
 800211a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002120:	2300      	movs	r3, #0
 8002122:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002124:	2302      	movs	r3, #2
 8002126:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002128:	f107 031c 	add.w	r3, r7, #28
 800212c:	4619      	mov	r1, r3
 800212e:	4804      	ldr	r0, [pc, #16]	; (8002140 <HAL_TIM_Encoder_MspInit+0x138>)
 8002130:	f000 fc44 	bl	80029bc <HAL_GPIO_Init>
}
 8002134:	bf00      	nop
 8002136:	3730      	adds	r7, #48	; 0x30
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40023800 	.word	0x40023800
 8002140:	40020000 	.word	0x40020000
 8002144:	40020400 	.word	0x40020400
 8002148:	40000c00 	.word	0x40000c00

0800214c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	; 0x28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a37      	ldr	r2, [pc, #220]	; (8002248 <HAL_TIM_MspPostInit+0xfc>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d11f      	bne.n	80021ae <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	613b      	str	r3, [r7, #16]
 8002172:	4b36      	ldr	r3, [pc, #216]	; (800224c <HAL_TIM_MspPostInit+0x100>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	4a35      	ldr	r2, [pc, #212]	; (800224c <HAL_TIM_MspPostInit+0x100>)
 8002178:	f043 0310 	orr.w	r3, r3, #16
 800217c:	6313      	str	r3, [r2, #48]	; 0x30
 800217e:	4b33      	ldr	r3, [pc, #204]	; (800224c <HAL_TIM_MspPostInit+0x100>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f003 0310 	and.w	r3, r3, #16
 8002186:	613b      	str	r3, [r7, #16]
 8002188:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = IN2_DO_Pin|IN1_DO_Pin;
 800218a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800218e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	2302      	movs	r3, #2
 8002192:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002198:	2300      	movs	r3, #0
 800219a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800219c:	2301      	movs	r3, #1
 800219e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	4619      	mov	r1, r3
 80021a6:	482a      	ldr	r0, [pc, #168]	; (8002250 <HAL_TIM_MspPostInit+0x104>)
 80021a8:	f000 fc08 	bl	80029bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80021ac:	e048      	b.n	8002240 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM3)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a28      	ldr	r2, [pc, #160]	; (8002254 <HAL_TIM_MspPostInit+0x108>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d11f      	bne.n	80021f8 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b8:	2300      	movs	r3, #0
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	4b23      	ldr	r3, [pc, #140]	; (800224c <HAL_TIM_MspPostInit+0x100>)
 80021be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c0:	4a22      	ldr	r2, [pc, #136]	; (800224c <HAL_TIM_MspPostInit+0x100>)
 80021c2:	f043 0304 	orr.w	r3, r3, #4
 80021c6:	6313      	str	r3, [r2, #48]	; 0x30
 80021c8:	4b20      	ldr	r3, [pc, #128]	; (800224c <HAL_TIM_MspPostInit+0x100>)
 80021ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021cc:	f003 0304 	and.w	r3, r3, #4
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021da:	2302      	movs	r3, #2
 80021dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021de:	2300      	movs	r3, #0
 80021e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e2:	2300      	movs	r3, #0
 80021e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021e6:	2302      	movs	r3, #2
 80021e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ea:	f107 0314 	add.w	r3, r7, #20
 80021ee:	4619      	mov	r1, r3
 80021f0:	4819      	ldr	r0, [pc, #100]	; (8002258 <HAL_TIM_MspPostInit+0x10c>)
 80021f2:	f000 fbe3 	bl	80029bc <HAL_GPIO_Init>
}
 80021f6:	e023      	b.n	8002240 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM4)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a17      	ldr	r2, [pc, #92]	; (800225c <HAL_TIM_MspPostInit+0x110>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d11e      	bne.n	8002240 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002202:	2300      	movs	r3, #0
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	4b11      	ldr	r3, [pc, #68]	; (800224c <HAL_TIM_MspPostInit+0x100>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220a:	4a10      	ldr	r2, [pc, #64]	; (800224c <HAL_TIM_MspPostInit+0x100>)
 800220c:	f043 0302 	orr.w	r3, r3, #2
 8002210:	6313      	str	r3, [r2, #48]	; 0x30
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <HAL_TIM_MspPostInit+0x100>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	60bb      	str	r3, [r7, #8]
 800221c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IN2_A_PWM_Pin|IN1_A_PWM_Pin;
 800221e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002222:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002224:	2302      	movs	r3, #2
 8002226:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222c:	2300      	movs	r3, #0
 800222e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002230:	2302      	movs	r3, #2
 8002232:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002234:	f107 0314 	add.w	r3, r7, #20
 8002238:	4619      	mov	r1, r3
 800223a:	4809      	ldr	r0, [pc, #36]	; (8002260 <HAL_TIM_MspPostInit+0x114>)
 800223c:	f000 fbbe 	bl	80029bc <HAL_GPIO_Init>
}
 8002240:	bf00      	nop
 8002242:	3728      	adds	r7, #40	; 0x28
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40010000 	.word	0x40010000
 800224c:	40023800 	.word	0x40023800
 8002250:	40021000 	.word	0x40021000
 8002254:	40000400 	.word	0x40000400
 8002258:	40020800 	.word	0x40020800
 800225c:	40000800 	.word	0x40000800
 8002260:	40020400 	.word	0x40020400

08002264 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b08c      	sub	sp, #48	; 0x30
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800226c:	f107 031c 	add.w	r3, r7, #28
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	609a      	str	r2, [r3, #8]
 8002278:	60da      	str	r2, [r3, #12]
 800227a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a36      	ldr	r2, [pc, #216]	; (800235c <HAL_UART_MspInit+0xf8>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d134      	bne.n	80022f0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	61bb      	str	r3, [r7, #24]
 800228a:	4b35      	ldr	r3, [pc, #212]	; (8002360 <HAL_UART_MspInit+0xfc>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	4a34      	ldr	r2, [pc, #208]	; (8002360 <HAL_UART_MspInit+0xfc>)
 8002290:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002294:	6413      	str	r3, [r2, #64]	; 0x40
 8002296:	4b32      	ldr	r3, [pc, #200]	; (8002360 <HAL_UART_MspInit+0xfc>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800229e:	61bb      	str	r3, [r7, #24]
 80022a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	617b      	str	r3, [r7, #20]
 80022a6:	4b2e      	ldr	r3, [pc, #184]	; (8002360 <HAL_UART_MspInit+0xfc>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022aa:	4a2d      	ldr	r2, [pc, #180]	; (8002360 <HAL_UART_MspInit+0xfc>)
 80022ac:	f043 0308 	orr.w	r3, r3, #8
 80022b0:	6313      	str	r3, [r2, #48]	; 0x30
 80022b2:	4b2b      	ldr	r3, [pc, #172]	; (8002360 <HAL_UART_MspInit+0xfc>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	f003 0308 	and.w	r3, r3, #8
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80022be:	2360      	movs	r3, #96	; 0x60
 80022c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c2:	2302      	movs	r3, #2
 80022c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ca:	2303      	movs	r3, #3
 80022cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022ce:	2307      	movs	r3, #7
 80022d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022d2:	f107 031c 	add.w	r3, r7, #28
 80022d6:	4619      	mov	r1, r3
 80022d8:	4822      	ldr	r0, [pc, #136]	; (8002364 <HAL_UART_MspInit+0x100>)
 80022da:	f000 fb6f 	bl	80029bc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80022de:	2200      	movs	r2, #0
 80022e0:	2100      	movs	r1, #0
 80022e2:	2026      	movs	r0, #38	; 0x26
 80022e4:	f000 faa1 	bl	800282a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022e8:	2026      	movs	r0, #38	; 0x26
 80022ea:	f000 faba 	bl	8002862 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80022ee:	e031      	b.n	8002354 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a1c      	ldr	r2, [pc, #112]	; (8002368 <HAL_UART_MspInit+0x104>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d12c      	bne.n	8002354 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	613b      	str	r3, [r7, #16]
 80022fe:	4b18      	ldr	r3, [pc, #96]	; (8002360 <HAL_UART_MspInit+0xfc>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002302:	4a17      	ldr	r2, [pc, #92]	; (8002360 <HAL_UART_MspInit+0xfc>)
 8002304:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002308:	6413      	str	r3, [r2, #64]	; 0x40
 800230a:	4b15      	ldr	r3, [pc, #84]	; (8002360 <HAL_UART_MspInit+0xfc>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	4b11      	ldr	r3, [pc, #68]	; (8002360 <HAL_UART_MspInit+0xfc>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	4a10      	ldr	r2, [pc, #64]	; (8002360 <HAL_UART_MspInit+0xfc>)
 8002320:	f043 0308 	orr.w	r3, r3, #8
 8002324:	6313      	str	r3, [r2, #48]	; 0x30
 8002326:	4b0e      	ldr	r3, [pc, #56]	; (8002360 <HAL_UART_MspInit+0xfc>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	f003 0308 	and.w	r3, r3, #8
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002332:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002338:	2302      	movs	r3, #2
 800233a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233c:	2300      	movs	r3, #0
 800233e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002340:	2303      	movs	r3, #3
 8002342:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002344:	2307      	movs	r3, #7
 8002346:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002348:	f107 031c 	add.w	r3, r7, #28
 800234c:	4619      	mov	r1, r3
 800234e:	4805      	ldr	r0, [pc, #20]	; (8002364 <HAL_UART_MspInit+0x100>)
 8002350:	f000 fb34 	bl	80029bc <HAL_GPIO_Init>
}
 8002354:	bf00      	nop
 8002356:	3730      	adds	r7, #48	; 0x30
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40004400 	.word	0x40004400
 8002360:	40023800 	.word	0x40023800
 8002364:	40020c00 	.word	0x40020c00
 8002368:	40004800 	.word	0x40004800

0800236c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002370:	e7fe      	b.n	8002370 <NMI_Handler+0x4>

08002372 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002376:	e7fe      	b.n	8002376 <HardFault_Handler+0x4>

08002378 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800237c:	e7fe      	b.n	800237c <MemManage_Handler+0x4>

0800237e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800237e:	b480      	push	{r7}
 8002380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002382:	e7fe      	b.n	8002382 <BusFault_Handler+0x4>

08002384 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002388:	e7fe      	b.n	8002388 <UsageFault_Handler+0x4>

0800238a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800238a:	b480      	push	{r7}
 800238c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023a6:	b480      	push	{r7}
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	tick++;
 80023b8:	4b10      	ldr	r3, [pc, #64]	; (80023fc <SysTick_Handler+0x48>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	3301      	adds	r3, #1
 80023be:	4a0f      	ldr	r2, [pc, #60]	; (80023fc <SysTick_Handler+0x48>)
 80023c0:	6013      	str	r3, [r2, #0]
	if (tick == no_of_tick)	{ // assuming 1 msec tick, calculate speed every 50 msec?
 80023c2:	4b0e      	ldr	r3, [pc, #56]	; (80023fc <SysTick_Handler+0x48>)
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	4b0e      	ldr	r3, [pc, #56]	; (8002400 <SysTick_Handler+0x4c>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d111      	bne.n	80023f2 <SysTick_Handler+0x3e>
//		speed = ((position - oldpos)*20*60/180);  // number of ticks/sec * 60 sec  diveide by 180 ticks per round
		speed = (position - oldpos); // change in position
 80023ce:	4b0d      	ldr	r3, [pc, #52]	; (8002404 <SysTick_Handler+0x50>)
 80023d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023d4:	461a      	mov	r2, r3
 80023d6:	4b0c      	ldr	r3, [pc, #48]	; (8002408 <SysTick_Handler+0x54>)
 80023d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	4a0b      	ldr	r2, [pc, #44]	; (800240c <SysTick_Handler+0x58>)
 80023e0:	6013      	str	r3, [r2, #0]
		oldpos = position;
 80023e2:	4b08      	ldr	r3, [pc, #32]	; (8002404 <SysTick_Handler+0x50>)
 80023e4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80023e8:	4b07      	ldr	r3, [pc, #28]	; (8002408 <SysTick_Handler+0x54>)
 80023ea:	801a      	strh	r2, [r3, #0]
		tick = 0;
 80023ec:	4b03      	ldr	r3, [pc, #12]	; (80023fc <SysTick_Handler+0x48>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
		//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10); // LED
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023f2:	f000 f8fb 	bl	80025ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	200007cc 	.word	0x200007cc
 8002400:	20000000 	.word	0x20000000
 8002404:	20000398 	.word	0x20000398
 8002408:	200007c8 	.word	0x200007c8
 800240c:	2000036e 	.word	0x2000036e

08002410 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_PB_Pin);
 8002422:	2001      	movs	r0, #1
 8002424:	f000 fc9a 	bl	8002d5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002428:	bf00      	nop
 800242a:	bd80      	pop	{r7, pc}

0800242c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_Pin);
 8002430:	2002      	movs	r0, #2
 8002432:	f000 fc93 	bl	8002d5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002440:	4802      	ldr	r0, [pc, #8]	; (800244c <TIM2_IRQHandler+0x10>)
 8002442:	f001 fd6b 	bl	8003f1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000130 	.word	0x20000130

08002450 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002454:	4802      	ldr	r0, [pc, #8]	; (8002460 <USART2_IRQHandler+0x10>)
 8002456:	f002 fced 	bl	8004e34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	200002e0 	.word	0x200002e0

08002464 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800246c:	4a14      	ldr	r2, [pc, #80]	; (80024c0 <_sbrk+0x5c>)
 800246e:	4b15      	ldr	r3, [pc, #84]	; (80024c4 <_sbrk+0x60>)
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002478:	4b13      	ldr	r3, [pc, #76]	; (80024c8 <_sbrk+0x64>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d102      	bne.n	8002486 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002480:	4b11      	ldr	r3, [pc, #68]	; (80024c8 <_sbrk+0x64>)
 8002482:	4a12      	ldr	r2, [pc, #72]	; (80024cc <_sbrk+0x68>)
 8002484:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002486:	4b10      	ldr	r3, [pc, #64]	; (80024c8 <_sbrk+0x64>)
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4413      	add	r3, r2
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	429a      	cmp	r2, r3
 8002492:	d207      	bcs.n	80024a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002494:	f003 fc02 	bl	8005c9c <__errno>
 8002498:	4603      	mov	r3, r0
 800249a:	220c      	movs	r2, #12
 800249c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800249e:	f04f 33ff 	mov.w	r3, #4294967295
 80024a2:	e009      	b.n	80024b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024a4:	4b08      	ldr	r3, [pc, #32]	; (80024c8 <_sbrk+0x64>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024aa:	4b07      	ldr	r3, [pc, #28]	; (80024c8 <_sbrk+0x64>)
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4413      	add	r3, r2
 80024b2:	4a05      	ldr	r2, [pc, #20]	; (80024c8 <_sbrk+0x64>)
 80024b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024b6:	68fb      	ldr	r3, [r7, #12]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3718      	adds	r7, #24
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	20020000 	.word	0x20020000
 80024c4:	00000400 	.word	0x00000400
 80024c8:	200007d0 	.word	0x200007d0
 80024cc:	200007e8 	.word	0x200007e8

080024d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024d4:	4b06      	ldr	r3, [pc, #24]	; (80024f0 <SystemInit+0x20>)
 80024d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024da:	4a05      	ldr	r2, [pc, #20]	; (80024f0 <SystemInit+0x20>)
 80024dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024e4:	bf00      	nop
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	e000ed00 	.word	0xe000ed00

080024f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800252c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024f8:	480d      	ldr	r0, [pc, #52]	; (8002530 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024fa:	490e      	ldr	r1, [pc, #56]	; (8002534 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024fc:	4a0e      	ldr	r2, [pc, #56]	; (8002538 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002500:	e002      	b.n	8002508 <LoopCopyDataInit>

08002502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002506:	3304      	adds	r3, #4

08002508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800250a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800250c:	d3f9      	bcc.n	8002502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800250e:	4a0b      	ldr	r2, [pc, #44]	; (800253c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002510:	4c0b      	ldr	r4, [pc, #44]	; (8002540 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002514:	e001      	b.n	800251a <LoopFillZerobss>

08002516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002518:	3204      	adds	r2, #4

0800251a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800251a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800251c:	d3fb      	bcc.n	8002516 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800251e:	f7ff ffd7 	bl	80024d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002522:	f003 fbc1 	bl	8005ca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002526:	f7fe fba3 	bl	8000c70 <main>
  bx  lr    
 800252a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800252c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002534:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002538:	080071a4 	.word	0x080071a4
  ldr r2, =_sbss
 800253c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002540:	200007e8 	.word	0x200007e8

08002544 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002544:	e7fe      	b.n	8002544 <ADC_IRQHandler>
	...

08002548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800254c:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <HAL_Init+0x40>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a0d      	ldr	r2, [pc, #52]	; (8002588 <HAL_Init+0x40>)
 8002552:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002556:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002558:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_Init+0x40>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a0a      	ldr	r2, [pc, #40]	; (8002588 <HAL_Init+0x40>)
 800255e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002562:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002564:	4b08      	ldr	r3, [pc, #32]	; (8002588 <HAL_Init+0x40>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a07      	ldr	r2, [pc, #28]	; (8002588 <HAL_Init+0x40>)
 800256a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800256e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002570:	2003      	movs	r0, #3
 8002572:	f000 f94f 	bl	8002814 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002576:	200f      	movs	r0, #15
 8002578:	f000 f808 	bl	800258c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800257c:	f7ff fc26 	bl	8001dcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40023c00 	.word	0x40023c00

0800258c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002594:	4b12      	ldr	r3, [pc, #72]	; (80025e0 <HAL_InitTick+0x54>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	4b12      	ldr	r3, [pc, #72]	; (80025e4 <HAL_InitTick+0x58>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	4619      	mov	r1, r3
 800259e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025aa:	4618      	mov	r0, r3
 80025ac:	f000 f967 	bl	800287e <HAL_SYSTICK_Config>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e00e      	b.n	80025d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2b0f      	cmp	r3, #15
 80025be:	d80a      	bhi.n	80025d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025c0:	2200      	movs	r2, #0
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	f04f 30ff 	mov.w	r0, #4294967295
 80025c8:	f000 f92f 	bl	800282a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025cc:	4a06      	ldr	r2, [pc, #24]	; (80025e8 <HAL_InitTick+0x5c>)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
 80025d4:	e000      	b.n	80025d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20000008 	.word	0x20000008
 80025e4:	20000010 	.word	0x20000010
 80025e8:	2000000c 	.word	0x2000000c

080025ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025f0:	4b06      	ldr	r3, [pc, #24]	; (800260c <HAL_IncTick+0x20>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	461a      	mov	r2, r3
 80025f6:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_IncTick+0x24>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4413      	add	r3, r2
 80025fc:	4a04      	ldr	r2, [pc, #16]	; (8002610 <HAL_IncTick+0x24>)
 80025fe:	6013      	str	r3, [r2, #0]
}
 8002600:	bf00      	nop
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	20000010 	.word	0x20000010
 8002610:	200007d4 	.word	0x200007d4

08002614 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return uwTick;
 8002618:	4b03      	ldr	r3, [pc, #12]	; (8002628 <HAL_GetTick+0x14>)
 800261a:	681b      	ldr	r3, [r3, #0]
}
 800261c:	4618      	mov	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	200007d4 	.word	0x200007d4

0800262c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002634:	f7ff ffee 	bl	8002614 <HAL_GetTick>
 8002638:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002644:	d005      	beq.n	8002652 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002646:	4b0a      	ldr	r3, [pc, #40]	; (8002670 <HAL_Delay+0x44>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	461a      	mov	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4413      	add	r3, r2
 8002650:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002652:	bf00      	nop
 8002654:	f7ff ffde 	bl	8002614 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	429a      	cmp	r2, r3
 8002662:	d8f7      	bhi.n	8002654 <HAL_Delay+0x28>
  {
  }
}
 8002664:	bf00      	nop
 8002666:	bf00      	nop
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20000010 	.word	0x20000010

08002674 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f003 0307 	and.w	r3, r3, #7
 8002682:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002684:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002690:	4013      	ands	r3, r2
 8002692:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800269c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026a6:	4a04      	ldr	r2, [pc, #16]	; (80026b8 <__NVIC_SetPriorityGrouping+0x44>)
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	60d3      	str	r3, [r2, #12]
}
 80026ac:	bf00      	nop
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026c0:	4b04      	ldr	r3, [pc, #16]	; (80026d4 <__NVIC_GetPriorityGrouping+0x18>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	0a1b      	lsrs	r3, r3, #8
 80026c6:	f003 0307 	and.w	r3, r3, #7
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	e000ed00 	.word	0xe000ed00

080026d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	db0b      	blt.n	8002702 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	f003 021f 	and.w	r2, r3, #31
 80026f0:	4907      	ldr	r1, [pc, #28]	; (8002710 <__NVIC_EnableIRQ+0x38>)
 80026f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f6:	095b      	lsrs	r3, r3, #5
 80026f8:	2001      	movs	r0, #1
 80026fa:	fa00 f202 	lsl.w	r2, r0, r2
 80026fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	e000e100 	.word	0xe000e100

08002714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	6039      	str	r1, [r7, #0]
 800271e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002724:	2b00      	cmp	r3, #0
 8002726:	db0a      	blt.n	800273e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	b2da      	uxtb	r2, r3
 800272c:	490c      	ldr	r1, [pc, #48]	; (8002760 <__NVIC_SetPriority+0x4c>)
 800272e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002732:	0112      	lsls	r2, r2, #4
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	440b      	add	r3, r1
 8002738:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800273c:	e00a      	b.n	8002754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	b2da      	uxtb	r2, r3
 8002742:	4908      	ldr	r1, [pc, #32]	; (8002764 <__NVIC_SetPriority+0x50>)
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	3b04      	subs	r3, #4
 800274c:	0112      	lsls	r2, r2, #4
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	440b      	add	r3, r1
 8002752:	761a      	strb	r2, [r3, #24]
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	e000e100 	.word	0xe000e100
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002768:	b480      	push	{r7}
 800276a:	b089      	sub	sp, #36	; 0x24
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	f1c3 0307 	rsb	r3, r3, #7
 8002782:	2b04      	cmp	r3, #4
 8002784:	bf28      	it	cs
 8002786:	2304      	movcs	r3, #4
 8002788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	3304      	adds	r3, #4
 800278e:	2b06      	cmp	r3, #6
 8002790:	d902      	bls.n	8002798 <NVIC_EncodePriority+0x30>
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	3b03      	subs	r3, #3
 8002796:	e000      	b.n	800279a <NVIC_EncodePriority+0x32>
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800279c:	f04f 32ff 	mov.w	r2, #4294967295
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43da      	mvns	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	401a      	ands	r2, r3
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027b0:	f04f 31ff 	mov.w	r1, #4294967295
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	fa01 f303 	lsl.w	r3, r1, r3
 80027ba:	43d9      	mvns	r1, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c0:	4313      	orrs	r3, r2
         );
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3724      	adds	r7, #36	; 0x24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
	...

080027d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3b01      	subs	r3, #1
 80027dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027e0:	d301      	bcc.n	80027e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027e2:	2301      	movs	r3, #1
 80027e4:	e00f      	b.n	8002806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027e6:	4a0a      	ldr	r2, [pc, #40]	; (8002810 <SysTick_Config+0x40>)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ee:	210f      	movs	r1, #15
 80027f0:	f04f 30ff 	mov.w	r0, #4294967295
 80027f4:	f7ff ff8e 	bl	8002714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f8:	4b05      	ldr	r3, [pc, #20]	; (8002810 <SysTick_Config+0x40>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027fe:	4b04      	ldr	r3, [pc, #16]	; (8002810 <SysTick_Config+0x40>)
 8002800:	2207      	movs	r2, #7
 8002802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	e000e010 	.word	0xe000e010

08002814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7ff ff29 	bl	8002674 <__NVIC_SetPriorityGrouping>
}
 8002822:	bf00      	nop
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800282a:	b580      	push	{r7, lr}
 800282c:	b086      	sub	sp, #24
 800282e:	af00      	add	r7, sp, #0
 8002830:	4603      	mov	r3, r0
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
 8002836:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800283c:	f7ff ff3e 	bl	80026bc <__NVIC_GetPriorityGrouping>
 8002840:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	68b9      	ldr	r1, [r7, #8]
 8002846:	6978      	ldr	r0, [r7, #20]
 8002848:	f7ff ff8e 	bl	8002768 <NVIC_EncodePriority>
 800284c:	4602      	mov	r2, r0
 800284e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002852:	4611      	mov	r1, r2
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff ff5d 	bl	8002714 <__NVIC_SetPriority>
}
 800285a:	bf00      	nop
 800285c:	3718      	adds	r7, #24
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b082      	sub	sp, #8
 8002866:	af00      	add	r7, sp, #0
 8002868:	4603      	mov	r3, r0
 800286a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800286c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff ff31 	bl	80026d8 <__NVIC_EnableIRQ>
}
 8002876:	bf00      	nop
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b082      	sub	sp, #8
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f7ff ffa2 	bl	80027d0 <SysTick_Config>
 800288c:	4603      	mov	r3, r0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b084      	sub	sp, #16
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028a4:	f7ff feb6 	bl	8002614 <HAL_GetTick>
 80028a8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d008      	beq.n	80028c8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2280      	movs	r2, #128	; 0x80
 80028ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e052      	b.n	800296e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 0216 	bic.w	r2, r2, #22
 80028d6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	695a      	ldr	r2, [r3, #20]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028e6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d103      	bne.n	80028f8 <HAL_DMA_Abort+0x62>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d007      	beq.n	8002908 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0208 	bic.w	r2, r2, #8
 8002906:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0201 	bic.w	r2, r2, #1
 8002916:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002918:	e013      	b.n	8002942 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800291a:	f7ff fe7b 	bl	8002614 <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b05      	cmp	r3, #5
 8002926:	d90c      	bls.n	8002942 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2220      	movs	r2, #32
 800292c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2203      	movs	r2, #3
 8002932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e015      	b.n	800296e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1e4      	bne.n	800291a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002954:	223f      	movs	r2, #63	; 0x3f
 8002956:	409a      	lsls	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b02      	cmp	r3, #2
 8002988:	d004      	beq.n	8002994 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2280      	movs	r2, #128	; 0x80
 800298e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e00c      	b.n	80029ae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2205      	movs	r2, #5
 8002998:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 0201 	bic.w	r2, r2, #1
 80029aa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
	...

080029bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029bc:	b480      	push	{r7}
 80029be:	b089      	sub	sp, #36	; 0x24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029d2:	2300      	movs	r3, #0
 80029d4:	61fb      	str	r3, [r7, #28]
 80029d6:	e16b      	b.n	8002cb0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029d8:	2201      	movs	r2, #1
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	4013      	ands	r3, r2
 80029ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	f040 815a 	bne.w	8002caa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f003 0303 	and.w	r3, r3, #3
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d005      	beq.n	8002a0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d130      	bne.n	8002a70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	2203      	movs	r2, #3
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4013      	ands	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	68da      	ldr	r2, [r3, #12]
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a44:	2201      	movs	r2, #1
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	4013      	ands	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	091b      	lsrs	r3, r3, #4
 8002a5a:	f003 0201 	and.w	r2, r3, #1
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f003 0303 	and.w	r3, r3, #3
 8002a78:	2b03      	cmp	r3, #3
 8002a7a:	d017      	beq.n	8002aac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	2203      	movs	r2, #3
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4013      	ands	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f003 0303 	and.w	r3, r3, #3
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d123      	bne.n	8002b00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	08da      	lsrs	r2, r3, #3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3208      	adds	r2, #8
 8002ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	f003 0307 	and.w	r3, r3, #7
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	220f      	movs	r2, #15
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	691a      	ldr	r2, [r3, #16]
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	08da      	lsrs	r2, r3, #3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	3208      	adds	r2, #8
 8002afa:	69b9      	ldr	r1, [r7, #24]
 8002afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	2203      	movs	r2, #3
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 0203 	and.w	r2, r3, #3
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f000 80b4 	beq.w	8002caa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	4b60      	ldr	r3, [pc, #384]	; (8002cc8 <HAL_GPIO_Init+0x30c>)
 8002b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4a:	4a5f      	ldr	r2, [pc, #380]	; (8002cc8 <HAL_GPIO_Init+0x30c>)
 8002b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b50:	6453      	str	r3, [r2, #68]	; 0x44
 8002b52:	4b5d      	ldr	r3, [pc, #372]	; (8002cc8 <HAL_GPIO_Init+0x30c>)
 8002b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b5e:	4a5b      	ldr	r2, [pc, #364]	; (8002ccc <HAL_GPIO_Init+0x310>)
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	089b      	lsrs	r3, r3, #2
 8002b64:	3302      	adds	r3, #2
 8002b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 0303 	and.w	r3, r3, #3
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	220f      	movs	r2, #15
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a52      	ldr	r2, [pc, #328]	; (8002cd0 <HAL_GPIO_Init+0x314>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d02b      	beq.n	8002be2 <HAL_GPIO_Init+0x226>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a51      	ldr	r2, [pc, #324]	; (8002cd4 <HAL_GPIO_Init+0x318>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d025      	beq.n	8002bde <HAL_GPIO_Init+0x222>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a50      	ldr	r2, [pc, #320]	; (8002cd8 <HAL_GPIO_Init+0x31c>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d01f      	beq.n	8002bda <HAL_GPIO_Init+0x21e>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a4f      	ldr	r2, [pc, #316]	; (8002cdc <HAL_GPIO_Init+0x320>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d019      	beq.n	8002bd6 <HAL_GPIO_Init+0x21a>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a4e      	ldr	r2, [pc, #312]	; (8002ce0 <HAL_GPIO_Init+0x324>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d013      	beq.n	8002bd2 <HAL_GPIO_Init+0x216>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a4d      	ldr	r2, [pc, #308]	; (8002ce4 <HAL_GPIO_Init+0x328>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d00d      	beq.n	8002bce <HAL_GPIO_Init+0x212>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a4c      	ldr	r2, [pc, #304]	; (8002ce8 <HAL_GPIO_Init+0x32c>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d007      	beq.n	8002bca <HAL_GPIO_Init+0x20e>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a4b      	ldr	r2, [pc, #300]	; (8002cec <HAL_GPIO_Init+0x330>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d101      	bne.n	8002bc6 <HAL_GPIO_Init+0x20a>
 8002bc2:	2307      	movs	r3, #7
 8002bc4:	e00e      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bc6:	2308      	movs	r3, #8
 8002bc8:	e00c      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bca:	2306      	movs	r3, #6
 8002bcc:	e00a      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bce:	2305      	movs	r3, #5
 8002bd0:	e008      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bd2:	2304      	movs	r3, #4
 8002bd4:	e006      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e004      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e002      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002be2:	2300      	movs	r3, #0
 8002be4:	69fa      	ldr	r2, [r7, #28]
 8002be6:	f002 0203 	and.w	r2, r2, #3
 8002bea:	0092      	lsls	r2, r2, #2
 8002bec:	4093      	lsls	r3, r2
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bf4:	4935      	ldr	r1, [pc, #212]	; (8002ccc <HAL_GPIO_Init+0x310>)
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	089b      	lsrs	r3, r3, #2
 8002bfa:	3302      	adds	r3, #2
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c02:	4b3b      	ldr	r3, [pc, #236]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d003      	beq.n	8002c26 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002c1e:	69ba      	ldr	r2, [r7, #24]
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c26:	4a32      	ldr	r2, [pc, #200]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c2c:	4b30      	ldr	r3, [pc, #192]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	43db      	mvns	r3, r3
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d003      	beq.n	8002c50 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c50:	4a27      	ldr	r2, [pc, #156]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c56:	4b26      	ldr	r3, [pc, #152]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	43db      	mvns	r3, r3
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	4013      	ands	r3, r2
 8002c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c7a:	4a1d      	ldr	r2, [pc, #116]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c80:	4b1b      	ldr	r3, [pc, #108]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d003      	beq.n	8002ca4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ca4:	4a12      	ldr	r2, [pc, #72]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	3301      	adds	r3, #1
 8002cae:	61fb      	str	r3, [r7, #28]
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	2b0f      	cmp	r3, #15
 8002cb4:	f67f ae90 	bls.w	80029d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cb8:	bf00      	nop
 8002cba:	bf00      	nop
 8002cbc:	3724      	adds	r7, #36	; 0x24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	40023800 	.word	0x40023800
 8002ccc:	40013800 	.word	0x40013800
 8002cd0:	40020000 	.word	0x40020000
 8002cd4:	40020400 	.word	0x40020400
 8002cd8:	40020800 	.word	0x40020800
 8002cdc:	40020c00 	.word	0x40020c00
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	40021400 	.word	0x40021400
 8002ce8:	40021800 	.word	0x40021800
 8002cec:	40021c00 	.word	0x40021c00
 8002cf0:	40013c00 	.word	0x40013c00

08002cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	807b      	strh	r3, [r7, #2]
 8002d00:	4613      	mov	r3, r2
 8002d02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d04:	787b      	ldrb	r3, [r7, #1]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d0a:	887a      	ldrh	r2, [r7, #2]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d10:	e003      	b.n	8002d1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d12:	887b      	ldrh	r3, [r7, #2]
 8002d14:	041a      	lsls	r2, r3, #16
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	619a      	str	r2, [r3, #24]
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr

08002d26 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b085      	sub	sp, #20
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d38:	887a      	ldrh	r2, [r7, #2]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	041a      	lsls	r2, r3, #16
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	43d9      	mvns	r1, r3
 8002d44:	887b      	ldrh	r3, [r7, #2]
 8002d46:	400b      	ands	r3, r1
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	619a      	str	r2, [r3, #24]
}
 8002d4e:	bf00      	nop
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
	...

08002d5c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d66:	4b08      	ldr	r3, [pc, #32]	; (8002d88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d68:	695a      	ldr	r2, [r3, #20]
 8002d6a:	88fb      	ldrh	r3, [r7, #6]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d006      	beq.n	8002d80 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d72:	4a05      	ldr	r2, [pc, #20]	; (8002d88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d74:	88fb      	ldrh	r3, [r7, #6]
 8002d76:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7fd fc28 	bl	80005d0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d80:	bf00      	nop
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40013c00 	.word	0x40013c00

08002d8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e12b      	b.n	8002ff6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d106      	bne.n	8002db8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f7ff f840 	bl	8001e38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2224      	movs	r2, #36	; 0x24
 8002dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0201 	bic.w	r2, r2, #1
 8002dce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dde:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002df0:	f000 fda8 	bl	8003944 <HAL_RCC_GetPCLK1Freq>
 8002df4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	4a81      	ldr	r2, [pc, #516]	; (8003000 <HAL_I2C_Init+0x274>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d807      	bhi.n	8002e10 <HAL_I2C_Init+0x84>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	4a80      	ldr	r2, [pc, #512]	; (8003004 <HAL_I2C_Init+0x278>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	bf94      	ite	ls
 8002e08:	2301      	movls	r3, #1
 8002e0a:	2300      	movhi	r3, #0
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	e006      	b.n	8002e1e <HAL_I2C_Init+0x92>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4a7d      	ldr	r2, [pc, #500]	; (8003008 <HAL_I2C_Init+0x27c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	bf94      	ite	ls
 8002e18:	2301      	movls	r3, #1
 8002e1a:	2300      	movhi	r3, #0
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e0e7      	b.n	8002ff6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	4a78      	ldr	r2, [pc, #480]	; (800300c <HAL_I2C_Init+0x280>)
 8002e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2e:	0c9b      	lsrs	r3, r3, #18
 8002e30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68ba      	ldr	r2, [r7, #8]
 8002e42:	430a      	orrs	r2, r1
 8002e44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	4a6a      	ldr	r2, [pc, #424]	; (8003000 <HAL_I2C_Init+0x274>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d802      	bhi.n	8002e60 <HAL_I2C_Init+0xd4>
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	e009      	b.n	8002e74 <HAL_I2C_Init+0xe8>
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e66:	fb02 f303 	mul.w	r3, r2, r3
 8002e6a:	4a69      	ldr	r2, [pc, #420]	; (8003010 <HAL_I2C_Init+0x284>)
 8002e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e70:	099b      	lsrs	r3, r3, #6
 8002e72:	3301      	adds	r3, #1
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	6812      	ldr	r2, [r2, #0]
 8002e78:	430b      	orrs	r3, r1
 8002e7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e86:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	495c      	ldr	r1, [pc, #368]	; (8003000 <HAL_I2C_Init+0x274>)
 8002e90:	428b      	cmp	r3, r1
 8002e92:	d819      	bhi.n	8002ec8 <HAL_I2C_Init+0x13c>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	1e59      	subs	r1, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ea2:	1c59      	adds	r1, r3, #1
 8002ea4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002ea8:	400b      	ands	r3, r1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00a      	beq.n	8002ec4 <HAL_I2C_Init+0x138>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	1e59      	subs	r1, r3, #1
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ec2:	e051      	b.n	8002f68 <HAL_I2C_Init+0x1dc>
 8002ec4:	2304      	movs	r3, #4
 8002ec6:	e04f      	b.n	8002f68 <HAL_I2C_Init+0x1dc>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d111      	bne.n	8002ef4 <HAL_I2C_Init+0x168>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	1e58      	subs	r0, r3, #1
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6859      	ldr	r1, [r3, #4]
 8002ed8:	460b      	mov	r3, r1
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	440b      	add	r3, r1
 8002ede:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	bf0c      	ite	eq
 8002eec:	2301      	moveq	r3, #1
 8002eee:	2300      	movne	r3, #0
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	e012      	b.n	8002f1a <HAL_I2C_Init+0x18e>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	1e58      	subs	r0, r3, #1
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6859      	ldr	r1, [r3, #4]
 8002efc:	460b      	mov	r3, r1
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	440b      	add	r3, r1
 8002f02:	0099      	lsls	r1, r3, #2
 8002f04:	440b      	add	r3, r1
 8002f06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	bf0c      	ite	eq
 8002f14:	2301      	moveq	r3, #1
 8002f16:	2300      	movne	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <HAL_I2C_Init+0x196>
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e022      	b.n	8002f68 <HAL_I2C_Init+0x1dc>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10e      	bne.n	8002f48 <HAL_I2C_Init+0x1bc>
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	1e58      	subs	r0, r3, #1
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6859      	ldr	r1, [r3, #4]
 8002f32:	460b      	mov	r3, r1
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	440b      	add	r3, r1
 8002f38:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f46:	e00f      	b.n	8002f68 <HAL_I2C_Init+0x1dc>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	1e58      	subs	r0, r3, #1
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6859      	ldr	r1, [r3, #4]
 8002f50:	460b      	mov	r3, r1
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	440b      	add	r3, r1
 8002f56:	0099      	lsls	r1, r3, #2
 8002f58:	440b      	add	r3, r1
 8002f5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f5e:	3301      	adds	r3, #1
 8002f60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f64:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f68:	6879      	ldr	r1, [r7, #4]
 8002f6a:	6809      	ldr	r1, [r1, #0]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	69da      	ldr	r2, [r3, #28]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a1b      	ldr	r3, [r3, #32]
 8002f82:	431a      	orrs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f96:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	6911      	ldr	r1, [r2, #16]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	68d2      	ldr	r2, [r2, #12]
 8002fa2:	4311      	orrs	r1, r2
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	6812      	ldr	r2, [r2, #0]
 8002fa8:	430b      	orrs	r3, r1
 8002faa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	695a      	ldr	r2, [r3, #20]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	431a      	orrs	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 0201 	orr.w	r2, r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	000186a0 	.word	0x000186a0
 8003004:	001e847f 	.word	0x001e847f
 8003008:	003d08ff 	.word	0x003d08ff
 800300c:	431bde83 	.word	0x431bde83
 8003010:	10624dd3 	.word	0x10624dd3

08003014 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800301a:	4b06      	ldr	r3, [pc, #24]	; (8003034 <HAL_PWR_EnableBkUpAccess+0x20>)
 800301c:	2201      	movs	r2, #1
 800301e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003020:	4b05      	ldr	r3, [pc, #20]	; (8003038 <HAL_PWR_EnableBkUpAccess+0x24>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003026:	687b      	ldr	r3, [r7, #4]
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	420e0020 	.word	0x420e0020
 8003038:	40007000 	.word	0x40007000

0800303c <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8003042:	4b06      	ldr	r3, [pc, #24]	; (800305c <HAL_PWR_DisableBkUpAccess+0x20>)
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003048:	4b05      	ldr	r3, [pc, #20]	; (8003060 <HAL_PWR_DisableBkUpAccess+0x24>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800304e:	687b      	ldr	r3, [r7, #4]
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	420e0020 	.word	0x420e0020
 8003060:	40007000 	.word	0x40007000

08003064 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e267      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d075      	beq.n	800316e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003082:	4b88      	ldr	r3, [pc, #544]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 030c 	and.w	r3, r3, #12
 800308a:	2b04      	cmp	r3, #4
 800308c:	d00c      	beq.n	80030a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800308e:	4b85      	ldr	r3, [pc, #532]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003096:	2b08      	cmp	r3, #8
 8003098:	d112      	bne.n	80030c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800309a:	4b82      	ldr	r3, [pc, #520]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030a6:	d10b      	bne.n	80030c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030a8:	4b7e      	ldr	r3, [pc, #504]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d05b      	beq.n	800316c <HAL_RCC_OscConfig+0x108>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d157      	bne.n	800316c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e242      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030c8:	d106      	bne.n	80030d8 <HAL_RCC_OscConfig+0x74>
 80030ca:	4b76      	ldr	r3, [pc, #472]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a75      	ldr	r2, [pc, #468]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030d4:	6013      	str	r3, [r2, #0]
 80030d6:	e01d      	b.n	8003114 <HAL_RCC_OscConfig+0xb0>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030e0:	d10c      	bne.n	80030fc <HAL_RCC_OscConfig+0x98>
 80030e2:	4b70      	ldr	r3, [pc, #448]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a6f      	ldr	r2, [pc, #444]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030ec:	6013      	str	r3, [r2, #0]
 80030ee:	4b6d      	ldr	r3, [pc, #436]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a6c      	ldr	r2, [pc, #432]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	e00b      	b.n	8003114 <HAL_RCC_OscConfig+0xb0>
 80030fc:	4b69      	ldr	r3, [pc, #420]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a68      	ldr	r2, [pc, #416]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003102:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003106:	6013      	str	r3, [r2, #0]
 8003108:	4b66      	ldr	r3, [pc, #408]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a65      	ldr	r2, [pc, #404]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 800310e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003112:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d013      	beq.n	8003144 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800311c:	f7ff fa7a 	bl	8002614 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003124:	f7ff fa76 	bl	8002614 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b64      	cmp	r3, #100	; 0x64
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e207      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003136:	4b5b      	ldr	r3, [pc, #364]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCC_OscConfig+0xc0>
 8003142:	e014      	b.n	800316e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003144:	f7ff fa66 	bl	8002614 <HAL_GetTick>
 8003148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800314a:	e008      	b.n	800315e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800314c:	f7ff fa62 	bl	8002614 <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b64      	cmp	r3, #100	; 0x64
 8003158:	d901      	bls.n	800315e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e1f3      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800315e:	4b51      	ldr	r3, [pc, #324]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1f0      	bne.n	800314c <HAL_RCC_OscConfig+0xe8>
 800316a:	e000      	b.n	800316e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800316c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d063      	beq.n	8003242 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800317a:	4b4a      	ldr	r3, [pc, #296]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 030c 	and.w	r3, r3, #12
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00b      	beq.n	800319e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003186:	4b47      	ldr	r3, [pc, #284]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800318e:	2b08      	cmp	r3, #8
 8003190:	d11c      	bne.n	80031cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003192:	4b44      	ldr	r3, [pc, #272]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d116      	bne.n	80031cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800319e:	4b41      	ldr	r3, [pc, #260]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d005      	beq.n	80031b6 <HAL_RCC_OscConfig+0x152>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d001      	beq.n	80031b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e1c7      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031b6:	4b3b      	ldr	r3, [pc, #236]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	4937      	ldr	r1, [pc, #220]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ca:	e03a      	b.n	8003242 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d020      	beq.n	8003216 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031d4:	4b34      	ldr	r3, [pc, #208]	; (80032a8 <HAL_RCC_OscConfig+0x244>)
 80031d6:	2201      	movs	r2, #1
 80031d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031da:	f7ff fa1b 	bl	8002614 <HAL_GetTick>
 80031de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031e2:	f7ff fa17 	bl	8002614 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e1a8      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031f4:	4b2b      	ldr	r3, [pc, #172]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0f0      	beq.n	80031e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003200:	4b28      	ldr	r3, [pc, #160]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	00db      	lsls	r3, r3, #3
 800320e:	4925      	ldr	r1, [pc, #148]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003210:	4313      	orrs	r3, r2
 8003212:	600b      	str	r3, [r1, #0]
 8003214:	e015      	b.n	8003242 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003216:	4b24      	ldr	r3, [pc, #144]	; (80032a8 <HAL_RCC_OscConfig+0x244>)
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321c:	f7ff f9fa 	bl	8002614 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003224:	f7ff f9f6 	bl	8002614 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e187      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003236:	4b1b      	ldr	r3, [pc, #108]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b00      	cmp	r3, #0
 800324c:	d036      	beq.n	80032bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d016      	beq.n	8003284 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003256:	4b15      	ldr	r3, [pc, #84]	; (80032ac <HAL_RCC_OscConfig+0x248>)
 8003258:	2201      	movs	r2, #1
 800325a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325c:	f7ff f9da 	bl	8002614 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003264:	f7ff f9d6 	bl	8002614 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e167      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003276:	4b0b      	ldr	r3, [pc, #44]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0f0      	beq.n	8003264 <HAL_RCC_OscConfig+0x200>
 8003282:	e01b      	b.n	80032bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003284:	4b09      	ldr	r3, [pc, #36]	; (80032ac <HAL_RCC_OscConfig+0x248>)
 8003286:	2200      	movs	r2, #0
 8003288:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800328a:	f7ff f9c3 	bl	8002614 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003290:	e00e      	b.n	80032b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003292:	f7ff f9bf 	bl	8002614 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d907      	bls.n	80032b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e150      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
 80032a4:	40023800 	.word	0x40023800
 80032a8:	42470000 	.word	0x42470000
 80032ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032b0:	4b88      	ldr	r3, [pc, #544]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80032b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d1ea      	bne.n	8003292 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0304 	and.w	r3, r3, #4
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 8097 	beq.w	80033f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ca:	2300      	movs	r3, #0
 80032cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032ce:	4b81      	ldr	r3, [pc, #516]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d10f      	bne.n	80032fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032da:	2300      	movs	r3, #0
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	4b7d      	ldr	r3, [pc, #500]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80032e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e2:	4a7c      	ldr	r2, [pc, #496]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80032e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032e8:	6413      	str	r3, [r2, #64]	; 0x40
 80032ea:	4b7a      	ldr	r3, [pc, #488]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80032ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f2:	60bb      	str	r3, [r7, #8]
 80032f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032f6:	2301      	movs	r3, #1
 80032f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032fa:	4b77      	ldr	r3, [pc, #476]	; (80034d8 <HAL_RCC_OscConfig+0x474>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003302:	2b00      	cmp	r3, #0
 8003304:	d118      	bne.n	8003338 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003306:	4b74      	ldr	r3, [pc, #464]	; (80034d8 <HAL_RCC_OscConfig+0x474>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a73      	ldr	r2, [pc, #460]	; (80034d8 <HAL_RCC_OscConfig+0x474>)
 800330c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003310:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003312:	f7ff f97f 	bl	8002614 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800331a:	f7ff f97b 	bl	8002614 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e10c      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800332c:	4b6a      	ldr	r3, [pc, #424]	; (80034d8 <HAL_RCC_OscConfig+0x474>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0f0      	beq.n	800331a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d106      	bne.n	800334e <HAL_RCC_OscConfig+0x2ea>
 8003340:	4b64      	ldr	r3, [pc, #400]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003344:	4a63      	ldr	r2, [pc, #396]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003346:	f043 0301 	orr.w	r3, r3, #1
 800334a:	6713      	str	r3, [r2, #112]	; 0x70
 800334c:	e01c      	b.n	8003388 <HAL_RCC_OscConfig+0x324>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	2b05      	cmp	r3, #5
 8003354:	d10c      	bne.n	8003370 <HAL_RCC_OscConfig+0x30c>
 8003356:	4b5f      	ldr	r3, [pc, #380]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800335a:	4a5e      	ldr	r2, [pc, #376]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 800335c:	f043 0304 	orr.w	r3, r3, #4
 8003360:	6713      	str	r3, [r2, #112]	; 0x70
 8003362:	4b5c      	ldr	r3, [pc, #368]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003366:	4a5b      	ldr	r2, [pc, #364]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003368:	f043 0301 	orr.w	r3, r3, #1
 800336c:	6713      	str	r3, [r2, #112]	; 0x70
 800336e:	e00b      	b.n	8003388 <HAL_RCC_OscConfig+0x324>
 8003370:	4b58      	ldr	r3, [pc, #352]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003374:	4a57      	ldr	r2, [pc, #348]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003376:	f023 0301 	bic.w	r3, r3, #1
 800337a:	6713      	str	r3, [r2, #112]	; 0x70
 800337c:	4b55      	ldr	r3, [pc, #340]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 800337e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003380:	4a54      	ldr	r2, [pc, #336]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003382:	f023 0304 	bic.w	r3, r3, #4
 8003386:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d015      	beq.n	80033bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003390:	f7ff f940 	bl	8002614 <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003396:	e00a      	b.n	80033ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003398:	f7ff f93c 	bl	8002614 <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e0cb      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ae:	4b49      	ldr	r3, [pc, #292]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80033b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d0ee      	beq.n	8003398 <HAL_RCC_OscConfig+0x334>
 80033ba:	e014      	b.n	80033e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033bc:	f7ff f92a 	bl	8002614 <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033c2:	e00a      	b.n	80033da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033c4:	f7ff f926 	bl	8002614 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e0b5      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033da:	4b3e      	ldr	r3, [pc, #248]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80033dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1ee      	bne.n	80033c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033e6:	7dfb      	ldrb	r3, [r7, #23]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d105      	bne.n	80033f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033ec:	4b39      	ldr	r3, [pc, #228]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80033ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f0:	4a38      	ldr	r2, [pc, #224]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80033f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033f6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 80a1 	beq.w	8003544 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003402:	4b34      	ldr	r3, [pc, #208]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f003 030c 	and.w	r3, r3, #12
 800340a:	2b08      	cmp	r3, #8
 800340c:	d05c      	beq.n	80034c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	2b02      	cmp	r3, #2
 8003414:	d141      	bne.n	800349a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003416:	4b31      	ldr	r3, [pc, #196]	; (80034dc <HAL_RCC_OscConfig+0x478>)
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341c:	f7ff f8fa 	bl	8002614 <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003424:	f7ff f8f6 	bl	8002614 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e087      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003436:	4b27      	ldr	r3, [pc, #156]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1f0      	bne.n	8003424 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	69da      	ldr	r2, [r3, #28]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	431a      	orrs	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003450:	019b      	lsls	r3, r3, #6
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003458:	085b      	lsrs	r3, r3, #1
 800345a:	3b01      	subs	r3, #1
 800345c:	041b      	lsls	r3, r3, #16
 800345e:	431a      	orrs	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003464:	061b      	lsls	r3, r3, #24
 8003466:	491b      	ldr	r1, [pc, #108]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003468:	4313      	orrs	r3, r2
 800346a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800346c:	4b1b      	ldr	r3, [pc, #108]	; (80034dc <HAL_RCC_OscConfig+0x478>)
 800346e:	2201      	movs	r2, #1
 8003470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003472:	f7ff f8cf 	bl	8002614 <HAL_GetTick>
 8003476:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003478:	e008      	b.n	800348c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800347a:	f7ff f8cb 	bl	8002614 <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e05c      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800348c:	4b11      	ldr	r3, [pc, #68]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d0f0      	beq.n	800347a <HAL_RCC_OscConfig+0x416>
 8003498:	e054      	b.n	8003544 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800349a:	4b10      	ldr	r3, [pc, #64]	; (80034dc <HAL_RCC_OscConfig+0x478>)
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a0:	f7ff f8b8 	bl	8002614 <HAL_GetTick>
 80034a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034a8:	f7ff f8b4 	bl	8002614 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e045      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ba:	4b06      	ldr	r3, [pc, #24]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1f0      	bne.n	80034a8 <HAL_RCC_OscConfig+0x444>
 80034c6:	e03d      	b.n	8003544 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d107      	bne.n	80034e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e038      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
 80034d4:	40023800 	.word	0x40023800
 80034d8:	40007000 	.word	0x40007000
 80034dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034e0:	4b1b      	ldr	r3, [pc, #108]	; (8003550 <HAL_RCC_OscConfig+0x4ec>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d028      	beq.n	8003540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d121      	bne.n	8003540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003506:	429a      	cmp	r2, r3
 8003508:	d11a      	bne.n	8003540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003510:	4013      	ands	r3, r2
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003516:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003518:	4293      	cmp	r3, r2
 800351a:	d111      	bne.n	8003540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003526:	085b      	lsrs	r3, r3, #1
 8003528:	3b01      	subs	r3, #1
 800352a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800352c:	429a      	cmp	r2, r3
 800352e:	d107      	bne.n	8003540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800353c:	429a      	cmp	r2, r3
 800353e:	d001      	beq.n	8003544 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e000      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40023800 	.word	0x40023800

08003554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d101      	bne.n	8003568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e0cc      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003568:	4b68      	ldr	r3, [pc, #416]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0307 	and.w	r3, r3, #7
 8003570:	683a      	ldr	r2, [r7, #0]
 8003572:	429a      	cmp	r2, r3
 8003574:	d90c      	bls.n	8003590 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003576:	4b65      	ldr	r3, [pc, #404]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	b2d2      	uxtb	r2, r2
 800357c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800357e:	4b63      	ldr	r3, [pc, #396]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0307 	and.w	r3, r3, #7
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	429a      	cmp	r2, r3
 800358a:	d001      	beq.n	8003590 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e0b8      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0302 	and.w	r3, r3, #2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d020      	beq.n	80035de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0304 	and.w	r3, r3, #4
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d005      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035a8:	4b59      	ldr	r3, [pc, #356]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	4a58      	ldr	r2, [pc, #352]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80035b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0308 	and.w	r3, r3, #8
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d005      	beq.n	80035cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035c0:	4b53      	ldr	r3, [pc, #332]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	4a52      	ldr	r2, [pc, #328]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035cc:	4b50      	ldr	r3, [pc, #320]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	494d      	ldr	r1, [pc, #308]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0301 	and.w	r3, r3, #1
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d044      	beq.n	8003674 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d107      	bne.n	8003602 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035f2:	4b47      	ldr	r3, [pc, #284]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d119      	bne.n	8003632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e07f      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2b02      	cmp	r3, #2
 8003608:	d003      	beq.n	8003612 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800360e:	2b03      	cmp	r3, #3
 8003610:	d107      	bne.n	8003622 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003612:	4b3f      	ldr	r3, [pc, #252]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d109      	bne.n	8003632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e06f      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003622:	4b3b      	ldr	r3, [pc, #236]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e067      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003632:	4b37      	ldr	r3, [pc, #220]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f023 0203 	bic.w	r2, r3, #3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	4934      	ldr	r1, [pc, #208]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 8003640:	4313      	orrs	r3, r2
 8003642:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003644:	f7fe ffe6 	bl	8002614 <HAL_GetTick>
 8003648:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800364a:	e00a      	b.n	8003662 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800364c:	f7fe ffe2 	bl	8002614 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	f241 3288 	movw	r2, #5000	; 0x1388
 800365a:	4293      	cmp	r3, r2
 800365c:	d901      	bls.n	8003662 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e04f      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003662:	4b2b      	ldr	r3, [pc, #172]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 020c 	and.w	r2, r3, #12
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	429a      	cmp	r2, r3
 8003672:	d1eb      	bne.n	800364c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003674:	4b25      	ldr	r3, [pc, #148]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0307 	and.w	r3, r3, #7
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	429a      	cmp	r2, r3
 8003680:	d20c      	bcs.n	800369c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003682:	4b22      	ldr	r3, [pc, #136]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 8003684:	683a      	ldr	r2, [r7, #0]
 8003686:	b2d2      	uxtb	r2, r2
 8003688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800368a:	4b20      	ldr	r3, [pc, #128]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0307 	and.w	r3, r3, #7
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	429a      	cmp	r2, r3
 8003696:	d001      	beq.n	800369c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e032      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d008      	beq.n	80036ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036a8:	4b19      	ldr	r3, [pc, #100]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	4916      	ldr	r1, [pc, #88]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d009      	beq.n	80036da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036c6:	4b12      	ldr	r3, [pc, #72]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	490e      	ldr	r1, [pc, #56]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80036da:	f000 f821 	bl	8003720 <HAL_RCC_GetSysClockFreq>
 80036de:	4602      	mov	r2, r0
 80036e0:	4b0b      	ldr	r3, [pc, #44]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	091b      	lsrs	r3, r3, #4
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	490a      	ldr	r1, [pc, #40]	; (8003714 <HAL_RCC_ClockConfig+0x1c0>)
 80036ec:	5ccb      	ldrb	r3, [r1, r3]
 80036ee:	fa22 f303 	lsr.w	r3, r2, r3
 80036f2:	4a09      	ldr	r2, [pc, #36]	; (8003718 <HAL_RCC_ClockConfig+0x1c4>)
 80036f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80036f6:	4b09      	ldr	r3, [pc, #36]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fe ff46 	bl	800258c <HAL_InitTick>

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	40023c00 	.word	0x40023c00
 8003710:	40023800 	.word	0x40023800
 8003714:	08007148 	.word	0x08007148
 8003718:	20000008 	.word	0x20000008
 800371c:	2000000c 	.word	0x2000000c

08003720 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003724:	b094      	sub	sp, #80	; 0x50
 8003726:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003728:	2300      	movs	r3, #0
 800372a:	647b      	str	r3, [r7, #68]	; 0x44
 800372c:	2300      	movs	r3, #0
 800372e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003730:	2300      	movs	r3, #0
 8003732:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003734:	2300      	movs	r3, #0
 8003736:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003738:	4b79      	ldr	r3, [pc, #484]	; (8003920 <HAL_RCC_GetSysClockFreq+0x200>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 030c 	and.w	r3, r3, #12
 8003740:	2b08      	cmp	r3, #8
 8003742:	d00d      	beq.n	8003760 <HAL_RCC_GetSysClockFreq+0x40>
 8003744:	2b08      	cmp	r3, #8
 8003746:	f200 80e1 	bhi.w	800390c <HAL_RCC_GetSysClockFreq+0x1ec>
 800374a:	2b00      	cmp	r3, #0
 800374c:	d002      	beq.n	8003754 <HAL_RCC_GetSysClockFreq+0x34>
 800374e:	2b04      	cmp	r3, #4
 8003750:	d003      	beq.n	800375a <HAL_RCC_GetSysClockFreq+0x3a>
 8003752:	e0db      	b.n	800390c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003754:	4b73      	ldr	r3, [pc, #460]	; (8003924 <HAL_RCC_GetSysClockFreq+0x204>)
 8003756:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003758:	e0db      	b.n	8003912 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800375a:	4b73      	ldr	r3, [pc, #460]	; (8003928 <HAL_RCC_GetSysClockFreq+0x208>)
 800375c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800375e:	e0d8      	b.n	8003912 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003760:	4b6f      	ldr	r3, [pc, #444]	; (8003920 <HAL_RCC_GetSysClockFreq+0x200>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003768:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800376a:	4b6d      	ldr	r3, [pc, #436]	; (8003920 <HAL_RCC_GetSysClockFreq+0x200>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d063      	beq.n	800383e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003776:	4b6a      	ldr	r3, [pc, #424]	; (8003920 <HAL_RCC_GetSysClockFreq+0x200>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	099b      	lsrs	r3, r3, #6
 800377c:	2200      	movs	r2, #0
 800377e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003780:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003788:	633b      	str	r3, [r7, #48]	; 0x30
 800378a:	2300      	movs	r3, #0
 800378c:	637b      	str	r3, [r7, #52]	; 0x34
 800378e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003792:	4622      	mov	r2, r4
 8003794:	462b      	mov	r3, r5
 8003796:	f04f 0000 	mov.w	r0, #0
 800379a:	f04f 0100 	mov.w	r1, #0
 800379e:	0159      	lsls	r1, r3, #5
 80037a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037a4:	0150      	lsls	r0, r2, #5
 80037a6:	4602      	mov	r2, r0
 80037a8:	460b      	mov	r3, r1
 80037aa:	4621      	mov	r1, r4
 80037ac:	1a51      	subs	r1, r2, r1
 80037ae:	6139      	str	r1, [r7, #16]
 80037b0:	4629      	mov	r1, r5
 80037b2:	eb63 0301 	sbc.w	r3, r3, r1
 80037b6:	617b      	str	r3, [r7, #20]
 80037b8:	f04f 0200 	mov.w	r2, #0
 80037bc:	f04f 0300 	mov.w	r3, #0
 80037c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037c4:	4659      	mov	r1, fp
 80037c6:	018b      	lsls	r3, r1, #6
 80037c8:	4651      	mov	r1, sl
 80037ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037ce:	4651      	mov	r1, sl
 80037d0:	018a      	lsls	r2, r1, #6
 80037d2:	4651      	mov	r1, sl
 80037d4:	ebb2 0801 	subs.w	r8, r2, r1
 80037d8:	4659      	mov	r1, fp
 80037da:	eb63 0901 	sbc.w	r9, r3, r1
 80037de:	f04f 0200 	mov.w	r2, #0
 80037e2:	f04f 0300 	mov.w	r3, #0
 80037e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037f2:	4690      	mov	r8, r2
 80037f4:	4699      	mov	r9, r3
 80037f6:	4623      	mov	r3, r4
 80037f8:	eb18 0303 	adds.w	r3, r8, r3
 80037fc:	60bb      	str	r3, [r7, #8]
 80037fe:	462b      	mov	r3, r5
 8003800:	eb49 0303 	adc.w	r3, r9, r3
 8003804:	60fb      	str	r3, [r7, #12]
 8003806:	f04f 0200 	mov.w	r2, #0
 800380a:	f04f 0300 	mov.w	r3, #0
 800380e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003812:	4629      	mov	r1, r5
 8003814:	024b      	lsls	r3, r1, #9
 8003816:	4621      	mov	r1, r4
 8003818:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800381c:	4621      	mov	r1, r4
 800381e:	024a      	lsls	r2, r1, #9
 8003820:	4610      	mov	r0, r2
 8003822:	4619      	mov	r1, r3
 8003824:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003826:	2200      	movs	r2, #0
 8003828:	62bb      	str	r3, [r7, #40]	; 0x28
 800382a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800382c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003830:	f7fc fd1e 	bl	8000270 <__aeabi_uldivmod>
 8003834:	4602      	mov	r2, r0
 8003836:	460b      	mov	r3, r1
 8003838:	4613      	mov	r3, r2
 800383a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800383c:	e058      	b.n	80038f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800383e:	4b38      	ldr	r3, [pc, #224]	; (8003920 <HAL_RCC_GetSysClockFreq+0x200>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	099b      	lsrs	r3, r3, #6
 8003844:	2200      	movs	r2, #0
 8003846:	4618      	mov	r0, r3
 8003848:	4611      	mov	r1, r2
 800384a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800384e:	623b      	str	r3, [r7, #32]
 8003850:	2300      	movs	r3, #0
 8003852:	627b      	str	r3, [r7, #36]	; 0x24
 8003854:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003858:	4642      	mov	r2, r8
 800385a:	464b      	mov	r3, r9
 800385c:	f04f 0000 	mov.w	r0, #0
 8003860:	f04f 0100 	mov.w	r1, #0
 8003864:	0159      	lsls	r1, r3, #5
 8003866:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800386a:	0150      	lsls	r0, r2, #5
 800386c:	4602      	mov	r2, r0
 800386e:	460b      	mov	r3, r1
 8003870:	4641      	mov	r1, r8
 8003872:	ebb2 0a01 	subs.w	sl, r2, r1
 8003876:	4649      	mov	r1, r9
 8003878:	eb63 0b01 	sbc.w	fp, r3, r1
 800387c:	f04f 0200 	mov.w	r2, #0
 8003880:	f04f 0300 	mov.w	r3, #0
 8003884:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003888:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800388c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003890:	ebb2 040a 	subs.w	r4, r2, sl
 8003894:	eb63 050b 	sbc.w	r5, r3, fp
 8003898:	f04f 0200 	mov.w	r2, #0
 800389c:	f04f 0300 	mov.w	r3, #0
 80038a0:	00eb      	lsls	r3, r5, #3
 80038a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038a6:	00e2      	lsls	r2, r4, #3
 80038a8:	4614      	mov	r4, r2
 80038aa:	461d      	mov	r5, r3
 80038ac:	4643      	mov	r3, r8
 80038ae:	18e3      	adds	r3, r4, r3
 80038b0:	603b      	str	r3, [r7, #0]
 80038b2:	464b      	mov	r3, r9
 80038b4:	eb45 0303 	adc.w	r3, r5, r3
 80038b8:	607b      	str	r3, [r7, #4]
 80038ba:	f04f 0200 	mov.w	r2, #0
 80038be:	f04f 0300 	mov.w	r3, #0
 80038c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038c6:	4629      	mov	r1, r5
 80038c8:	028b      	lsls	r3, r1, #10
 80038ca:	4621      	mov	r1, r4
 80038cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038d0:	4621      	mov	r1, r4
 80038d2:	028a      	lsls	r2, r1, #10
 80038d4:	4610      	mov	r0, r2
 80038d6:	4619      	mov	r1, r3
 80038d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038da:	2200      	movs	r2, #0
 80038dc:	61bb      	str	r3, [r7, #24]
 80038de:	61fa      	str	r2, [r7, #28]
 80038e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038e4:	f7fc fcc4 	bl	8000270 <__aeabi_uldivmod>
 80038e8:	4602      	mov	r2, r0
 80038ea:	460b      	mov	r3, r1
 80038ec:	4613      	mov	r3, r2
 80038ee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038f0:	4b0b      	ldr	r3, [pc, #44]	; (8003920 <HAL_RCC_GetSysClockFreq+0x200>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	0c1b      	lsrs	r3, r3, #16
 80038f6:	f003 0303 	and.w	r3, r3, #3
 80038fa:	3301      	adds	r3, #1
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003900:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003902:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003904:	fbb2 f3f3 	udiv	r3, r2, r3
 8003908:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800390a:	e002      	b.n	8003912 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800390c:	4b05      	ldr	r3, [pc, #20]	; (8003924 <HAL_RCC_GetSysClockFreq+0x204>)
 800390e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003910:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003912:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003914:	4618      	mov	r0, r3
 8003916:	3750      	adds	r7, #80	; 0x50
 8003918:	46bd      	mov	sp, r7
 800391a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800391e:	bf00      	nop
 8003920:	40023800 	.word	0x40023800
 8003924:	00f42400 	.word	0x00f42400
 8003928:	007a1200 	.word	0x007a1200

0800392c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003930:	4b03      	ldr	r3, [pc, #12]	; (8003940 <HAL_RCC_GetHCLKFreq+0x14>)
 8003932:	681b      	ldr	r3, [r3, #0]
}
 8003934:	4618      	mov	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop
 8003940:	20000008 	.word	0x20000008

08003944 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003948:	f7ff fff0 	bl	800392c <HAL_RCC_GetHCLKFreq>
 800394c:	4602      	mov	r2, r0
 800394e:	4b05      	ldr	r3, [pc, #20]	; (8003964 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	0a9b      	lsrs	r3, r3, #10
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	4903      	ldr	r1, [pc, #12]	; (8003968 <HAL_RCC_GetPCLK1Freq+0x24>)
 800395a:	5ccb      	ldrb	r3, [r1, r3]
 800395c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003960:	4618      	mov	r0, r3
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40023800 	.word	0x40023800
 8003968:	08007158 	.word	0x08007158

0800396c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003970:	f7ff ffdc 	bl	800392c <HAL_RCC_GetHCLKFreq>
 8003974:	4602      	mov	r2, r0
 8003976:	4b05      	ldr	r3, [pc, #20]	; (800398c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	0b5b      	lsrs	r3, r3, #13
 800397c:	f003 0307 	and.w	r3, r3, #7
 8003980:	4903      	ldr	r1, [pc, #12]	; (8003990 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003982:	5ccb      	ldrb	r3, [r1, r3]
 8003984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003988:	4618      	mov	r0, r3
 800398a:	bd80      	pop	{r7, pc}
 800398c:	40023800 	.word	0x40023800
 8003990:	08007158 	.word	0x08007158

08003994 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e041      	b.n	8003a2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d106      	bne.n	80039c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7fe fa84 	bl	8001ec8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	3304      	adds	r3, #4
 80039d0:	4619      	mov	r1, r3
 80039d2:	4610      	mov	r0, r2
 80039d4:	f000 fd5c 	bl	8004490 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b082      	sub	sp, #8
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e041      	b.n	8003ac8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d106      	bne.n	8003a5e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 f839 	bl	8003ad0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2202      	movs	r2, #2
 8003a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	3304      	adds	r3, #4
 8003a6e:	4619      	mov	r1, r3
 8003a70:	4610      	mov	r0, r2
 8003a72:	f000 fd0d 	bl	8004490 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3708      	adds	r7, #8
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d109      	bne.n	8003b08 <HAL_TIM_PWM_Start+0x24>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	bf14      	ite	ne
 8003b00:	2301      	movne	r3, #1
 8003b02:	2300      	moveq	r3, #0
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	e022      	b.n	8003b4e <HAL_TIM_PWM_Start+0x6a>
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d109      	bne.n	8003b22 <HAL_TIM_PWM_Start+0x3e>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	bf14      	ite	ne
 8003b1a:	2301      	movne	r3, #1
 8003b1c:	2300      	moveq	r3, #0
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	e015      	b.n	8003b4e <HAL_TIM_PWM_Start+0x6a>
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	d109      	bne.n	8003b3c <HAL_TIM_PWM_Start+0x58>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	bf14      	ite	ne
 8003b34:	2301      	movne	r3, #1
 8003b36:	2300      	moveq	r3, #0
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	e008      	b.n	8003b4e <HAL_TIM_PWM_Start+0x6a>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	bf14      	ite	ne
 8003b48:	2301      	movne	r3, #1
 8003b4a:	2300      	moveq	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e07c      	b.n	8003c50 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d104      	bne.n	8003b66 <HAL_TIM_PWM_Start+0x82>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b64:	e013      	b.n	8003b8e <HAL_TIM_PWM_Start+0xaa>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d104      	bne.n	8003b76 <HAL_TIM_PWM_Start+0x92>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b74:	e00b      	b.n	8003b8e <HAL_TIM_PWM_Start+0xaa>
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d104      	bne.n	8003b86 <HAL_TIM_PWM_Start+0xa2>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b84:	e003      	b.n	8003b8e <HAL_TIM_PWM_Start+0xaa>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2202      	movs	r2, #2
 8003b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2201      	movs	r2, #1
 8003b94:	6839      	ldr	r1, [r7, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f000 ff64 	bl	8004a64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a2d      	ldr	r2, [pc, #180]	; (8003c58 <HAL_TIM_PWM_Start+0x174>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d004      	beq.n	8003bb0 <HAL_TIM_PWM_Start+0xcc>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a2c      	ldr	r2, [pc, #176]	; (8003c5c <HAL_TIM_PWM_Start+0x178>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d101      	bne.n	8003bb4 <HAL_TIM_PWM_Start+0xd0>
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e000      	b.n	8003bb6 <HAL_TIM_PWM_Start+0xd2>
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d007      	beq.n	8003bca <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bc8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a22      	ldr	r2, [pc, #136]	; (8003c58 <HAL_TIM_PWM_Start+0x174>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d022      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x136>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bdc:	d01d      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x136>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a1f      	ldr	r2, [pc, #124]	; (8003c60 <HAL_TIM_PWM_Start+0x17c>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d018      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x136>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a1d      	ldr	r2, [pc, #116]	; (8003c64 <HAL_TIM_PWM_Start+0x180>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d013      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x136>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a1c      	ldr	r2, [pc, #112]	; (8003c68 <HAL_TIM_PWM_Start+0x184>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d00e      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x136>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a16      	ldr	r2, [pc, #88]	; (8003c5c <HAL_TIM_PWM_Start+0x178>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d009      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x136>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a18      	ldr	r2, [pc, #96]	; (8003c6c <HAL_TIM_PWM_Start+0x188>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d004      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x136>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a16      	ldr	r2, [pc, #88]	; (8003c70 <HAL_TIM_PWM_Start+0x18c>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d111      	bne.n	8003c3e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2b06      	cmp	r3, #6
 8003c2a:	d010      	beq.n	8003c4e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f042 0201 	orr.w	r2, r2, #1
 8003c3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c3c:	e007      	b.n	8003c4e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f042 0201 	orr.w	r2, r2, #1
 8003c4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40010000 	.word	0x40010000
 8003c5c:	40010400 	.word	0x40010400
 8003c60:	40000400 	.word	0x40000400
 8003c64:	40000800 	.word	0x40000800
 8003c68:	40000c00 	.word	0x40000c00
 8003c6c:	40014000 	.word	0x40014000
 8003c70:	40001800 	.word	0x40001800

08003c74 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d101      	bne.n	8003c88 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e097      	b.n	8003db8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d106      	bne.n	8003ca2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f7fe f9b3 	bl	8002008 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cb8:	f023 0307 	bic.w	r3, r3, #7
 8003cbc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3304      	adds	r3, #4
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	4610      	mov	r0, r2
 8003cca:	f000 fbe1 	bl	8004490 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	6a1b      	ldr	r3, [r3, #32]
 8003ce4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cf6:	f023 0303 	bic.w	r3, r3, #3
 8003cfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	021b      	lsls	r3, r3, #8
 8003d06:	4313      	orrs	r3, r2
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003d14:	f023 030c 	bic.w	r3, r3, #12
 8003d18:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68da      	ldr	r2, [r3, #12]
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	021b      	lsls	r3, r3, #8
 8003d30:	4313      	orrs	r3, r2
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	691b      	ldr	r3, [r3, #16]
 8003d3c:	011a      	lsls	r2, r3, #4
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	031b      	lsls	r3, r3, #12
 8003d44:	4313      	orrs	r3, r2
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003d52:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003d5a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685a      	ldr	r2, [r3, #4]
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	695b      	ldr	r3, [r3, #20]
 8003d64:	011b      	lsls	r3, r3, #4
 8003d66:	4313      	orrs	r3, r2
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	693a      	ldr	r2, [r7, #16]
 8003d7c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dd0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003dd8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003de0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003de8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d110      	bne.n	8003e12 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d102      	bne.n	8003dfc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003df6:	7b7b      	ldrb	r3, [r7, #13]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d001      	beq.n	8003e00 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e089      	b.n	8003f14 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2202      	movs	r2, #2
 8003e04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e10:	e031      	b.n	8003e76 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	2b04      	cmp	r3, #4
 8003e16:	d110      	bne.n	8003e3a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e18:	7bbb      	ldrb	r3, [r7, #14]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d102      	bne.n	8003e24 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e1e:	7b3b      	ldrb	r3, [r7, #12]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d001      	beq.n	8003e28 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e075      	b.n	8003f14 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2202      	movs	r2, #2
 8003e34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e38:	e01d      	b.n	8003e76 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e3a:	7bfb      	ldrb	r3, [r7, #15]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d108      	bne.n	8003e52 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e40:	7bbb      	ldrb	r3, [r7, #14]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d105      	bne.n	8003e52 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e46:	7b7b      	ldrb	r3, [r7, #13]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d102      	bne.n	8003e52 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e4c:	7b3b      	ldrb	r3, [r7, #12]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d001      	beq.n	8003e56 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e05e      	b.n	8003f14 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2202      	movs	r2, #2
 8003e5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2202      	movs	r2, #2
 8003e62:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2202      	movs	r2, #2
 8003e6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2202      	movs	r2, #2
 8003e72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <HAL_TIM_Encoder_Start_IT+0xc4>
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	d010      	beq.n	8003ea4 <HAL_TIM_Encoder_Start_IT+0xe4>
 8003e82:	e01f      	b.n	8003ec4 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f000 fde9 	bl	8004a64 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68da      	ldr	r2, [r3, #12]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f042 0202 	orr.w	r2, r2, #2
 8003ea0:	60da      	str	r2, [r3, #12]
      break;
 8003ea2:	e02e      	b.n	8003f02 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	2104      	movs	r1, #4
 8003eac:	4618      	mov	r0, r3
 8003eae:	f000 fdd9 	bl	8004a64 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68da      	ldr	r2, [r3, #12]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f042 0204 	orr.w	r2, r2, #4
 8003ec0:	60da      	str	r2, [r3, #12]
      break;
 8003ec2:	e01e      	b.n	8003f02 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	2100      	movs	r1, #0
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 fdc9 	bl	8004a64 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	2104      	movs	r1, #4
 8003eda:	4618      	mov	r0, r3
 8003edc:	f000 fdc2 	bl	8004a64 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68da      	ldr	r2, [r3, #12]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f042 0202 	orr.w	r2, r2, #2
 8003eee:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68da      	ldr	r2, [r3, #12]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f042 0204 	orr.w	r2, r2, #4
 8003efe:	60da      	str	r2, [r3, #12]
      break;
 8003f00:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f042 0201 	orr.w	r2, r2, #1
 8003f10:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3710      	adds	r7, #16
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d122      	bne.n	8003f78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d11b      	bne.n	8003f78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f06f 0202 	mvn.w	r2, #2
 8003f48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f7fc fb08 	bl	8000574 <HAL_TIM_IC_CaptureCallback>
 8003f64:	e005      	b.n	8003f72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 fa73 	bl	8004452 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f000 fa7a 	bl	8004466 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	f003 0304 	and.w	r3, r3, #4
 8003f82:	2b04      	cmp	r3, #4
 8003f84:	d122      	bne.n	8003fcc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	2b04      	cmp	r3, #4
 8003f92:	d11b      	bne.n	8003fcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f06f 0204 	mvn.w	r2, #4
 8003f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7fc fade 	bl	8000574 <HAL_TIM_IC_CaptureCallback>
 8003fb8:	e005      	b.n	8003fc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 fa49 	bl	8004452 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 fa50 	bl	8004466 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b08      	cmp	r3, #8
 8003fd8:	d122      	bne.n	8004020 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f003 0308 	and.w	r3, r3, #8
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	d11b      	bne.n	8004020 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f06f 0208 	mvn.w	r2, #8
 8003ff0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2204      	movs	r2, #4
 8003ff6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	f003 0303 	and.w	r3, r3, #3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7fc fab4 	bl	8000574 <HAL_TIM_IC_CaptureCallback>
 800400c:	e005      	b.n	800401a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 fa1f 	bl	8004452 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 fa26 	bl	8004466 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	f003 0310 	and.w	r3, r3, #16
 800402a:	2b10      	cmp	r3, #16
 800402c:	d122      	bne.n	8004074 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f003 0310 	and.w	r3, r3, #16
 8004038:	2b10      	cmp	r3, #16
 800403a:	d11b      	bne.n	8004074 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f06f 0210 	mvn.w	r2, #16
 8004044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2208      	movs	r2, #8
 800404a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fc fa8a 	bl	8000574 <HAL_TIM_IC_CaptureCallback>
 8004060:	e005      	b.n	800406e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f9f5 	bl	8004452 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 f9fc 	bl	8004466 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b01      	cmp	r3, #1
 8004080:	d10e      	bne.n	80040a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	2b01      	cmp	r3, #1
 800408e:	d107      	bne.n	80040a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f06f 0201 	mvn.w	r2, #1
 8004098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 f9cf 	bl	800443e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040aa:	2b80      	cmp	r3, #128	; 0x80
 80040ac:	d10e      	bne.n	80040cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b8:	2b80      	cmp	r3, #128	; 0x80
 80040ba:	d107      	bne.n	80040cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 fdca 	bl	8004c60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d6:	2b40      	cmp	r3, #64	; 0x40
 80040d8:	d10e      	bne.n	80040f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e4:	2b40      	cmp	r3, #64	; 0x40
 80040e6:	d107      	bne.n	80040f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f9c1 	bl	800447a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	f003 0320 	and.w	r3, r3, #32
 8004102:	2b20      	cmp	r3, #32
 8004104:	d10e      	bne.n	8004124 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f003 0320 	and.w	r3, r3, #32
 8004110:	2b20      	cmp	r3, #32
 8004112:	d107      	bne.n	8004124 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f06f 0220 	mvn.w	r2, #32
 800411c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 fd94 	bl	8004c4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004124:	bf00      	nop
 8004126:	3708      	adds	r7, #8
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b086      	sub	sp, #24
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004138:	2300      	movs	r3, #0
 800413a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004142:	2b01      	cmp	r3, #1
 8004144:	d101      	bne.n	800414a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004146:	2302      	movs	r3, #2
 8004148:	e0ae      	b.n	80042a8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b0c      	cmp	r3, #12
 8004156:	f200 809f 	bhi.w	8004298 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800415a:	a201      	add	r2, pc, #4	; (adr r2, 8004160 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800415c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004160:	08004195 	.word	0x08004195
 8004164:	08004299 	.word	0x08004299
 8004168:	08004299 	.word	0x08004299
 800416c:	08004299 	.word	0x08004299
 8004170:	080041d5 	.word	0x080041d5
 8004174:	08004299 	.word	0x08004299
 8004178:	08004299 	.word	0x08004299
 800417c:	08004299 	.word	0x08004299
 8004180:	08004217 	.word	0x08004217
 8004184:	08004299 	.word	0x08004299
 8004188:	08004299 	.word	0x08004299
 800418c:	08004299 	.word	0x08004299
 8004190:	08004257 	.word	0x08004257
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68b9      	ldr	r1, [r7, #8]
 800419a:	4618      	mov	r0, r3
 800419c:	f000 fa18 	bl	80045d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	699a      	ldr	r2, [r3, #24]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f042 0208 	orr.w	r2, r2, #8
 80041ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	699a      	ldr	r2, [r3, #24]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 0204 	bic.w	r2, r2, #4
 80041be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	6999      	ldr	r1, [r3, #24]
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	691a      	ldr	r2, [r3, #16]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	619a      	str	r2, [r3, #24]
      break;
 80041d2:	e064      	b.n	800429e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68b9      	ldr	r1, [r7, #8]
 80041da:	4618      	mov	r0, r3
 80041dc:	f000 fa68 	bl	80046b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	699a      	ldr	r2, [r3, #24]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	699a      	ldr	r2, [r3, #24]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6999      	ldr	r1, [r3, #24]
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	021a      	lsls	r2, r3, #8
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	430a      	orrs	r2, r1
 8004212:	619a      	str	r2, [r3, #24]
      break;
 8004214:	e043      	b.n	800429e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68b9      	ldr	r1, [r7, #8]
 800421c:	4618      	mov	r0, r3
 800421e:	f000 fabd 	bl	800479c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	69da      	ldr	r2, [r3, #28]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f042 0208 	orr.w	r2, r2, #8
 8004230:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	69da      	ldr	r2, [r3, #28]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0204 	bic.w	r2, r2, #4
 8004240:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	69d9      	ldr	r1, [r3, #28]
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	691a      	ldr	r2, [r3, #16]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	430a      	orrs	r2, r1
 8004252:	61da      	str	r2, [r3, #28]
      break;
 8004254:	e023      	b.n	800429e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68b9      	ldr	r1, [r7, #8]
 800425c:	4618      	mov	r0, r3
 800425e:	f000 fb11 	bl	8004884 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	69da      	ldr	r2, [r3, #28]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004270:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	69da      	ldr	r2, [r3, #28]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004280:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	69d9      	ldr	r1, [r3, #28]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	691b      	ldr	r3, [r3, #16]
 800428c:	021a      	lsls	r2, r3, #8
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	61da      	str	r2, [r3, #28]
      break;
 8004296:	e002      	b.n	800429e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	75fb      	strb	r3, [r7, #23]
      break;
 800429c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80042a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3718      	adds	r7, #24
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042ba:	2300      	movs	r3, #0
 80042bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d101      	bne.n	80042cc <HAL_TIM_ConfigClockSource+0x1c>
 80042c8:	2302      	movs	r3, #2
 80042ca:	e0b4      	b.n	8004436 <HAL_TIM_ConfigClockSource+0x186>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2202      	movs	r2, #2
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004304:	d03e      	beq.n	8004384 <HAL_TIM_ConfigClockSource+0xd4>
 8004306:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800430a:	f200 8087 	bhi.w	800441c <HAL_TIM_ConfigClockSource+0x16c>
 800430e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004312:	f000 8086 	beq.w	8004422 <HAL_TIM_ConfigClockSource+0x172>
 8004316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800431a:	d87f      	bhi.n	800441c <HAL_TIM_ConfigClockSource+0x16c>
 800431c:	2b70      	cmp	r3, #112	; 0x70
 800431e:	d01a      	beq.n	8004356 <HAL_TIM_ConfigClockSource+0xa6>
 8004320:	2b70      	cmp	r3, #112	; 0x70
 8004322:	d87b      	bhi.n	800441c <HAL_TIM_ConfigClockSource+0x16c>
 8004324:	2b60      	cmp	r3, #96	; 0x60
 8004326:	d050      	beq.n	80043ca <HAL_TIM_ConfigClockSource+0x11a>
 8004328:	2b60      	cmp	r3, #96	; 0x60
 800432a:	d877      	bhi.n	800441c <HAL_TIM_ConfigClockSource+0x16c>
 800432c:	2b50      	cmp	r3, #80	; 0x50
 800432e:	d03c      	beq.n	80043aa <HAL_TIM_ConfigClockSource+0xfa>
 8004330:	2b50      	cmp	r3, #80	; 0x50
 8004332:	d873      	bhi.n	800441c <HAL_TIM_ConfigClockSource+0x16c>
 8004334:	2b40      	cmp	r3, #64	; 0x40
 8004336:	d058      	beq.n	80043ea <HAL_TIM_ConfigClockSource+0x13a>
 8004338:	2b40      	cmp	r3, #64	; 0x40
 800433a:	d86f      	bhi.n	800441c <HAL_TIM_ConfigClockSource+0x16c>
 800433c:	2b30      	cmp	r3, #48	; 0x30
 800433e:	d064      	beq.n	800440a <HAL_TIM_ConfigClockSource+0x15a>
 8004340:	2b30      	cmp	r3, #48	; 0x30
 8004342:	d86b      	bhi.n	800441c <HAL_TIM_ConfigClockSource+0x16c>
 8004344:	2b20      	cmp	r3, #32
 8004346:	d060      	beq.n	800440a <HAL_TIM_ConfigClockSource+0x15a>
 8004348:	2b20      	cmp	r3, #32
 800434a:	d867      	bhi.n	800441c <HAL_TIM_ConfigClockSource+0x16c>
 800434c:	2b00      	cmp	r3, #0
 800434e:	d05c      	beq.n	800440a <HAL_TIM_ConfigClockSource+0x15a>
 8004350:	2b10      	cmp	r3, #16
 8004352:	d05a      	beq.n	800440a <HAL_TIM_ConfigClockSource+0x15a>
 8004354:	e062      	b.n	800441c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6818      	ldr	r0, [r3, #0]
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	6899      	ldr	r1, [r3, #8]
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685a      	ldr	r2, [r3, #4]
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	f000 fb5d 	bl	8004a24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004378:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68ba      	ldr	r2, [r7, #8]
 8004380:	609a      	str	r2, [r3, #8]
      break;
 8004382:	e04f      	b.n	8004424 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6818      	ldr	r0, [r3, #0]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	6899      	ldr	r1, [r3, #8]
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f000 fb46 	bl	8004a24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043a6:	609a      	str	r2, [r3, #8]
      break;
 80043a8:	e03c      	b.n	8004424 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6818      	ldr	r0, [r3, #0]
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	6859      	ldr	r1, [r3, #4]
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	461a      	mov	r2, r3
 80043b8:	f000 faba 	bl	8004930 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2150      	movs	r1, #80	; 0x50
 80043c2:	4618      	mov	r0, r3
 80043c4:	f000 fb13 	bl	80049ee <TIM_ITRx_SetConfig>
      break;
 80043c8:	e02c      	b.n	8004424 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6818      	ldr	r0, [r3, #0]
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	6859      	ldr	r1, [r3, #4]
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	461a      	mov	r2, r3
 80043d8:	f000 fad9 	bl	800498e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2160      	movs	r1, #96	; 0x60
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 fb03 	bl	80049ee <TIM_ITRx_SetConfig>
      break;
 80043e8:	e01c      	b.n	8004424 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6818      	ldr	r0, [r3, #0]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	6859      	ldr	r1, [r3, #4]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	461a      	mov	r2, r3
 80043f8:	f000 fa9a 	bl	8004930 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2140      	movs	r1, #64	; 0x40
 8004402:	4618      	mov	r0, r3
 8004404:	f000 faf3 	bl	80049ee <TIM_ITRx_SetConfig>
      break;
 8004408:	e00c      	b.n	8004424 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4619      	mov	r1, r3
 8004414:	4610      	mov	r0, r2
 8004416:	f000 faea 	bl	80049ee <TIM_ITRx_SetConfig>
      break;
 800441a:	e003      	b.n	8004424 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	73fb      	strb	r3, [r7, #15]
      break;
 8004420:	e000      	b.n	8004424 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004422:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004434:	7bfb      	ldrb	r3, [r7, #15]
}
 8004436:	4618      	mov	r0, r3
 8004438:	3710      	adds	r7, #16
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800443e:	b480      	push	{r7}
 8004440:	b083      	sub	sp, #12
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004446:	bf00      	nop
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr

08004452 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004452:	b480      	push	{r7}
 8004454:	b083      	sub	sp, #12
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr

08004466 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004466:	b480      	push	{r7}
 8004468:	b083      	sub	sp, #12
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800446e:	bf00      	nop
 8004470:	370c      	adds	r7, #12
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr

0800447a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800447a:	b480      	push	{r7}
 800447c:	b083      	sub	sp, #12
 800447e:	af00      	add	r7, sp, #0
 8004480:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
	...

08004490 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004490:	b480      	push	{r7}
 8004492:	b085      	sub	sp, #20
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a40      	ldr	r2, [pc, #256]	; (80045a4 <TIM_Base_SetConfig+0x114>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d013      	beq.n	80044d0 <TIM_Base_SetConfig+0x40>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ae:	d00f      	beq.n	80044d0 <TIM_Base_SetConfig+0x40>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4a3d      	ldr	r2, [pc, #244]	; (80045a8 <TIM_Base_SetConfig+0x118>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d00b      	beq.n	80044d0 <TIM_Base_SetConfig+0x40>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a3c      	ldr	r2, [pc, #240]	; (80045ac <TIM_Base_SetConfig+0x11c>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d007      	beq.n	80044d0 <TIM_Base_SetConfig+0x40>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a3b      	ldr	r2, [pc, #236]	; (80045b0 <TIM_Base_SetConfig+0x120>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d003      	beq.n	80044d0 <TIM_Base_SetConfig+0x40>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a3a      	ldr	r2, [pc, #232]	; (80045b4 <TIM_Base_SetConfig+0x124>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d108      	bne.n	80044e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	4313      	orrs	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a2f      	ldr	r2, [pc, #188]	; (80045a4 <TIM_Base_SetConfig+0x114>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d02b      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044f0:	d027      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4a2c      	ldr	r2, [pc, #176]	; (80045a8 <TIM_Base_SetConfig+0x118>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d023      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4a2b      	ldr	r2, [pc, #172]	; (80045ac <TIM_Base_SetConfig+0x11c>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d01f      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a2a      	ldr	r2, [pc, #168]	; (80045b0 <TIM_Base_SetConfig+0x120>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d01b      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4a29      	ldr	r2, [pc, #164]	; (80045b4 <TIM_Base_SetConfig+0x124>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d017      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a28      	ldr	r2, [pc, #160]	; (80045b8 <TIM_Base_SetConfig+0x128>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d013      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	4a27      	ldr	r2, [pc, #156]	; (80045bc <TIM_Base_SetConfig+0x12c>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d00f      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	4a26      	ldr	r2, [pc, #152]	; (80045c0 <TIM_Base_SetConfig+0x130>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d00b      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	4a25      	ldr	r2, [pc, #148]	; (80045c4 <TIM_Base_SetConfig+0x134>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d007      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	4a24      	ldr	r2, [pc, #144]	; (80045c8 <TIM_Base_SetConfig+0x138>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d003      	beq.n	8004542 <TIM_Base_SetConfig+0xb2>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4a23      	ldr	r2, [pc, #140]	; (80045cc <TIM_Base_SetConfig+0x13c>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d108      	bne.n	8004554 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004548:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	4313      	orrs	r3, r2
 8004552:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	695b      	ldr	r3, [r3, #20]
 800455e:	4313      	orrs	r3, r2
 8004560:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	689a      	ldr	r2, [r3, #8]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4a0a      	ldr	r2, [pc, #40]	; (80045a4 <TIM_Base_SetConfig+0x114>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d003      	beq.n	8004588 <TIM_Base_SetConfig+0xf8>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4a0c      	ldr	r2, [pc, #48]	; (80045b4 <TIM_Base_SetConfig+0x124>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d103      	bne.n	8004590 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	691a      	ldr	r2, [r3, #16]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	615a      	str	r2, [r3, #20]
}
 8004596:	bf00      	nop
 8004598:	3714      	adds	r7, #20
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	40010000 	.word	0x40010000
 80045a8:	40000400 	.word	0x40000400
 80045ac:	40000800 	.word	0x40000800
 80045b0:	40000c00 	.word	0x40000c00
 80045b4:	40010400 	.word	0x40010400
 80045b8:	40014000 	.word	0x40014000
 80045bc:	40014400 	.word	0x40014400
 80045c0:	40014800 	.word	0x40014800
 80045c4:	40001800 	.word	0x40001800
 80045c8:	40001c00 	.word	0x40001c00
 80045cc:	40002000 	.word	0x40002000

080045d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b087      	sub	sp, #28
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	f023 0201 	bic.w	r2, r3, #1
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f023 0303 	bic.w	r3, r3, #3
 8004606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	4313      	orrs	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	f023 0302 	bic.w	r3, r3, #2
 8004618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	697a      	ldr	r2, [r7, #20]
 8004620:	4313      	orrs	r3, r2
 8004622:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a20      	ldr	r2, [pc, #128]	; (80046a8 <TIM_OC1_SetConfig+0xd8>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d003      	beq.n	8004634 <TIM_OC1_SetConfig+0x64>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a1f      	ldr	r2, [pc, #124]	; (80046ac <TIM_OC1_SetConfig+0xdc>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d10c      	bne.n	800464e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	f023 0308 	bic.w	r3, r3, #8
 800463a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	697a      	ldr	r2, [r7, #20]
 8004642:	4313      	orrs	r3, r2
 8004644:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	f023 0304 	bic.w	r3, r3, #4
 800464c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a15      	ldr	r2, [pc, #84]	; (80046a8 <TIM_OC1_SetConfig+0xd8>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d003      	beq.n	800465e <TIM_OC1_SetConfig+0x8e>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a14      	ldr	r2, [pc, #80]	; (80046ac <TIM_OC1_SetConfig+0xdc>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d111      	bne.n	8004682 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800466c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4313      	orrs	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	4313      	orrs	r3, r2
 8004680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	685a      	ldr	r2, [r3, #4]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	621a      	str	r2, [r3, #32]
}
 800469c:	bf00      	nop
 800469e:	371c      	adds	r7, #28
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	40010000 	.word	0x40010000
 80046ac:	40010400 	.word	0x40010400

080046b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b087      	sub	sp, #28
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	f023 0210 	bic.w	r2, r3, #16
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	021b      	lsls	r3, r3, #8
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	f023 0320 	bic.w	r3, r3, #32
 80046fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	011b      	lsls	r3, r3, #4
 8004702:	697a      	ldr	r2, [r7, #20]
 8004704:	4313      	orrs	r3, r2
 8004706:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a22      	ldr	r2, [pc, #136]	; (8004794 <TIM_OC2_SetConfig+0xe4>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d003      	beq.n	8004718 <TIM_OC2_SetConfig+0x68>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a21      	ldr	r2, [pc, #132]	; (8004798 <TIM_OC2_SetConfig+0xe8>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d10d      	bne.n	8004734 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800471e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	011b      	lsls	r3, r3, #4
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	4313      	orrs	r3, r2
 800472a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004732:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a17      	ldr	r2, [pc, #92]	; (8004794 <TIM_OC2_SetConfig+0xe4>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d003      	beq.n	8004744 <TIM_OC2_SetConfig+0x94>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a16      	ldr	r2, [pc, #88]	; (8004798 <TIM_OC2_SetConfig+0xe8>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d113      	bne.n	800476c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800474a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004752:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	693a      	ldr	r2, [r7, #16]
 800475c:	4313      	orrs	r3, r2
 800475e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	693a      	ldr	r2, [r7, #16]
 8004768:	4313      	orrs	r3, r2
 800476a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	685a      	ldr	r2, [r3, #4]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	621a      	str	r2, [r3, #32]
}
 8004786:	bf00      	nop
 8004788:	371c      	adds	r7, #28
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	40010000 	.word	0x40010000
 8004798:	40010400 	.word	0x40010400

0800479c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800479c:	b480      	push	{r7}
 800479e:	b087      	sub	sp, #28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a1b      	ldr	r3, [r3, #32]
 80047b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f023 0303 	bic.w	r3, r3, #3
 80047d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	4313      	orrs	r3, r2
 80047dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	021b      	lsls	r3, r3, #8
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a21      	ldr	r2, [pc, #132]	; (800487c <TIM_OC3_SetConfig+0xe0>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d003      	beq.n	8004802 <TIM_OC3_SetConfig+0x66>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a20      	ldr	r2, [pc, #128]	; (8004880 <TIM_OC3_SetConfig+0xe4>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d10d      	bne.n	800481e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004808:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	021b      	lsls	r3, r3, #8
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	4313      	orrs	r3, r2
 8004814:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800481c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a16      	ldr	r2, [pc, #88]	; (800487c <TIM_OC3_SetConfig+0xe0>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d003      	beq.n	800482e <TIM_OC3_SetConfig+0x92>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a15      	ldr	r2, [pc, #84]	; (8004880 <TIM_OC3_SetConfig+0xe4>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d113      	bne.n	8004856 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004834:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800483c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	011b      	lsls	r3, r3, #4
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	4313      	orrs	r3, r2
 8004848:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	699b      	ldr	r3, [r3, #24]
 800484e:	011b      	lsls	r3, r3, #4
 8004850:	693a      	ldr	r2, [r7, #16]
 8004852:	4313      	orrs	r3, r2
 8004854:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	621a      	str	r2, [r3, #32]
}
 8004870:	bf00      	nop
 8004872:	371c      	adds	r7, #28
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr
 800487c:	40010000 	.word	0x40010000
 8004880:	40010400 	.word	0x40010400

08004884 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004884:	b480      	push	{r7}
 8004886:	b087      	sub	sp, #28
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	021b      	lsls	r3, r3, #8
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	031b      	lsls	r3, r3, #12
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	4313      	orrs	r3, r2
 80048da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a12      	ldr	r2, [pc, #72]	; (8004928 <TIM_OC4_SetConfig+0xa4>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d003      	beq.n	80048ec <TIM_OC4_SetConfig+0x68>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a11      	ldr	r2, [pc, #68]	; (800492c <TIM_OC4_SetConfig+0xa8>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d109      	bne.n	8004900 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	019b      	lsls	r3, r3, #6
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	697a      	ldr	r2, [r7, #20]
 8004904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685a      	ldr	r2, [r3, #4]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	621a      	str	r2, [r3, #32]
}
 800491a:	bf00      	nop
 800491c:	371c      	adds	r7, #28
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	40010000 	.word	0x40010000
 800492c:	40010400 	.word	0x40010400

08004930 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004930:	b480      	push	{r7}
 8004932:	b087      	sub	sp, #28
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	f023 0201 	bic.w	r2, r3, #1
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800495a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	011b      	lsls	r3, r3, #4
 8004960:	693a      	ldr	r2, [r7, #16]
 8004962:	4313      	orrs	r3, r2
 8004964:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f023 030a 	bic.w	r3, r3, #10
 800496c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	621a      	str	r2, [r3, #32]
}
 8004982:	bf00      	nop
 8004984:	371c      	adds	r7, #28
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr

0800498e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800498e:	b480      	push	{r7}
 8004990:	b087      	sub	sp, #28
 8004992:	af00      	add	r7, sp, #0
 8004994:	60f8      	str	r0, [r7, #12]
 8004996:	60b9      	str	r1, [r7, #8]
 8004998:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6a1b      	ldr	r3, [r3, #32]
 800499e:	f023 0210 	bic.w	r2, r3, #16
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	699b      	ldr	r3, [r3, #24]
 80049aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6a1b      	ldr	r3, [r3, #32]
 80049b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	031b      	lsls	r3, r3, #12
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	697a      	ldr	r2, [r7, #20]
 80049da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	621a      	str	r2, [r3, #32]
}
 80049e2:	bf00      	nop
 80049e4:	371c      	adds	r7, #28
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr

080049ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b085      	sub	sp, #20
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
 80049f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	f043 0307 	orr.w	r3, r3, #7
 8004a10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	609a      	str	r2, [r3, #8]
}
 8004a18:	bf00      	nop
 8004a1a:	3714      	adds	r7, #20
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
 8004a30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	021a      	lsls	r2, r3, #8
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	431a      	orrs	r2, r3
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	697a      	ldr	r2, [r7, #20]
 8004a56:	609a      	str	r2, [r3, #8]
}
 8004a58:	bf00      	nop
 8004a5a:	371c      	adds	r7, #28
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b087      	sub	sp, #28
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	f003 031f 	and.w	r3, r3, #31
 8004a76:	2201      	movs	r2, #1
 8004a78:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a1a      	ldr	r2, [r3, #32]
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	43db      	mvns	r3, r3
 8004a86:	401a      	ands	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6a1a      	ldr	r2, [r3, #32]
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f003 031f 	and.w	r3, r3, #31
 8004a96:	6879      	ldr	r1, [r7, #4]
 8004a98:	fa01 f303 	lsl.w	r3, r1, r3
 8004a9c:	431a      	orrs	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	621a      	str	r2, [r3, #32]
}
 8004aa2:	bf00      	nop
 8004aa4:	371c      	adds	r7, #28
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
	...

08004ab0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d101      	bne.n	8004ac8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	e05a      	b.n	8004b7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a21      	ldr	r2, [pc, #132]	; (8004b8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d022      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b14:	d01d      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a1d      	ldr	r2, [pc, #116]	; (8004b90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d018      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a1b      	ldr	r2, [pc, #108]	; (8004b94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d013      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a1a      	ldr	r2, [pc, #104]	; (8004b98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d00e      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a18      	ldr	r2, [pc, #96]	; (8004b9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d009      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a17      	ldr	r2, [pc, #92]	; (8004ba0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d004      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a15      	ldr	r2, [pc, #84]	; (8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d10c      	bne.n	8004b6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3714      	adds	r7, #20
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
 8004b8a:	bf00      	nop
 8004b8c:	40010000 	.word	0x40010000
 8004b90:	40000400 	.word	0x40000400
 8004b94:	40000800 	.word	0x40000800
 8004b98:	40000c00 	.word	0x40000c00
 8004b9c:	40010400 	.word	0x40010400
 8004ba0:	40014000 	.word	0x40014000
 8004ba4:	40001800 	.word	0x40001800

08004ba8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d101      	bne.n	8004bc4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	e03d      	b.n	8004c40 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	695b      	ldr	r3, [r3, #20]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	69db      	ldr	r3, [r3, #28]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e03f      	b.n	8004d06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d106      	bne.n	8004ca0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f7fd fae2 	bl	8002264 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2224      	movs	r2, #36	; 0x24
 8004ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68da      	ldr	r2, [r3, #12]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 fd7b 	bl	80057b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	691a      	ldr	r2, [r3, #16]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ccc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	695a      	ldr	r2, [r3, #20]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004cdc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68da      	ldr	r2, [r3, #12]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3708      	adds	r7, #8
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b08a      	sub	sp, #40	; 0x28
 8004d12:	af02      	add	r7, sp, #8
 8004d14:	60f8      	str	r0, [r7, #12]
 8004d16:	60b9      	str	r1, [r7, #8]
 8004d18:	603b      	str	r3, [r7, #0]
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	2b20      	cmp	r3, #32
 8004d2c:	d17c      	bne.n	8004e28 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d002      	beq.n	8004d3a <HAL_UART_Transmit+0x2c>
 8004d34:	88fb      	ldrh	r3, [r7, #6]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e075      	b.n	8004e2a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d101      	bne.n	8004d4c <HAL_UART_Transmit+0x3e>
 8004d48:	2302      	movs	r3, #2
 8004d4a:	e06e      	b.n	8004e2a <HAL_UART_Transmit+0x11c>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2221      	movs	r2, #33	; 0x21
 8004d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d62:	f7fd fc57 	bl	8002614 <HAL_GetTick>
 8004d66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	88fa      	ldrh	r2, [r7, #6]
 8004d6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	88fa      	ldrh	r2, [r7, #6]
 8004d72:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d7c:	d108      	bne.n	8004d90 <HAL_UART_Transmit+0x82>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	691b      	ldr	r3, [r3, #16]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d104      	bne.n	8004d90 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004d86:	2300      	movs	r3, #0
 8004d88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	61bb      	str	r3, [r7, #24]
 8004d8e:	e003      	b.n	8004d98 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d94:	2300      	movs	r3, #0
 8004d96:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004da0:	e02a      	b.n	8004df8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	9300      	str	r3, [sp, #0]
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	2200      	movs	r2, #0
 8004daa:	2180      	movs	r1, #128	; 0x80
 8004dac:	68f8      	ldr	r0, [r7, #12]
 8004dae:	f000 faf9 	bl	80053a4 <UART_WaitOnFlagUntilTimeout>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d001      	beq.n	8004dbc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e036      	b.n	8004e2a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d10b      	bne.n	8004dda <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	881b      	ldrh	r3, [r3, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004dd0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	3302      	adds	r3, #2
 8004dd6:	61bb      	str	r3, [r7, #24]
 8004dd8:	e007      	b.n	8004dea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	781a      	ldrb	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	3301      	adds	r3, #1
 8004de8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	3b01      	subs	r3, #1
 8004df2:	b29a      	uxth	r2, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1cf      	bne.n	8004da2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	2140      	movs	r1, #64	; 0x40
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f000 fac9 	bl	80053a4 <UART_WaitOnFlagUntilTimeout>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d001      	beq.n	8004e1c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e006      	b.n	8004e2a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2220      	movs	r2, #32
 8004e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004e24:	2300      	movs	r3, #0
 8004e26:	e000      	b.n	8004e2a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004e28:	2302      	movs	r3, #2
  }
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3720      	adds	r7, #32
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
	...

08004e34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b0ba      	sub	sp, #232	; 0xe8
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004e60:	2300      	movs	r3, #0
 8004e62:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e6a:	f003 030f 	and.w	r3, r3, #15
 8004e6e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004e72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10f      	bne.n	8004e9a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e7e:	f003 0320 	and.w	r3, r3, #32
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d009      	beq.n	8004e9a <HAL_UART_IRQHandler+0x66>
 8004e86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e8a:	f003 0320 	and.w	r3, r3, #32
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d003      	beq.n	8004e9a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f000 fbd3 	bl	800563e <UART_Receive_IT>
      return;
 8004e98:	e256      	b.n	8005348 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	f000 80de 	beq.w	8005060 <HAL_UART_IRQHandler+0x22c>
 8004ea4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d106      	bne.n	8004ebe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004eb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eb4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	f000 80d1 	beq.w	8005060 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00b      	beq.n	8004ee2 <HAL_UART_IRQHandler+0xae>
 8004eca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d005      	beq.n	8004ee2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eda:	f043 0201 	orr.w	r2, r3, #1
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ee6:	f003 0304 	and.w	r3, r3, #4
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d00b      	beq.n	8004f06 <HAL_UART_IRQHandler+0xd2>
 8004eee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d005      	beq.n	8004f06 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efe:	f043 0202 	orr.w	r2, r3, #2
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00b      	beq.n	8004f2a <HAL_UART_IRQHandler+0xf6>
 8004f12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d005      	beq.n	8004f2a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f22:	f043 0204 	orr.w	r2, r3, #4
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d011      	beq.n	8004f5a <HAL_UART_IRQHandler+0x126>
 8004f36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f3a:	f003 0320 	and.w	r3, r3, #32
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d105      	bne.n	8004f4e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d005      	beq.n	8004f5a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f52:	f043 0208 	orr.w	r2, r3, #8
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	f000 81ed 	beq.w	800533e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f68:	f003 0320 	and.w	r3, r3, #32
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d008      	beq.n	8004f82 <HAL_UART_IRQHandler+0x14e>
 8004f70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f74:	f003 0320 	and.w	r3, r3, #32
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d002      	beq.n	8004f82 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f000 fb5e 	bl	800563e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f8c:	2b40      	cmp	r3, #64	; 0x40
 8004f8e:	bf0c      	ite	eq
 8004f90:	2301      	moveq	r3, #1
 8004f92:	2300      	movne	r3, #0
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9e:	f003 0308 	and.w	r3, r3, #8
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d103      	bne.n	8004fae <HAL_UART_IRQHandler+0x17a>
 8004fa6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d04f      	beq.n	800504e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 fa66 	bl	8005480 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fbe:	2b40      	cmp	r3, #64	; 0x40
 8004fc0:	d141      	bne.n	8005046 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	3314      	adds	r3, #20
 8004fc8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004fd0:	e853 3f00 	ldrex	r3, [r3]
 8004fd4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004fd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004fdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fe0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	3314      	adds	r3, #20
 8004fea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004fee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004ff2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004ffa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004ffe:	e841 2300 	strex	r3, r2, [r1]
 8005002:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005006:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1d9      	bne.n	8004fc2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005012:	2b00      	cmp	r3, #0
 8005014:	d013      	beq.n	800503e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501a:	4a7d      	ldr	r2, [pc, #500]	; (8005210 <HAL_UART_IRQHandler+0x3dc>)
 800501c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005022:	4618      	mov	r0, r3
 8005024:	f7fd fca7 	bl	8002976 <HAL_DMA_Abort_IT>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d016      	beq.n	800505c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005032:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005038:	4610      	mov	r0, r2
 800503a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800503c:	e00e      	b.n	800505c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 f99a 	bl	8005378 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005044:	e00a      	b.n	800505c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 f996 	bl	8005378 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800504c:	e006      	b.n	800505c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f992 	bl	8005378 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800505a:	e170      	b.n	800533e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800505c:	bf00      	nop
    return;
 800505e:	e16e      	b.n	800533e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005064:	2b01      	cmp	r3, #1
 8005066:	f040 814a 	bne.w	80052fe <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800506a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800506e:	f003 0310 	and.w	r3, r3, #16
 8005072:	2b00      	cmp	r3, #0
 8005074:	f000 8143 	beq.w	80052fe <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800507c:	f003 0310 	and.w	r3, r3, #16
 8005080:	2b00      	cmp	r3, #0
 8005082:	f000 813c 	beq.w	80052fe <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005086:	2300      	movs	r3, #0
 8005088:	60bb      	str	r3, [r7, #8]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	60bb      	str	r3, [r7, #8]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	60bb      	str	r3, [r7, #8]
 800509a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050a6:	2b40      	cmp	r3, #64	; 0x40
 80050a8:	f040 80b4 	bne.w	8005214 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80050b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f000 8140 	beq.w	8005342 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80050ca:	429a      	cmp	r2, r3
 80050cc:	f080 8139 	bcs.w	8005342 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80050d6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050dc:	69db      	ldr	r3, [r3, #28]
 80050de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050e2:	f000 8088 	beq.w	80051f6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	330c      	adds	r3, #12
 80050ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050f4:	e853 3f00 	ldrex	r3, [r3]
 80050f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80050fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005100:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005104:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	330c      	adds	r3, #12
 800510e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005112:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005116:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800511a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800511e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005122:	e841 2300 	strex	r3, r2, [r1]
 8005126:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800512a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1d9      	bne.n	80050e6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	3314      	adds	r3, #20
 8005138:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800513c:	e853 3f00 	ldrex	r3, [r3]
 8005140:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005142:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005144:	f023 0301 	bic.w	r3, r3, #1
 8005148:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	3314      	adds	r3, #20
 8005152:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005156:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800515a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800515e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005162:	e841 2300 	strex	r3, r2, [r1]
 8005166:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005168:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1e1      	bne.n	8005132 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	3314      	adds	r3, #20
 8005174:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005176:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005178:	e853 3f00 	ldrex	r3, [r3]
 800517c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800517e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005180:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005184:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	3314      	adds	r3, #20
 800518e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005192:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005194:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005196:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005198:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800519a:	e841 2300 	strex	r3, r2, [r1]
 800519e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80051a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1e3      	bne.n	800516e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2220      	movs	r2, #32
 80051aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	330c      	adds	r3, #12
 80051ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051be:	e853 3f00 	ldrex	r3, [r3]
 80051c2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80051c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051c6:	f023 0310 	bic.w	r3, r3, #16
 80051ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	330c      	adds	r3, #12
 80051d4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80051d8:	65ba      	str	r2, [r7, #88]	; 0x58
 80051da:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80051de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80051e0:	e841 2300 	strex	r3, r2, [r1]
 80051e4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80051e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d1e3      	bne.n	80051b4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7fd fb50 	bl	8002896 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051fe:	b29b      	uxth	r3, r3
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	b29b      	uxth	r3, r3
 8005204:	4619      	mov	r1, r3
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f8c0 	bl	800538c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800520c:	e099      	b.n	8005342 <HAL_UART_IRQHandler+0x50e>
 800520e:	bf00      	nop
 8005210:	08005547 	.word	0x08005547
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800521c:	b29b      	uxth	r3, r3
 800521e:	1ad3      	subs	r3, r2, r3
 8005220:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005228:	b29b      	uxth	r3, r3
 800522a:	2b00      	cmp	r3, #0
 800522c:	f000 808b 	beq.w	8005346 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005230:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005234:	2b00      	cmp	r3, #0
 8005236:	f000 8086 	beq.w	8005346 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	330c      	adds	r3, #12
 8005240:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005244:	e853 3f00 	ldrex	r3, [r3]
 8005248:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800524a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800524c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005250:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	330c      	adds	r3, #12
 800525a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800525e:	647a      	str	r2, [r7, #68]	; 0x44
 8005260:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005262:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005264:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005266:	e841 2300 	strex	r3, r2, [r1]
 800526a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800526c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1e3      	bne.n	800523a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	3314      	adds	r3, #20
 8005278:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527c:	e853 3f00 	ldrex	r3, [r3]
 8005280:	623b      	str	r3, [r7, #32]
   return(result);
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	f023 0301 	bic.w	r3, r3, #1
 8005288:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3314      	adds	r3, #20
 8005292:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005296:	633a      	str	r2, [r7, #48]	; 0x30
 8005298:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800529c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800529e:	e841 2300 	strex	r3, r2, [r1]
 80052a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1e3      	bne.n	8005272 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2220      	movs	r2, #32
 80052ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	330c      	adds	r3, #12
 80052be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	e853 3f00 	ldrex	r3, [r3]
 80052c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f023 0310 	bic.w	r3, r3, #16
 80052ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	330c      	adds	r3, #12
 80052d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80052dc:	61fa      	str	r2, [r7, #28]
 80052de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e0:	69b9      	ldr	r1, [r7, #24]
 80052e2:	69fa      	ldr	r2, [r7, #28]
 80052e4:	e841 2300 	strex	r3, r2, [r1]
 80052e8:	617b      	str	r3, [r7, #20]
   return(result);
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d1e3      	bne.n	80052b8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80052f4:	4619      	mov	r1, r3
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f848 	bl	800538c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052fc:	e023      	b.n	8005346 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80052fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005302:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005306:	2b00      	cmp	r3, #0
 8005308:	d009      	beq.n	800531e <HAL_UART_IRQHandler+0x4ea>
 800530a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800530e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005312:	2b00      	cmp	r3, #0
 8005314:	d003      	beq.n	800531e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f929 	bl	800556e <UART_Transmit_IT>
    return;
 800531c:	e014      	b.n	8005348 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800531e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00e      	beq.n	8005348 <HAL_UART_IRQHandler+0x514>
 800532a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800532e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005332:	2b00      	cmp	r3, #0
 8005334:	d008      	beq.n	8005348 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 f969 	bl	800560e <UART_EndTransmit_IT>
    return;
 800533c:	e004      	b.n	8005348 <HAL_UART_IRQHandler+0x514>
    return;
 800533e:	bf00      	nop
 8005340:	e002      	b.n	8005348 <HAL_UART_IRQHandler+0x514>
      return;
 8005342:	bf00      	nop
 8005344:	e000      	b.n	8005348 <HAL_UART_IRQHandler+0x514>
      return;
 8005346:	bf00      	nop
  }
}
 8005348:	37e8      	adds	r7, #232	; 0xe8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop

08005350 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	460b      	mov	r3, r1
 8005396:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005398:	bf00      	nop
 800539a:	370c      	adds	r7, #12
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b090      	sub	sp, #64	; 0x40
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	603b      	str	r3, [r7, #0]
 80053b0:	4613      	mov	r3, r2
 80053b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053b4:	e050      	b.n	8005458 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053bc:	d04c      	beq.n	8005458 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80053be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d007      	beq.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80053c4:	f7fd f926 	bl	8002614 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d241      	bcs.n	8005458 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	330c      	adds	r3, #12
 80053da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053de:	e853 3f00 	ldrex	r3, [r3]
 80053e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80053e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80053ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	330c      	adds	r3, #12
 80053f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80053f4:	637a      	str	r2, [r7, #52]	; 0x34
 80053f6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80053fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053fc:	e841 2300 	strex	r3, r2, [r1]
 8005400:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1e5      	bne.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	3314      	adds	r3, #20
 800540e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	e853 3f00 	ldrex	r3, [r3]
 8005416:	613b      	str	r3, [r7, #16]
   return(result);
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	f023 0301 	bic.w	r3, r3, #1
 800541e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	3314      	adds	r3, #20
 8005426:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005428:	623a      	str	r2, [r7, #32]
 800542a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542c:	69f9      	ldr	r1, [r7, #28]
 800542e:	6a3a      	ldr	r2, [r7, #32]
 8005430:	e841 2300 	strex	r3, r2, [r1]
 8005434:	61bb      	str	r3, [r7, #24]
   return(result);
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1e5      	bne.n	8005408 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2220      	movs	r2, #32
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e00f      	b.n	8005478 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	4013      	ands	r3, r2
 8005462:	68ba      	ldr	r2, [r7, #8]
 8005464:	429a      	cmp	r2, r3
 8005466:	bf0c      	ite	eq
 8005468:	2301      	moveq	r3, #1
 800546a:	2300      	movne	r3, #0
 800546c:	b2db      	uxtb	r3, r3
 800546e:	461a      	mov	r2, r3
 8005470:	79fb      	ldrb	r3, [r7, #7]
 8005472:	429a      	cmp	r2, r3
 8005474:	d09f      	beq.n	80053b6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3740      	adds	r7, #64	; 0x40
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005480:	b480      	push	{r7}
 8005482:	b095      	sub	sp, #84	; 0x54
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	330c      	adds	r3, #12
 800548e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005492:	e853 3f00 	ldrex	r3, [r3]
 8005496:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800549a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800549e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	330c      	adds	r3, #12
 80054a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80054a8:	643a      	str	r2, [r7, #64]	; 0x40
 80054aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80054ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054b0:	e841 2300 	strex	r3, r2, [r1]
 80054b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1e5      	bne.n	8005488 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3314      	adds	r3, #20
 80054c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c4:	6a3b      	ldr	r3, [r7, #32]
 80054c6:	e853 3f00 	ldrex	r3, [r3]
 80054ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	f023 0301 	bic.w	r3, r3, #1
 80054d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	3314      	adds	r3, #20
 80054da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054e4:	e841 2300 	strex	r3, r2, [r1]
 80054e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1e5      	bne.n	80054bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d119      	bne.n	800552c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	330c      	adds	r3, #12
 80054fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	e853 3f00 	ldrex	r3, [r3]
 8005506:	60bb      	str	r3, [r7, #8]
   return(result);
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	f023 0310 	bic.w	r3, r3, #16
 800550e:	647b      	str	r3, [r7, #68]	; 0x44
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	330c      	adds	r3, #12
 8005516:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005518:	61ba      	str	r2, [r7, #24]
 800551a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551c:	6979      	ldr	r1, [r7, #20]
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	e841 2300 	strex	r3, r2, [r1]
 8005524:	613b      	str	r3, [r7, #16]
   return(result);
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1e5      	bne.n	80054f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2220      	movs	r2, #32
 8005530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	631a      	str	r2, [r3, #48]	; 0x30
}
 800553a:	bf00      	nop
 800553c:	3754      	adds	r7, #84	; 0x54
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr

08005546 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b084      	sub	sp, #16
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005552:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2200      	movs	r2, #0
 800555e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005560:	68f8      	ldr	r0, [r7, #12]
 8005562:	f7ff ff09 	bl	8005378 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005566:	bf00      	nop
 8005568:	3710      	adds	r7, #16
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}

0800556e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800556e:	b480      	push	{r7}
 8005570:	b085      	sub	sp, #20
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b21      	cmp	r3, #33	; 0x21
 8005580:	d13e      	bne.n	8005600 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800558a:	d114      	bne.n	80055b6 <UART_Transmit_IT+0x48>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d110      	bne.n	80055b6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a1b      	ldr	r3, [r3, #32]
 8005598:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	881b      	ldrh	r3, [r3, #0]
 800559e:	461a      	mov	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055a8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	1c9a      	adds	r2, r3, #2
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	621a      	str	r2, [r3, #32]
 80055b4:	e008      	b.n	80055c8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a1b      	ldr	r3, [r3, #32]
 80055ba:	1c59      	adds	r1, r3, #1
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	6211      	str	r1, [r2, #32]
 80055c0:	781a      	ldrb	r2, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	3b01      	subs	r3, #1
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	4619      	mov	r1, r3
 80055d6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d10f      	bne.n	80055fc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68da      	ldr	r2, [r3, #12]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055fc:	2300      	movs	r3, #0
 80055fe:	e000      	b.n	8005602 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005600:	2302      	movs	r3, #2
  }
}
 8005602:	4618      	mov	r0, r3
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr

0800560e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800560e:	b580      	push	{r7, lr}
 8005610:	b082      	sub	sp, #8
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	68da      	ldr	r2, [r3, #12]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005624:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2220      	movs	r2, #32
 800562a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f7ff fe8e 	bl	8005350 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3708      	adds	r7, #8
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b08c      	sub	sp, #48	; 0x30
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800564c:	b2db      	uxtb	r3, r3
 800564e:	2b22      	cmp	r3, #34	; 0x22
 8005650:	f040 80ab 	bne.w	80057aa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800565c:	d117      	bne.n	800568e <UART_Receive_IT+0x50>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d113      	bne.n	800568e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005666:	2300      	movs	r3, #0
 8005668:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800566e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	b29b      	uxth	r3, r3
 8005678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800567c:	b29a      	uxth	r2, r3
 800567e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005680:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005686:	1c9a      	adds	r2, r3, #2
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	629a      	str	r2, [r3, #40]	; 0x28
 800568c:	e026      	b.n	80056dc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005692:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005694:	2300      	movs	r3, #0
 8005696:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056a0:	d007      	beq.n	80056b2 <UART_Receive_IT+0x74>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10a      	bne.n	80056c0 <UART_Receive_IT+0x82>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d106      	bne.n	80056c0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056bc:	701a      	strb	r2, [r3, #0]
 80056be:	e008      	b.n	80056d2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056d0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d6:	1c5a      	adds	r2, r3, #1
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	4619      	mov	r1, r3
 80056ea:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d15a      	bne.n	80057a6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68da      	ldr	r2, [r3, #12]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f022 0220 	bic.w	r2, r2, #32
 80056fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68da      	ldr	r2, [r3, #12]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800570e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	695a      	ldr	r2, [r3, #20]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0201 	bic.w	r2, r2, #1
 800571e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2220      	movs	r2, #32
 8005724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572c:	2b01      	cmp	r3, #1
 800572e:	d135      	bne.n	800579c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	330c      	adds	r3, #12
 800573c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	e853 3f00 	ldrex	r3, [r3]
 8005744:	613b      	str	r3, [r7, #16]
   return(result);
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	f023 0310 	bic.w	r3, r3, #16
 800574c:	627b      	str	r3, [r7, #36]	; 0x24
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	330c      	adds	r3, #12
 8005754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005756:	623a      	str	r2, [r7, #32]
 8005758:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575a:	69f9      	ldr	r1, [r7, #28]
 800575c:	6a3a      	ldr	r2, [r7, #32]
 800575e:	e841 2300 	strex	r3, r2, [r1]
 8005762:	61bb      	str	r3, [r7, #24]
   return(result);
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1e5      	bne.n	8005736 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0310 	and.w	r3, r3, #16
 8005774:	2b10      	cmp	r3, #16
 8005776:	d10a      	bne.n	800578e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005778:	2300      	movs	r3, #0
 800577a:	60fb      	str	r3, [r7, #12]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	60fb      	str	r3, [r7, #12]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	60fb      	str	r3, [r7, #12]
 800578c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005792:	4619      	mov	r1, r3
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7ff fdf9 	bl	800538c <HAL_UARTEx_RxEventCallback>
 800579a:	e002      	b.n	80057a2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f7ff fde1 	bl	8005364 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80057a2:	2300      	movs	r3, #0
 80057a4:	e002      	b.n	80057ac <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80057a6:	2300      	movs	r3, #0
 80057a8:	e000      	b.n	80057ac <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80057aa:	2302      	movs	r3, #2
  }
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3730      	adds	r7, #48	; 0x30
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057b8:	b0c0      	sub	sp, #256	; 0x100
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80057cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057d0:	68d9      	ldr	r1, [r3, #12]
 80057d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	ea40 0301 	orr.w	r3, r0, r1
 80057dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80057de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057e2:	689a      	ldr	r2, [r3, #8]
 80057e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	431a      	orrs	r2, r3
 80057ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	431a      	orrs	r2, r3
 80057f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057f8:	69db      	ldr	r3, [r3, #28]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800580c:	f021 010c 	bic.w	r1, r1, #12
 8005810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800581a:	430b      	orrs	r3, r1
 800581c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800581e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	695b      	ldr	r3, [r3, #20]
 8005826:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800582a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800582e:	6999      	ldr	r1, [r3, #24]
 8005830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	ea40 0301 	orr.w	r3, r0, r1
 800583a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800583c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	4b8f      	ldr	r3, [pc, #572]	; (8005a80 <UART_SetConfig+0x2cc>)
 8005844:	429a      	cmp	r2, r3
 8005846:	d005      	beq.n	8005854 <UART_SetConfig+0xa0>
 8005848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	4b8d      	ldr	r3, [pc, #564]	; (8005a84 <UART_SetConfig+0x2d0>)
 8005850:	429a      	cmp	r2, r3
 8005852:	d104      	bne.n	800585e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005854:	f7fe f88a 	bl	800396c <HAL_RCC_GetPCLK2Freq>
 8005858:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800585c:	e003      	b.n	8005866 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800585e:	f7fe f871 	bl	8003944 <HAL_RCC_GetPCLK1Freq>
 8005862:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800586a:	69db      	ldr	r3, [r3, #28]
 800586c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005870:	f040 810c 	bne.w	8005a8c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005874:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005878:	2200      	movs	r2, #0
 800587a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800587e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005882:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005886:	4622      	mov	r2, r4
 8005888:	462b      	mov	r3, r5
 800588a:	1891      	adds	r1, r2, r2
 800588c:	65b9      	str	r1, [r7, #88]	; 0x58
 800588e:	415b      	adcs	r3, r3
 8005890:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005892:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005896:	4621      	mov	r1, r4
 8005898:	eb12 0801 	adds.w	r8, r2, r1
 800589c:	4629      	mov	r1, r5
 800589e:	eb43 0901 	adc.w	r9, r3, r1
 80058a2:	f04f 0200 	mov.w	r2, #0
 80058a6:	f04f 0300 	mov.w	r3, #0
 80058aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80058b6:	4690      	mov	r8, r2
 80058b8:	4699      	mov	r9, r3
 80058ba:	4623      	mov	r3, r4
 80058bc:	eb18 0303 	adds.w	r3, r8, r3
 80058c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80058c4:	462b      	mov	r3, r5
 80058c6:	eb49 0303 	adc.w	r3, r9, r3
 80058ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80058ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80058da:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80058de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80058e2:	460b      	mov	r3, r1
 80058e4:	18db      	adds	r3, r3, r3
 80058e6:	653b      	str	r3, [r7, #80]	; 0x50
 80058e8:	4613      	mov	r3, r2
 80058ea:	eb42 0303 	adc.w	r3, r2, r3
 80058ee:	657b      	str	r3, [r7, #84]	; 0x54
 80058f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80058f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80058f8:	f7fa fcba 	bl	8000270 <__aeabi_uldivmod>
 80058fc:	4602      	mov	r2, r0
 80058fe:	460b      	mov	r3, r1
 8005900:	4b61      	ldr	r3, [pc, #388]	; (8005a88 <UART_SetConfig+0x2d4>)
 8005902:	fba3 2302 	umull	r2, r3, r3, r2
 8005906:	095b      	lsrs	r3, r3, #5
 8005908:	011c      	lsls	r4, r3, #4
 800590a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800590e:	2200      	movs	r2, #0
 8005910:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005914:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005918:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800591c:	4642      	mov	r2, r8
 800591e:	464b      	mov	r3, r9
 8005920:	1891      	adds	r1, r2, r2
 8005922:	64b9      	str	r1, [r7, #72]	; 0x48
 8005924:	415b      	adcs	r3, r3
 8005926:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005928:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800592c:	4641      	mov	r1, r8
 800592e:	eb12 0a01 	adds.w	sl, r2, r1
 8005932:	4649      	mov	r1, r9
 8005934:	eb43 0b01 	adc.w	fp, r3, r1
 8005938:	f04f 0200 	mov.w	r2, #0
 800593c:	f04f 0300 	mov.w	r3, #0
 8005940:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005944:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005948:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800594c:	4692      	mov	sl, r2
 800594e:	469b      	mov	fp, r3
 8005950:	4643      	mov	r3, r8
 8005952:	eb1a 0303 	adds.w	r3, sl, r3
 8005956:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800595a:	464b      	mov	r3, r9
 800595c:	eb4b 0303 	adc.w	r3, fp, r3
 8005960:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005970:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005974:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005978:	460b      	mov	r3, r1
 800597a:	18db      	adds	r3, r3, r3
 800597c:	643b      	str	r3, [r7, #64]	; 0x40
 800597e:	4613      	mov	r3, r2
 8005980:	eb42 0303 	adc.w	r3, r2, r3
 8005984:	647b      	str	r3, [r7, #68]	; 0x44
 8005986:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800598a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800598e:	f7fa fc6f 	bl	8000270 <__aeabi_uldivmod>
 8005992:	4602      	mov	r2, r0
 8005994:	460b      	mov	r3, r1
 8005996:	4611      	mov	r1, r2
 8005998:	4b3b      	ldr	r3, [pc, #236]	; (8005a88 <UART_SetConfig+0x2d4>)
 800599a:	fba3 2301 	umull	r2, r3, r3, r1
 800599e:	095b      	lsrs	r3, r3, #5
 80059a0:	2264      	movs	r2, #100	; 0x64
 80059a2:	fb02 f303 	mul.w	r3, r2, r3
 80059a6:	1acb      	subs	r3, r1, r3
 80059a8:	00db      	lsls	r3, r3, #3
 80059aa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80059ae:	4b36      	ldr	r3, [pc, #216]	; (8005a88 <UART_SetConfig+0x2d4>)
 80059b0:	fba3 2302 	umull	r2, r3, r3, r2
 80059b4:	095b      	lsrs	r3, r3, #5
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80059bc:	441c      	add	r4, r3
 80059be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059c2:	2200      	movs	r2, #0
 80059c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80059c8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80059cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80059d0:	4642      	mov	r2, r8
 80059d2:	464b      	mov	r3, r9
 80059d4:	1891      	adds	r1, r2, r2
 80059d6:	63b9      	str	r1, [r7, #56]	; 0x38
 80059d8:	415b      	adcs	r3, r3
 80059da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80059e0:	4641      	mov	r1, r8
 80059e2:	1851      	adds	r1, r2, r1
 80059e4:	6339      	str	r1, [r7, #48]	; 0x30
 80059e6:	4649      	mov	r1, r9
 80059e8:	414b      	adcs	r3, r1
 80059ea:	637b      	str	r3, [r7, #52]	; 0x34
 80059ec:	f04f 0200 	mov.w	r2, #0
 80059f0:	f04f 0300 	mov.w	r3, #0
 80059f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80059f8:	4659      	mov	r1, fp
 80059fa:	00cb      	lsls	r3, r1, #3
 80059fc:	4651      	mov	r1, sl
 80059fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a02:	4651      	mov	r1, sl
 8005a04:	00ca      	lsls	r2, r1, #3
 8005a06:	4610      	mov	r0, r2
 8005a08:	4619      	mov	r1, r3
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	4642      	mov	r2, r8
 8005a0e:	189b      	adds	r3, r3, r2
 8005a10:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005a14:	464b      	mov	r3, r9
 8005a16:	460a      	mov	r2, r1
 8005a18:	eb42 0303 	adc.w	r3, r2, r3
 8005a1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005a2c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005a30:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005a34:	460b      	mov	r3, r1
 8005a36:	18db      	adds	r3, r3, r3
 8005a38:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	eb42 0303 	adc.w	r3, r2, r3
 8005a40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005a46:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005a4a:	f7fa fc11 	bl	8000270 <__aeabi_uldivmod>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	460b      	mov	r3, r1
 8005a52:	4b0d      	ldr	r3, [pc, #52]	; (8005a88 <UART_SetConfig+0x2d4>)
 8005a54:	fba3 1302 	umull	r1, r3, r3, r2
 8005a58:	095b      	lsrs	r3, r3, #5
 8005a5a:	2164      	movs	r1, #100	; 0x64
 8005a5c:	fb01 f303 	mul.w	r3, r1, r3
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	00db      	lsls	r3, r3, #3
 8005a64:	3332      	adds	r3, #50	; 0x32
 8005a66:	4a08      	ldr	r2, [pc, #32]	; (8005a88 <UART_SetConfig+0x2d4>)
 8005a68:	fba2 2303 	umull	r2, r3, r2, r3
 8005a6c:	095b      	lsrs	r3, r3, #5
 8005a6e:	f003 0207 	and.w	r2, r3, #7
 8005a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4422      	add	r2, r4
 8005a7a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a7c:	e105      	b.n	8005c8a <UART_SetConfig+0x4d6>
 8005a7e:	bf00      	nop
 8005a80:	40011000 	.word	0x40011000
 8005a84:	40011400 	.word	0x40011400
 8005a88:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a90:	2200      	movs	r2, #0
 8005a92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005a96:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005a9a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005a9e:	4642      	mov	r2, r8
 8005aa0:	464b      	mov	r3, r9
 8005aa2:	1891      	adds	r1, r2, r2
 8005aa4:	6239      	str	r1, [r7, #32]
 8005aa6:	415b      	adcs	r3, r3
 8005aa8:	627b      	str	r3, [r7, #36]	; 0x24
 8005aaa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005aae:	4641      	mov	r1, r8
 8005ab0:	1854      	adds	r4, r2, r1
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	eb43 0501 	adc.w	r5, r3, r1
 8005ab8:	f04f 0200 	mov.w	r2, #0
 8005abc:	f04f 0300 	mov.w	r3, #0
 8005ac0:	00eb      	lsls	r3, r5, #3
 8005ac2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ac6:	00e2      	lsls	r2, r4, #3
 8005ac8:	4614      	mov	r4, r2
 8005aca:	461d      	mov	r5, r3
 8005acc:	4643      	mov	r3, r8
 8005ace:	18e3      	adds	r3, r4, r3
 8005ad0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005ad4:	464b      	mov	r3, r9
 8005ad6:	eb45 0303 	adc.w	r3, r5, r3
 8005ada:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005aea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005aee:	f04f 0200 	mov.w	r2, #0
 8005af2:	f04f 0300 	mov.w	r3, #0
 8005af6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005afa:	4629      	mov	r1, r5
 8005afc:	008b      	lsls	r3, r1, #2
 8005afe:	4621      	mov	r1, r4
 8005b00:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b04:	4621      	mov	r1, r4
 8005b06:	008a      	lsls	r2, r1, #2
 8005b08:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005b0c:	f7fa fbb0 	bl	8000270 <__aeabi_uldivmod>
 8005b10:	4602      	mov	r2, r0
 8005b12:	460b      	mov	r3, r1
 8005b14:	4b60      	ldr	r3, [pc, #384]	; (8005c98 <UART_SetConfig+0x4e4>)
 8005b16:	fba3 2302 	umull	r2, r3, r3, r2
 8005b1a:	095b      	lsrs	r3, r3, #5
 8005b1c:	011c      	lsls	r4, r3, #4
 8005b1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b22:	2200      	movs	r2, #0
 8005b24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005b28:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005b2c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005b30:	4642      	mov	r2, r8
 8005b32:	464b      	mov	r3, r9
 8005b34:	1891      	adds	r1, r2, r2
 8005b36:	61b9      	str	r1, [r7, #24]
 8005b38:	415b      	adcs	r3, r3
 8005b3a:	61fb      	str	r3, [r7, #28]
 8005b3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b40:	4641      	mov	r1, r8
 8005b42:	1851      	adds	r1, r2, r1
 8005b44:	6139      	str	r1, [r7, #16]
 8005b46:	4649      	mov	r1, r9
 8005b48:	414b      	adcs	r3, r1
 8005b4a:	617b      	str	r3, [r7, #20]
 8005b4c:	f04f 0200 	mov.w	r2, #0
 8005b50:	f04f 0300 	mov.w	r3, #0
 8005b54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b58:	4659      	mov	r1, fp
 8005b5a:	00cb      	lsls	r3, r1, #3
 8005b5c:	4651      	mov	r1, sl
 8005b5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b62:	4651      	mov	r1, sl
 8005b64:	00ca      	lsls	r2, r1, #3
 8005b66:	4610      	mov	r0, r2
 8005b68:	4619      	mov	r1, r3
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	4642      	mov	r2, r8
 8005b6e:	189b      	adds	r3, r3, r2
 8005b70:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005b74:	464b      	mov	r3, r9
 8005b76:	460a      	mov	r2, r1
 8005b78:	eb42 0303 	adc.w	r3, r2, r3
 8005b7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	67bb      	str	r3, [r7, #120]	; 0x78
 8005b8a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005b8c:	f04f 0200 	mov.w	r2, #0
 8005b90:	f04f 0300 	mov.w	r3, #0
 8005b94:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005b98:	4649      	mov	r1, r9
 8005b9a:	008b      	lsls	r3, r1, #2
 8005b9c:	4641      	mov	r1, r8
 8005b9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ba2:	4641      	mov	r1, r8
 8005ba4:	008a      	lsls	r2, r1, #2
 8005ba6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005baa:	f7fa fb61 	bl	8000270 <__aeabi_uldivmod>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	4b39      	ldr	r3, [pc, #228]	; (8005c98 <UART_SetConfig+0x4e4>)
 8005bb4:	fba3 1302 	umull	r1, r3, r3, r2
 8005bb8:	095b      	lsrs	r3, r3, #5
 8005bba:	2164      	movs	r1, #100	; 0x64
 8005bbc:	fb01 f303 	mul.w	r3, r1, r3
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	011b      	lsls	r3, r3, #4
 8005bc4:	3332      	adds	r3, #50	; 0x32
 8005bc6:	4a34      	ldr	r2, [pc, #208]	; (8005c98 <UART_SetConfig+0x4e4>)
 8005bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bcc:	095b      	lsrs	r3, r3, #5
 8005bce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bd2:	441c      	add	r4, r3
 8005bd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bd8:	2200      	movs	r2, #0
 8005bda:	673b      	str	r3, [r7, #112]	; 0x70
 8005bdc:	677a      	str	r2, [r7, #116]	; 0x74
 8005bde:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005be2:	4642      	mov	r2, r8
 8005be4:	464b      	mov	r3, r9
 8005be6:	1891      	adds	r1, r2, r2
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	415b      	adcs	r3, r3
 8005bec:	60fb      	str	r3, [r7, #12]
 8005bee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005bf2:	4641      	mov	r1, r8
 8005bf4:	1851      	adds	r1, r2, r1
 8005bf6:	6039      	str	r1, [r7, #0]
 8005bf8:	4649      	mov	r1, r9
 8005bfa:	414b      	adcs	r3, r1
 8005bfc:	607b      	str	r3, [r7, #4]
 8005bfe:	f04f 0200 	mov.w	r2, #0
 8005c02:	f04f 0300 	mov.w	r3, #0
 8005c06:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c0a:	4659      	mov	r1, fp
 8005c0c:	00cb      	lsls	r3, r1, #3
 8005c0e:	4651      	mov	r1, sl
 8005c10:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c14:	4651      	mov	r1, sl
 8005c16:	00ca      	lsls	r2, r1, #3
 8005c18:	4610      	mov	r0, r2
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	4642      	mov	r2, r8
 8005c20:	189b      	adds	r3, r3, r2
 8005c22:	66bb      	str	r3, [r7, #104]	; 0x68
 8005c24:	464b      	mov	r3, r9
 8005c26:	460a      	mov	r2, r1
 8005c28:	eb42 0303 	adc.w	r3, r2, r3
 8005c2c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	663b      	str	r3, [r7, #96]	; 0x60
 8005c38:	667a      	str	r2, [r7, #100]	; 0x64
 8005c3a:	f04f 0200 	mov.w	r2, #0
 8005c3e:	f04f 0300 	mov.w	r3, #0
 8005c42:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005c46:	4649      	mov	r1, r9
 8005c48:	008b      	lsls	r3, r1, #2
 8005c4a:	4641      	mov	r1, r8
 8005c4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c50:	4641      	mov	r1, r8
 8005c52:	008a      	lsls	r2, r1, #2
 8005c54:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005c58:	f7fa fb0a 	bl	8000270 <__aeabi_uldivmod>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	4b0d      	ldr	r3, [pc, #52]	; (8005c98 <UART_SetConfig+0x4e4>)
 8005c62:	fba3 1302 	umull	r1, r3, r3, r2
 8005c66:	095b      	lsrs	r3, r3, #5
 8005c68:	2164      	movs	r1, #100	; 0x64
 8005c6a:	fb01 f303 	mul.w	r3, r1, r3
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	011b      	lsls	r3, r3, #4
 8005c72:	3332      	adds	r3, #50	; 0x32
 8005c74:	4a08      	ldr	r2, [pc, #32]	; (8005c98 <UART_SetConfig+0x4e4>)
 8005c76:	fba2 2303 	umull	r2, r3, r2, r3
 8005c7a:	095b      	lsrs	r3, r3, #5
 8005c7c:	f003 020f 	and.w	r2, r3, #15
 8005c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4422      	add	r2, r4
 8005c88:	609a      	str	r2, [r3, #8]
}
 8005c8a:	bf00      	nop
 8005c8c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005c90:	46bd      	mov	sp, r7
 8005c92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c96:	bf00      	nop
 8005c98:	51eb851f 	.word	0x51eb851f

08005c9c <__errno>:
 8005c9c:	4b01      	ldr	r3, [pc, #4]	; (8005ca4 <__errno+0x8>)
 8005c9e:	6818      	ldr	r0, [r3, #0]
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	20000014 	.word	0x20000014

08005ca8 <__libc_init_array>:
 8005ca8:	b570      	push	{r4, r5, r6, lr}
 8005caa:	4d0d      	ldr	r5, [pc, #52]	; (8005ce0 <__libc_init_array+0x38>)
 8005cac:	4c0d      	ldr	r4, [pc, #52]	; (8005ce4 <__libc_init_array+0x3c>)
 8005cae:	1b64      	subs	r4, r4, r5
 8005cb0:	10a4      	asrs	r4, r4, #2
 8005cb2:	2600      	movs	r6, #0
 8005cb4:	42a6      	cmp	r6, r4
 8005cb6:	d109      	bne.n	8005ccc <__libc_init_array+0x24>
 8005cb8:	4d0b      	ldr	r5, [pc, #44]	; (8005ce8 <__libc_init_array+0x40>)
 8005cba:	4c0c      	ldr	r4, [pc, #48]	; (8005cec <__libc_init_array+0x44>)
 8005cbc:	f000 fc8e 	bl	80065dc <_init>
 8005cc0:	1b64      	subs	r4, r4, r5
 8005cc2:	10a4      	asrs	r4, r4, #2
 8005cc4:	2600      	movs	r6, #0
 8005cc6:	42a6      	cmp	r6, r4
 8005cc8:	d105      	bne.n	8005cd6 <__libc_init_array+0x2e>
 8005cca:	bd70      	pop	{r4, r5, r6, pc}
 8005ccc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cd0:	4798      	blx	r3
 8005cd2:	3601      	adds	r6, #1
 8005cd4:	e7ee      	b.n	8005cb4 <__libc_init_array+0xc>
 8005cd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cda:	4798      	blx	r3
 8005cdc:	3601      	adds	r6, #1
 8005cde:	e7f2      	b.n	8005cc6 <__libc_init_array+0x1e>
 8005ce0:	0800719c 	.word	0x0800719c
 8005ce4:	0800719c 	.word	0x0800719c
 8005ce8:	0800719c 	.word	0x0800719c
 8005cec:	080071a0 	.word	0x080071a0

08005cf0 <memset>:
 8005cf0:	4402      	add	r2, r0
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d100      	bne.n	8005cfa <memset+0xa>
 8005cf8:	4770      	bx	lr
 8005cfa:	f803 1b01 	strb.w	r1, [r3], #1
 8005cfe:	e7f9      	b.n	8005cf4 <memset+0x4>

08005d00 <siprintf>:
 8005d00:	b40e      	push	{r1, r2, r3}
 8005d02:	b500      	push	{lr}
 8005d04:	b09c      	sub	sp, #112	; 0x70
 8005d06:	ab1d      	add	r3, sp, #116	; 0x74
 8005d08:	9002      	str	r0, [sp, #8]
 8005d0a:	9006      	str	r0, [sp, #24]
 8005d0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005d10:	4809      	ldr	r0, [pc, #36]	; (8005d38 <siprintf+0x38>)
 8005d12:	9107      	str	r1, [sp, #28]
 8005d14:	9104      	str	r1, [sp, #16]
 8005d16:	4909      	ldr	r1, [pc, #36]	; (8005d3c <siprintf+0x3c>)
 8005d18:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d1c:	9105      	str	r1, [sp, #20]
 8005d1e:	6800      	ldr	r0, [r0, #0]
 8005d20:	9301      	str	r3, [sp, #4]
 8005d22:	a902      	add	r1, sp, #8
 8005d24:	f000 f868 	bl	8005df8 <_svfiprintf_r>
 8005d28:	9b02      	ldr	r3, [sp, #8]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	701a      	strb	r2, [r3, #0]
 8005d2e:	b01c      	add	sp, #112	; 0x70
 8005d30:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d34:	b003      	add	sp, #12
 8005d36:	4770      	bx	lr
 8005d38:	20000014 	.word	0x20000014
 8005d3c:	ffff0208 	.word	0xffff0208

08005d40 <__ssputs_r>:
 8005d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d44:	688e      	ldr	r6, [r1, #8]
 8005d46:	429e      	cmp	r6, r3
 8005d48:	4682      	mov	sl, r0
 8005d4a:	460c      	mov	r4, r1
 8005d4c:	4690      	mov	r8, r2
 8005d4e:	461f      	mov	r7, r3
 8005d50:	d838      	bhi.n	8005dc4 <__ssputs_r+0x84>
 8005d52:	898a      	ldrh	r2, [r1, #12]
 8005d54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005d58:	d032      	beq.n	8005dc0 <__ssputs_r+0x80>
 8005d5a:	6825      	ldr	r5, [r4, #0]
 8005d5c:	6909      	ldr	r1, [r1, #16]
 8005d5e:	eba5 0901 	sub.w	r9, r5, r1
 8005d62:	6965      	ldr	r5, [r4, #20]
 8005d64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	444b      	add	r3, r9
 8005d70:	106d      	asrs	r5, r5, #1
 8005d72:	429d      	cmp	r5, r3
 8005d74:	bf38      	it	cc
 8005d76:	461d      	movcc	r5, r3
 8005d78:	0553      	lsls	r3, r2, #21
 8005d7a:	d531      	bpl.n	8005de0 <__ssputs_r+0xa0>
 8005d7c:	4629      	mov	r1, r5
 8005d7e:	f000 fb63 	bl	8006448 <_malloc_r>
 8005d82:	4606      	mov	r6, r0
 8005d84:	b950      	cbnz	r0, 8005d9c <__ssputs_r+0x5c>
 8005d86:	230c      	movs	r3, #12
 8005d88:	f8ca 3000 	str.w	r3, [sl]
 8005d8c:	89a3      	ldrh	r3, [r4, #12]
 8005d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d92:	81a3      	strh	r3, [r4, #12]
 8005d94:	f04f 30ff 	mov.w	r0, #4294967295
 8005d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d9c:	6921      	ldr	r1, [r4, #16]
 8005d9e:	464a      	mov	r2, r9
 8005da0:	f000 fabe 	bl	8006320 <memcpy>
 8005da4:	89a3      	ldrh	r3, [r4, #12]
 8005da6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005daa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dae:	81a3      	strh	r3, [r4, #12]
 8005db0:	6126      	str	r6, [r4, #16]
 8005db2:	6165      	str	r5, [r4, #20]
 8005db4:	444e      	add	r6, r9
 8005db6:	eba5 0509 	sub.w	r5, r5, r9
 8005dba:	6026      	str	r6, [r4, #0]
 8005dbc:	60a5      	str	r5, [r4, #8]
 8005dbe:	463e      	mov	r6, r7
 8005dc0:	42be      	cmp	r6, r7
 8005dc2:	d900      	bls.n	8005dc6 <__ssputs_r+0x86>
 8005dc4:	463e      	mov	r6, r7
 8005dc6:	6820      	ldr	r0, [r4, #0]
 8005dc8:	4632      	mov	r2, r6
 8005dca:	4641      	mov	r1, r8
 8005dcc:	f000 fab6 	bl	800633c <memmove>
 8005dd0:	68a3      	ldr	r3, [r4, #8]
 8005dd2:	1b9b      	subs	r3, r3, r6
 8005dd4:	60a3      	str	r3, [r4, #8]
 8005dd6:	6823      	ldr	r3, [r4, #0]
 8005dd8:	4433      	add	r3, r6
 8005dda:	6023      	str	r3, [r4, #0]
 8005ddc:	2000      	movs	r0, #0
 8005dde:	e7db      	b.n	8005d98 <__ssputs_r+0x58>
 8005de0:	462a      	mov	r2, r5
 8005de2:	f000 fba5 	bl	8006530 <_realloc_r>
 8005de6:	4606      	mov	r6, r0
 8005de8:	2800      	cmp	r0, #0
 8005dea:	d1e1      	bne.n	8005db0 <__ssputs_r+0x70>
 8005dec:	6921      	ldr	r1, [r4, #16]
 8005dee:	4650      	mov	r0, sl
 8005df0:	f000 fabe 	bl	8006370 <_free_r>
 8005df4:	e7c7      	b.n	8005d86 <__ssputs_r+0x46>
	...

08005df8 <_svfiprintf_r>:
 8005df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dfc:	4698      	mov	r8, r3
 8005dfe:	898b      	ldrh	r3, [r1, #12]
 8005e00:	061b      	lsls	r3, r3, #24
 8005e02:	b09d      	sub	sp, #116	; 0x74
 8005e04:	4607      	mov	r7, r0
 8005e06:	460d      	mov	r5, r1
 8005e08:	4614      	mov	r4, r2
 8005e0a:	d50e      	bpl.n	8005e2a <_svfiprintf_r+0x32>
 8005e0c:	690b      	ldr	r3, [r1, #16]
 8005e0e:	b963      	cbnz	r3, 8005e2a <_svfiprintf_r+0x32>
 8005e10:	2140      	movs	r1, #64	; 0x40
 8005e12:	f000 fb19 	bl	8006448 <_malloc_r>
 8005e16:	6028      	str	r0, [r5, #0]
 8005e18:	6128      	str	r0, [r5, #16]
 8005e1a:	b920      	cbnz	r0, 8005e26 <_svfiprintf_r+0x2e>
 8005e1c:	230c      	movs	r3, #12
 8005e1e:	603b      	str	r3, [r7, #0]
 8005e20:	f04f 30ff 	mov.w	r0, #4294967295
 8005e24:	e0d1      	b.n	8005fca <_svfiprintf_r+0x1d2>
 8005e26:	2340      	movs	r3, #64	; 0x40
 8005e28:	616b      	str	r3, [r5, #20]
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	9309      	str	r3, [sp, #36]	; 0x24
 8005e2e:	2320      	movs	r3, #32
 8005e30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e34:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e38:	2330      	movs	r3, #48	; 0x30
 8005e3a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005fe4 <_svfiprintf_r+0x1ec>
 8005e3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e42:	f04f 0901 	mov.w	r9, #1
 8005e46:	4623      	mov	r3, r4
 8005e48:	469a      	mov	sl, r3
 8005e4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e4e:	b10a      	cbz	r2, 8005e54 <_svfiprintf_r+0x5c>
 8005e50:	2a25      	cmp	r2, #37	; 0x25
 8005e52:	d1f9      	bne.n	8005e48 <_svfiprintf_r+0x50>
 8005e54:	ebba 0b04 	subs.w	fp, sl, r4
 8005e58:	d00b      	beq.n	8005e72 <_svfiprintf_r+0x7a>
 8005e5a:	465b      	mov	r3, fp
 8005e5c:	4622      	mov	r2, r4
 8005e5e:	4629      	mov	r1, r5
 8005e60:	4638      	mov	r0, r7
 8005e62:	f7ff ff6d 	bl	8005d40 <__ssputs_r>
 8005e66:	3001      	adds	r0, #1
 8005e68:	f000 80aa 	beq.w	8005fc0 <_svfiprintf_r+0x1c8>
 8005e6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e6e:	445a      	add	r2, fp
 8005e70:	9209      	str	r2, [sp, #36]	; 0x24
 8005e72:	f89a 3000 	ldrb.w	r3, [sl]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f000 80a2 	beq.w	8005fc0 <_svfiprintf_r+0x1c8>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e86:	f10a 0a01 	add.w	sl, sl, #1
 8005e8a:	9304      	str	r3, [sp, #16]
 8005e8c:	9307      	str	r3, [sp, #28]
 8005e8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e92:	931a      	str	r3, [sp, #104]	; 0x68
 8005e94:	4654      	mov	r4, sl
 8005e96:	2205      	movs	r2, #5
 8005e98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e9c:	4851      	ldr	r0, [pc, #324]	; (8005fe4 <_svfiprintf_r+0x1ec>)
 8005e9e:	f7fa f997 	bl	80001d0 <memchr>
 8005ea2:	9a04      	ldr	r2, [sp, #16]
 8005ea4:	b9d8      	cbnz	r0, 8005ede <_svfiprintf_r+0xe6>
 8005ea6:	06d0      	lsls	r0, r2, #27
 8005ea8:	bf44      	itt	mi
 8005eaa:	2320      	movmi	r3, #32
 8005eac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005eb0:	0711      	lsls	r1, r2, #28
 8005eb2:	bf44      	itt	mi
 8005eb4:	232b      	movmi	r3, #43	; 0x2b
 8005eb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005eba:	f89a 3000 	ldrb.w	r3, [sl]
 8005ebe:	2b2a      	cmp	r3, #42	; 0x2a
 8005ec0:	d015      	beq.n	8005eee <_svfiprintf_r+0xf6>
 8005ec2:	9a07      	ldr	r2, [sp, #28]
 8005ec4:	4654      	mov	r4, sl
 8005ec6:	2000      	movs	r0, #0
 8005ec8:	f04f 0c0a 	mov.w	ip, #10
 8005ecc:	4621      	mov	r1, r4
 8005ece:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ed2:	3b30      	subs	r3, #48	; 0x30
 8005ed4:	2b09      	cmp	r3, #9
 8005ed6:	d94e      	bls.n	8005f76 <_svfiprintf_r+0x17e>
 8005ed8:	b1b0      	cbz	r0, 8005f08 <_svfiprintf_r+0x110>
 8005eda:	9207      	str	r2, [sp, #28]
 8005edc:	e014      	b.n	8005f08 <_svfiprintf_r+0x110>
 8005ede:	eba0 0308 	sub.w	r3, r0, r8
 8005ee2:	fa09 f303 	lsl.w	r3, r9, r3
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	9304      	str	r3, [sp, #16]
 8005eea:	46a2      	mov	sl, r4
 8005eec:	e7d2      	b.n	8005e94 <_svfiprintf_r+0x9c>
 8005eee:	9b03      	ldr	r3, [sp, #12]
 8005ef0:	1d19      	adds	r1, r3, #4
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	9103      	str	r1, [sp, #12]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	bfbb      	ittet	lt
 8005efa:	425b      	neglt	r3, r3
 8005efc:	f042 0202 	orrlt.w	r2, r2, #2
 8005f00:	9307      	strge	r3, [sp, #28]
 8005f02:	9307      	strlt	r3, [sp, #28]
 8005f04:	bfb8      	it	lt
 8005f06:	9204      	strlt	r2, [sp, #16]
 8005f08:	7823      	ldrb	r3, [r4, #0]
 8005f0a:	2b2e      	cmp	r3, #46	; 0x2e
 8005f0c:	d10c      	bne.n	8005f28 <_svfiprintf_r+0x130>
 8005f0e:	7863      	ldrb	r3, [r4, #1]
 8005f10:	2b2a      	cmp	r3, #42	; 0x2a
 8005f12:	d135      	bne.n	8005f80 <_svfiprintf_r+0x188>
 8005f14:	9b03      	ldr	r3, [sp, #12]
 8005f16:	1d1a      	adds	r2, r3, #4
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	9203      	str	r2, [sp, #12]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	bfb8      	it	lt
 8005f20:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f24:	3402      	adds	r4, #2
 8005f26:	9305      	str	r3, [sp, #20]
 8005f28:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005ff4 <_svfiprintf_r+0x1fc>
 8005f2c:	7821      	ldrb	r1, [r4, #0]
 8005f2e:	2203      	movs	r2, #3
 8005f30:	4650      	mov	r0, sl
 8005f32:	f7fa f94d 	bl	80001d0 <memchr>
 8005f36:	b140      	cbz	r0, 8005f4a <_svfiprintf_r+0x152>
 8005f38:	2340      	movs	r3, #64	; 0x40
 8005f3a:	eba0 000a 	sub.w	r0, r0, sl
 8005f3e:	fa03 f000 	lsl.w	r0, r3, r0
 8005f42:	9b04      	ldr	r3, [sp, #16]
 8005f44:	4303      	orrs	r3, r0
 8005f46:	3401      	adds	r4, #1
 8005f48:	9304      	str	r3, [sp, #16]
 8005f4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f4e:	4826      	ldr	r0, [pc, #152]	; (8005fe8 <_svfiprintf_r+0x1f0>)
 8005f50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f54:	2206      	movs	r2, #6
 8005f56:	f7fa f93b 	bl	80001d0 <memchr>
 8005f5a:	2800      	cmp	r0, #0
 8005f5c:	d038      	beq.n	8005fd0 <_svfiprintf_r+0x1d8>
 8005f5e:	4b23      	ldr	r3, [pc, #140]	; (8005fec <_svfiprintf_r+0x1f4>)
 8005f60:	bb1b      	cbnz	r3, 8005faa <_svfiprintf_r+0x1b2>
 8005f62:	9b03      	ldr	r3, [sp, #12]
 8005f64:	3307      	adds	r3, #7
 8005f66:	f023 0307 	bic.w	r3, r3, #7
 8005f6a:	3308      	adds	r3, #8
 8005f6c:	9303      	str	r3, [sp, #12]
 8005f6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f70:	4433      	add	r3, r6
 8005f72:	9309      	str	r3, [sp, #36]	; 0x24
 8005f74:	e767      	b.n	8005e46 <_svfiprintf_r+0x4e>
 8005f76:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f7a:	460c      	mov	r4, r1
 8005f7c:	2001      	movs	r0, #1
 8005f7e:	e7a5      	b.n	8005ecc <_svfiprintf_r+0xd4>
 8005f80:	2300      	movs	r3, #0
 8005f82:	3401      	adds	r4, #1
 8005f84:	9305      	str	r3, [sp, #20]
 8005f86:	4619      	mov	r1, r3
 8005f88:	f04f 0c0a 	mov.w	ip, #10
 8005f8c:	4620      	mov	r0, r4
 8005f8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f92:	3a30      	subs	r2, #48	; 0x30
 8005f94:	2a09      	cmp	r2, #9
 8005f96:	d903      	bls.n	8005fa0 <_svfiprintf_r+0x1a8>
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d0c5      	beq.n	8005f28 <_svfiprintf_r+0x130>
 8005f9c:	9105      	str	r1, [sp, #20]
 8005f9e:	e7c3      	b.n	8005f28 <_svfiprintf_r+0x130>
 8005fa0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fa4:	4604      	mov	r4, r0
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e7f0      	b.n	8005f8c <_svfiprintf_r+0x194>
 8005faa:	ab03      	add	r3, sp, #12
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	462a      	mov	r2, r5
 8005fb0:	4b0f      	ldr	r3, [pc, #60]	; (8005ff0 <_svfiprintf_r+0x1f8>)
 8005fb2:	a904      	add	r1, sp, #16
 8005fb4:	4638      	mov	r0, r7
 8005fb6:	f3af 8000 	nop.w
 8005fba:	1c42      	adds	r2, r0, #1
 8005fbc:	4606      	mov	r6, r0
 8005fbe:	d1d6      	bne.n	8005f6e <_svfiprintf_r+0x176>
 8005fc0:	89ab      	ldrh	r3, [r5, #12]
 8005fc2:	065b      	lsls	r3, r3, #25
 8005fc4:	f53f af2c 	bmi.w	8005e20 <_svfiprintf_r+0x28>
 8005fc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fca:	b01d      	add	sp, #116	; 0x74
 8005fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fd0:	ab03      	add	r3, sp, #12
 8005fd2:	9300      	str	r3, [sp, #0]
 8005fd4:	462a      	mov	r2, r5
 8005fd6:	4b06      	ldr	r3, [pc, #24]	; (8005ff0 <_svfiprintf_r+0x1f8>)
 8005fd8:	a904      	add	r1, sp, #16
 8005fda:	4638      	mov	r0, r7
 8005fdc:	f000 f87a 	bl	80060d4 <_printf_i>
 8005fe0:	e7eb      	b.n	8005fba <_svfiprintf_r+0x1c2>
 8005fe2:	bf00      	nop
 8005fe4:	08007160 	.word	0x08007160
 8005fe8:	0800716a 	.word	0x0800716a
 8005fec:	00000000 	.word	0x00000000
 8005ff0:	08005d41 	.word	0x08005d41
 8005ff4:	08007166 	.word	0x08007166

08005ff8 <_printf_common>:
 8005ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ffc:	4616      	mov	r6, r2
 8005ffe:	4699      	mov	r9, r3
 8006000:	688a      	ldr	r2, [r1, #8]
 8006002:	690b      	ldr	r3, [r1, #16]
 8006004:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006008:	4293      	cmp	r3, r2
 800600a:	bfb8      	it	lt
 800600c:	4613      	movlt	r3, r2
 800600e:	6033      	str	r3, [r6, #0]
 8006010:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006014:	4607      	mov	r7, r0
 8006016:	460c      	mov	r4, r1
 8006018:	b10a      	cbz	r2, 800601e <_printf_common+0x26>
 800601a:	3301      	adds	r3, #1
 800601c:	6033      	str	r3, [r6, #0]
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	0699      	lsls	r1, r3, #26
 8006022:	bf42      	ittt	mi
 8006024:	6833      	ldrmi	r3, [r6, #0]
 8006026:	3302      	addmi	r3, #2
 8006028:	6033      	strmi	r3, [r6, #0]
 800602a:	6825      	ldr	r5, [r4, #0]
 800602c:	f015 0506 	ands.w	r5, r5, #6
 8006030:	d106      	bne.n	8006040 <_printf_common+0x48>
 8006032:	f104 0a19 	add.w	sl, r4, #25
 8006036:	68e3      	ldr	r3, [r4, #12]
 8006038:	6832      	ldr	r2, [r6, #0]
 800603a:	1a9b      	subs	r3, r3, r2
 800603c:	42ab      	cmp	r3, r5
 800603e:	dc26      	bgt.n	800608e <_printf_common+0x96>
 8006040:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006044:	1e13      	subs	r3, r2, #0
 8006046:	6822      	ldr	r2, [r4, #0]
 8006048:	bf18      	it	ne
 800604a:	2301      	movne	r3, #1
 800604c:	0692      	lsls	r2, r2, #26
 800604e:	d42b      	bmi.n	80060a8 <_printf_common+0xb0>
 8006050:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006054:	4649      	mov	r1, r9
 8006056:	4638      	mov	r0, r7
 8006058:	47c0      	blx	r8
 800605a:	3001      	adds	r0, #1
 800605c:	d01e      	beq.n	800609c <_printf_common+0xa4>
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	68e5      	ldr	r5, [r4, #12]
 8006062:	6832      	ldr	r2, [r6, #0]
 8006064:	f003 0306 	and.w	r3, r3, #6
 8006068:	2b04      	cmp	r3, #4
 800606a:	bf08      	it	eq
 800606c:	1aad      	subeq	r5, r5, r2
 800606e:	68a3      	ldr	r3, [r4, #8]
 8006070:	6922      	ldr	r2, [r4, #16]
 8006072:	bf0c      	ite	eq
 8006074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006078:	2500      	movne	r5, #0
 800607a:	4293      	cmp	r3, r2
 800607c:	bfc4      	itt	gt
 800607e:	1a9b      	subgt	r3, r3, r2
 8006080:	18ed      	addgt	r5, r5, r3
 8006082:	2600      	movs	r6, #0
 8006084:	341a      	adds	r4, #26
 8006086:	42b5      	cmp	r5, r6
 8006088:	d11a      	bne.n	80060c0 <_printf_common+0xc8>
 800608a:	2000      	movs	r0, #0
 800608c:	e008      	b.n	80060a0 <_printf_common+0xa8>
 800608e:	2301      	movs	r3, #1
 8006090:	4652      	mov	r2, sl
 8006092:	4649      	mov	r1, r9
 8006094:	4638      	mov	r0, r7
 8006096:	47c0      	blx	r8
 8006098:	3001      	adds	r0, #1
 800609a:	d103      	bne.n	80060a4 <_printf_common+0xac>
 800609c:	f04f 30ff 	mov.w	r0, #4294967295
 80060a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060a4:	3501      	adds	r5, #1
 80060a6:	e7c6      	b.n	8006036 <_printf_common+0x3e>
 80060a8:	18e1      	adds	r1, r4, r3
 80060aa:	1c5a      	adds	r2, r3, #1
 80060ac:	2030      	movs	r0, #48	; 0x30
 80060ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060b2:	4422      	add	r2, r4
 80060b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060bc:	3302      	adds	r3, #2
 80060be:	e7c7      	b.n	8006050 <_printf_common+0x58>
 80060c0:	2301      	movs	r3, #1
 80060c2:	4622      	mov	r2, r4
 80060c4:	4649      	mov	r1, r9
 80060c6:	4638      	mov	r0, r7
 80060c8:	47c0      	blx	r8
 80060ca:	3001      	adds	r0, #1
 80060cc:	d0e6      	beq.n	800609c <_printf_common+0xa4>
 80060ce:	3601      	adds	r6, #1
 80060d0:	e7d9      	b.n	8006086 <_printf_common+0x8e>
	...

080060d4 <_printf_i>:
 80060d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060d8:	7e0f      	ldrb	r7, [r1, #24]
 80060da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80060dc:	2f78      	cmp	r7, #120	; 0x78
 80060de:	4691      	mov	r9, r2
 80060e0:	4680      	mov	r8, r0
 80060e2:	460c      	mov	r4, r1
 80060e4:	469a      	mov	sl, r3
 80060e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80060ea:	d807      	bhi.n	80060fc <_printf_i+0x28>
 80060ec:	2f62      	cmp	r7, #98	; 0x62
 80060ee:	d80a      	bhi.n	8006106 <_printf_i+0x32>
 80060f0:	2f00      	cmp	r7, #0
 80060f2:	f000 80d8 	beq.w	80062a6 <_printf_i+0x1d2>
 80060f6:	2f58      	cmp	r7, #88	; 0x58
 80060f8:	f000 80a3 	beq.w	8006242 <_printf_i+0x16e>
 80060fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006100:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006104:	e03a      	b.n	800617c <_printf_i+0xa8>
 8006106:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800610a:	2b15      	cmp	r3, #21
 800610c:	d8f6      	bhi.n	80060fc <_printf_i+0x28>
 800610e:	a101      	add	r1, pc, #4	; (adr r1, 8006114 <_printf_i+0x40>)
 8006110:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006114:	0800616d 	.word	0x0800616d
 8006118:	08006181 	.word	0x08006181
 800611c:	080060fd 	.word	0x080060fd
 8006120:	080060fd 	.word	0x080060fd
 8006124:	080060fd 	.word	0x080060fd
 8006128:	080060fd 	.word	0x080060fd
 800612c:	08006181 	.word	0x08006181
 8006130:	080060fd 	.word	0x080060fd
 8006134:	080060fd 	.word	0x080060fd
 8006138:	080060fd 	.word	0x080060fd
 800613c:	080060fd 	.word	0x080060fd
 8006140:	0800628d 	.word	0x0800628d
 8006144:	080061b1 	.word	0x080061b1
 8006148:	0800626f 	.word	0x0800626f
 800614c:	080060fd 	.word	0x080060fd
 8006150:	080060fd 	.word	0x080060fd
 8006154:	080062af 	.word	0x080062af
 8006158:	080060fd 	.word	0x080060fd
 800615c:	080061b1 	.word	0x080061b1
 8006160:	080060fd 	.word	0x080060fd
 8006164:	080060fd 	.word	0x080060fd
 8006168:	08006277 	.word	0x08006277
 800616c:	682b      	ldr	r3, [r5, #0]
 800616e:	1d1a      	adds	r2, r3, #4
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	602a      	str	r2, [r5, #0]
 8006174:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006178:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800617c:	2301      	movs	r3, #1
 800617e:	e0a3      	b.n	80062c8 <_printf_i+0x1f4>
 8006180:	6820      	ldr	r0, [r4, #0]
 8006182:	6829      	ldr	r1, [r5, #0]
 8006184:	0606      	lsls	r6, r0, #24
 8006186:	f101 0304 	add.w	r3, r1, #4
 800618a:	d50a      	bpl.n	80061a2 <_printf_i+0xce>
 800618c:	680e      	ldr	r6, [r1, #0]
 800618e:	602b      	str	r3, [r5, #0]
 8006190:	2e00      	cmp	r6, #0
 8006192:	da03      	bge.n	800619c <_printf_i+0xc8>
 8006194:	232d      	movs	r3, #45	; 0x2d
 8006196:	4276      	negs	r6, r6
 8006198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800619c:	485e      	ldr	r0, [pc, #376]	; (8006318 <_printf_i+0x244>)
 800619e:	230a      	movs	r3, #10
 80061a0:	e019      	b.n	80061d6 <_printf_i+0x102>
 80061a2:	680e      	ldr	r6, [r1, #0]
 80061a4:	602b      	str	r3, [r5, #0]
 80061a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061aa:	bf18      	it	ne
 80061ac:	b236      	sxthne	r6, r6
 80061ae:	e7ef      	b.n	8006190 <_printf_i+0xbc>
 80061b0:	682b      	ldr	r3, [r5, #0]
 80061b2:	6820      	ldr	r0, [r4, #0]
 80061b4:	1d19      	adds	r1, r3, #4
 80061b6:	6029      	str	r1, [r5, #0]
 80061b8:	0601      	lsls	r1, r0, #24
 80061ba:	d501      	bpl.n	80061c0 <_printf_i+0xec>
 80061bc:	681e      	ldr	r6, [r3, #0]
 80061be:	e002      	b.n	80061c6 <_printf_i+0xf2>
 80061c0:	0646      	lsls	r6, r0, #25
 80061c2:	d5fb      	bpl.n	80061bc <_printf_i+0xe8>
 80061c4:	881e      	ldrh	r6, [r3, #0]
 80061c6:	4854      	ldr	r0, [pc, #336]	; (8006318 <_printf_i+0x244>)
 80061c8:	2f6f      	cmp	r7, #111	; 0x6f
 80061ca:	bf0c      	ite	eq
 80061cc:	2308      	moveq	r3, #8
 80061ce:	230a      	movne	r3, #10
 80061d0:	2100      	movs	r1, #0
 80061d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061d6:	6865      	ldr	r5, [r4, #4]
 80061d8:	60a5      	str	r5, [r4, #8]
 80061da:	2d00      	cmp	r5, #0
 80061dc:	bfa2      	ittt	ge
 80061de:	6821      	ldrge	r1, [r4, #0]
 80061e0:	f021 0104 	bicge.w	r1, r1, #4
 80061e4:	6021      	strge	r1, [r4, #0]
 80061e6:	b90e      	cbnz	r6, 80061ec <_printf_i+0x118>
 80061e8:	2d00      	cmp	r5, #0
 80061ea:	d04d      	beq.n	8006288 <_printf_i+0x1b4>
 80061ec:	4615      	mov	r5, r2
 80061ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80061f2:	fb03 6711 	mls	r7, r3, r1, r6
 80061f6:	5dc7      	ldrb	r7, [r0, r7]
 80061f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80061fc:	4637      	mov	r7, r6
 80061fe:	42bb      	cmp	r3, r7
 8006200:	460e      	mov	r6, r1
 8006202:	d9f4      	bls.n	80061ee <_printf_i+0x11a>
 8006204:	2b08      	cmp	r3, #8
 8006206:	d10b      	bne.n	8006220 <_printf_i+0x14c>
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	07de      	lsls	r6, r3, #31
 800620c:	d508      	bpl.n	8006220 <_printf_i+0x14c>
 800620e:	6923      	ldr	r3, [r4, #16]
 8006210:	6861      	ldr	r1, [r4, #4]
 8006212:	4299      	cmp	r1, r3
 8006214:	bfde      	ittt	le
 8006216:	2330      	movle	r3, #48	; 0x30
 8006218:	f805 3c01 	strble.w	r3, [r5, #-1]
 800621c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006220:	1b52      	subs	r2, r2, r5
 8006222:	6122      	str	r2, [r4, #16]
 8006224:	f8cd a000 	str.w	sl, [sp]
 8006228:	464b      	mov	r3, r9
 800622a:	aa03      	add	r2, sp, #12
 800622c:	4621      	mov	r1, r4
 800622e:	4640      	mov	r0, r8
 8006230:	f7ff fee2 	bl	8005ff8 <_printf_common>
 8006234:	3001      	adds	r0, #1
 8006236:	d14c      	bne.n	80062d2 <_printf_i+0x1fe>
 8006238:	f04f 30ff 	mov.w	r0, #4294967295
 800623c:	b004      	add	sp, #16
 800623e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006242:	4835      	ldr	r0, [pc, #212]	; (8006318 <_printf_i+0x244>)
 8006244:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006248:	6829      	ldr	r1, [r5, #0]
 800624a:	6823      	ldr	r3, [r4, #0]
 800624c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006250:	6029      	str	r1, [r5, #0]
 8006252:	061d      	lsls	r5, r3, #24
 8006254:	d514      	bpl.n	8006280 <_printf_i+0x1ac>
 8006256:	07df      	lsls	r7, r3, #31
 8006258:	bf44      	itt	mi
 800625a:	f043 0320 	orrmi.w	r3, r3, #32
 800625e:	6023      	strmi	r3, [r4, #0]
 8006260:	b91e      	cbnz	r6, 800626a <_printf_i+0x196>
 8006262:	6823      	ldr	r3, [r4, #0]
 8006264:	f023 0320 	bic.w	r3, r3, #32
 8006268:	6023      	str	r3, [r4, #0]
 800626a:	2310      	movs	r3, #16
 800626c:	e7b0      	b.n	80061d0 <_printf_i+0xfc>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	f043 0320 	orr.w	r3, r3, #32
 8006274:	6023      	str	r3, [r4, #0]
 8006276:	2378      	movs	r3, #120	; 0x78
 8006278:	4828      	ldr	r0, [pc, #160]	; (800631c <_printf_i+0x248>)
 800627a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800627e:	e7e3      	b.n	8006248 <_printf_i+0x174>
 8006280:	0659      	lsls	r1, r3, #25
 8006282:	bf48      	it	mi
 8006284:	b2b6      	uxthmi	r6, r6
 8006286:	e7e6      	b.n	8006256 <_printf_i+0x182>
 8006288:	4615      	mov	r5, r2
 800628a:	e7bb      	b.n	8006204 <_printf_i+0x130>
 800628c:	682b      	ldr	r3, [r5, #0]
 800628e:	6826      	ldr	r6, [r4, #0]
 8006290:	6961      	ldr	r1, [r4, #20]
 8006292:	1d18      	adds	r0, r3, #4
 8006294:	6028      	str	r0, [r5, #0]
 8006296:	0635      	lsls	r5, r6, #24
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	d501      	bpl.n	80062a0 <_printf_i+0x1cc>
 800629c:	6019      	str	r1, [r3, #0]
 800629e:	e002      	b.n	80062a6 <_printf_i+0x1d2>
 80062a0:	0670      	lsls	r0, r6, #25
 80062a2:	d5fb      	bpl.n	800629c <_printf_i+0x1c8>
 80062a4:	8019      	strh	r1, [r3, #0]
 80062a6:	2300      	movs	r3, #0
 80062a8:	6123      	str	r3, [r4, #16]
 80062aa:	4615      	mov	r5, r2
 80062ac:	e7ba      	b.n	8006224 <_printf_i+0x150>
 80062ae:	682b      	ldr	r3, [r5, #0]
 80062b0:	1d1a      	adds	r2, r3, #4
 80062b2:	602a      	str	r2, [r5, #0]
 80062b4:	681d      	ldr	r5, [r3, #0]
 80062b6:	6862      	ldr	r2, [r4, #4]
 80062b8:	2100      	movs	r1, #0
 80062ba:	4628      	mov	r0, r5
 80062bc:	f7f9 ff88 	bl	80001d0 <memchr>
 80062c0:	b108      	cbz	r0, 80062c6 <_printf_i+0x1f2>
 80062c2:	1b40      	subs	r0, r0, r5
 80062c4:	6060      	str	r0, [r4, #4]
 80062c6:	6863      	ldr	r3, [r4, #4]
 80062c8:	6123      	str	r3, [r4, #16]
 80062ca:	2300      	movs	r3, #0
 80062cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062d0:	e7a8      	b.n	8006224 <_printf_i+0x150>
 80062d2:	6923      	ldr	r3, [r4, #16]
 80062d4:	462a      	mov	r2, r5
 80062d6:	4649      	mov	r1, r9
 80062d8:	4640      	mov	r0, r8
 80062da:	47d0      	blx	sl
 80062dc:	3001      	adds	r0, #1
 80062de:	d0ab      	beq.n	8006238 <_printf_i+0x164>
 80062e0:	6823      	ldr	r3, [r4, #0]
 80062e2:	079b      	lsls	r3, r3, #30
 80062e4:	d413      	bmi.n	800630e <_printf_i+0x23a>
 80062e6:	68e0      	ldr	r0, [r4, #12]
 80062e8:	9b03      	ldr	r3, [sp, #12]
 80062ea:	4298      	cmp	r0, r3
 80062ec:	bfb8      	it	lt
 80062ee:	4618      	movlt	r0, r3
 80062f0:	e7a4      	b.n	800623c <_printf_i+0x168>
 80062f2:	2301      	movs	r3, #1
 80062f4:	4632      	mov	r2, r6
 80062f6:	4649      	mov	r1, r9
 80062f8:	4640      	mov	r0, r8
 80062fa:	47d0      	blx	sl
 80062fc:	3001      	adds	r0, #1
 80062fe:	d09b      	beq.n	8006238 <_printf_i+0x164>
 8006300:	3501      	adds	r5, #1
 8006302:	68e3      	ldr	r3, [r4, #12]
 8006304:	9903      	ldr	r1, [sp, #12]
 8006306:	1a5b      	subs	r3, r3, r1
 8006308:	42ab      	cmp	r3, r5
 800630a:	dcf2      	bgt.n	80062f2 <_printf_i+0x21e>
 800630c:	e7eb      	b.n	80062e6 <_printf_i+0x212>
 800630e:	2500      	movs	r5, #0
 8006310:	f104 0619 	add.w	r6, r4, #25
 8006314:	e7f5      	b.n	8006302 <_printf_i+0x22e>
 8006316:	bf00      	nop
 8006318:	08007171 	.word	0x08007171
 800631c:	08007182 	.word	0x08007182

08006320 <memcpy>:
 8006320:	440a      	add	r2, r1
 8006322:	4291      	cmp	r1, r2
 8006324:	f100 33ff 	add.w	r3, r0, #4294967295
 8006328:	d100      	bne.n	800632c <memcpy+0xc>
 800632a:	4770      	bx	lr
 800632c:	b510      	push	{r4, lr}
 800632e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006332:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006336:	4291      	cmp	r1, r2
 8006338:	d1f9      	bne.n	800632e <memcpy+0xe>
 800633a:	bd10      	pop	{r4, pc}

0800633c <memmove>:
 800633c:	4288      	cmp	r0, r1
 800633e:	b510      	push	{r4, lr}
 8006340:	eb01 0402 	add.w	r4, r1, r2
 8006344:	d902      	bls.n	800634c <memmove+0x10>
 8006346:	4284      	cmp	r4, r0
 8006348:	4623      	mov	r3, r4
 800634a:	d807      	bhi.n	800635c <memmove+0x20>
 800634c:	1e43      	subs	r3, r0, #1
 800634e:	42a1      	cmp	r1, r4
 8006350:	d008      	beq.n	8006364 <memmove+0x28>
 8006352:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006356:	f803 2f01 	strb.w	r2, [r3, #1]!
 800635a:	e7f8      	b.n	800634e <memmove+0x12>
 800635c:	4402      	add	r2, r0
 800635e:	4601      	mov	r1, r0
 8006360:	428a      	cmp	r2, r1
 8006362:	d100      	bne.n	8006366 <memmove+0x2a>
 8006364:	bd10      	pop	{r4, pc}
 8006366:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800636a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800636e:	e7f7      	b.n	8006360 <memmove+0x24>

08006370 <_free_r>:
 8006370:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006372:	2900      	cmp	r1, #0
 8006374:	d044      	beq.n	8006400 <_free_r+0x90>
 8006376:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800637a:	9001      	str	r0, [sp, #4]
 800637c:	2b00      	cmp	r3, #0
 800637e:	f1a1 0404 	sub.w	r4, r1, #4
 8006382:	bfb8      	it	lt
 8006384:	18e4      	addlt	r4, r4, r3
 8006386:	f000 f913 	bl	80065b0 <__malloc_lock>
 800638a:	4a1e      	ldr	r2, [pc, #120]	; (8006404 <_free_r+0x94>)
 800638c:	9801      	ldr	r0, [sp, #4]
 800638e:	6813      	ldr	r3, [r2, #0]
 8006390:	b933      	cbnz	r3, 80063a0 <_free_r+0x30>
 8006392:	6063      	str	r3, [r4, #4]
 8006394:	6014      	str	r4, [r2, #0]
 8006396:	b003      	add	sp, #12
 8006398:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800639c:	f000 b90e 	b.w	80065bc <__malloc_unlock>
 80063a0:	42a3      	cmp	r3, r4
 80063a2:	d908      	bls.n	80063b6 <_free_r+0x46>
 80063a4:	6825      	ldr	r5, [r4, #0]
 80063a6:	1961      	adds	r1, r4, r5
 80063a8:	428b      	cmp	r3, r1
 80063aa:	bf01      	itttt	eq
 80063ac:	6819      	ldreq	r1, [r3, #0]
 80063ae:	685b      	ldreq	r3, [r3, #4]
 80063b0:	1949      	addeq	r1, r1, r5
 80063b2:	6021      	streq	r1, [r4, #0]
 80063b4:	e7ed      	b.n	8006392 <_free_r+0x22>
 80063b6:	461a      	mov	r2, r3
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	b10b      	cbz	r3, 80063c0 <_free_r+0x50>
 80063bc:	42a3      	cmp	r3, r4
 80063be:	d9fa      	bls.n	80063b6 <_free_r+0x46>
 80063c0:	6811      	ldr	r1, [r2, #0]
 80063c2:	1855      	adds	r5, r2, r1
 80063c4:	42a5      	cmp	r5, r4
 80063c6:	d10b      	bne.n	80063e0 <_free_r+0x70>
 80063c8:	6824      	ldr	r4, [r4, #0]
 80063ca:	4421      	add	r1, r4
 80063cc:	1854      	adds	r4, r2, r1
 80063ce:	42a3      	cmp	r3, r4
 80063d0:	6011      	str	r1, [r2, #0]
 80063d2:	d1e0      	bne.n	8006396 <_free_r+0x26>
 80063d4:	681c      	ldr	r4, [r3, #0]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	6053      	str	r3, [r2, #4]
 80063da:	4421      	add	r1, r4
 80063dc:	6011      	str	r1, [r2, #0]
 80063de:	e7da      	b.n	8006396 <_free_r+0x26>
 80063e0:	d902      	bls.n	80063e8 <_free_r+0x78>
 80063e2:	230c      	movs	r3, #12
 80063e4:	6003      	str	r3, [r0, #0]
 80063e6:	e7d6      	b.n	8006396 <_free_r+0x26>
 80063e8:	6825      	ldr	r5, [r4, #0]
 80063ea:	1961      	adds	r1, r4, r5
 80063ec:	428b      	cmp	r3, r1
 80063ee:	bf04      	itt	eq
 80063f0:	6819      	ldreq	r1, [r3, #0]
 80063f2:	685b      	ldreq	r3, [r3, #4]
 80063f4:	6063      	str	r3, [r4, #4]
 80063f6:	bf04      	itt	eq
 80063f8:	1949      	addeq	r1, r1, r5
 80063fa:	6021      	streq	r1, [r4, #0]
 80063fc:	6054      	str	r4, [r2, #4]
 80063fe:	e7ca      	b.n	8006396 <_free_r+0x26>
 8006400:	b003      	add	sp, #12
 8006402:	bd30      	pop	{r4, r5, pc}
 8006404:	200007d8 	.word	0x200007d8

08006408 <sbrk_aligned>:
 8006408:	b570      	push	{r4, r5, r6, lr}
 800640a:	4e0e      	ldr	r6, [pc, #56]	; (8006444 <sbrk_aligned+0x3c>)
 800640c:	460c      	mov	r4, r1
 800640e:	6831      	ldr	r1, [r6, #0]
 8006410:	4605      	mov	r5, r0
 8006412:	b911      	cbnz	r1, 800641a <sbrk_aligned+0x12>
 8006414:	f000 f8bc 	bl	8006590 <_sbrk_r>
 8006418:	6030      	str	r0, [r6, #0]
 800641a:	4621      	mov	r1, r4
 800641c:	4628      	mov	r0, r5
 800641e:	f000 f8b7 	bl	8006590 <_sbrk_r>
 8006422:	1c43      	adds	r3, r0, #1
 8006424:	d00a      	beq.n	800643c <sbrk_aligned+0x34>
 8006426:	1cc4      	adds	r4, r0, #3
 8006428:	f024 0403 	bic.w	r4, r4, #3
 800642c:	42a0      	cmp	r0, r4
 800642e:	d007      	beq.n	8006440 <sbrk_aligned+0x38>
 8006430:	1a21      	subs	r1, r4, r0
 8006432:	4628      	mov	r0, r5
 8006434:	f000 f8ac 	bl	8006590 <_sbrk_r>
 8006438:	3001      	adds	r0, #1
 800643a:	d101      	bne.n	8006440 <sbrk_aligned+0x38>
 800643c:	f04f 34ff 	mov.w	r4, #4294967295
 8006440:	4620      	mov	r0, r4
 8006442:	bd70      	pop	{r4, r5, r6, pc}
 8006444:	200007dc 	.word	0x200007dc

08006448 <_malloc_r>:
 8006448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800644c:	1ccd      	adds	r5, r1, #3
 800644e:	f025 0503 	bic.w	r5, r5, #3
 8006452:	3508      	adds	r5, #8
 8006454:	2d0c      	cmp	r5, #12
 8006456:	bf38      	it	cc
 8006458:	250c      	movcc	r5, #12
 800645a:	2d00      	cmp	r5, #0
 800645c:	4607      	mov	r7, r0
 800645e:	db01      	blt.n	8006464 <_malloc_r+0x1c>
 8006460:	42a9      	cmp	r1, r5
 8006462:	d905      	bls.n	8006470 <_malloc_r+0x28>
 8006464:	230c      	movs	r3, #12
 8006466:	603b      	str	r3, [r7, #0]
 8006468:	2600      	movs	r6, #0
 800646a:	4630      	mov	r0, r6
 800646c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006470:	4e2e      	ldr	r6, [pc, #184]	; (800652c <_malloc_r+0xe4>)
 8006472:	f000 f89d 	bl	80065b0 <__malloc_lock>
 8006476:	6833      	ldr	r3, [r6, #0]
 8006478:	461c      	mov	r4, r3
 800647a:	bb34      	cbnz	r4, 80064ca <_malloc_r+0x82>
 800647c:	4629      	mov	r1, r5
 800647e:	4638      	mov	r0, r7
 8006480:	f7ff ffc2 	bl	8006408 <sbrk_aligned>
 8006484:	1c43      	adds	r3, r0, #1
 8006486:	4604      	mov	r4, r0
 8006488:	d14d      	bne.n	8006526 <_malloc_r+0xde>
 800648a:	6834      	ldr	r4, [r6, #0]
 800648c:	4626      	mov	r6, r4
 800648e:	2e00      	cmp	r6, #0
 8006490:	d140      	bne.n	8006514 <_malloc_r+0xcc>
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	4631      	mov	r1, r6
 8006496:	4638      	mov	r0, r7
 8006498:	eb04 0803 	add.w	r8, r4, r3
 800649c:	f000 f878 	bl	8006590 <_sbrk_r>
 80064a0:	4580      	cmp	r8, r0
 80064a2:	d13a      	bne.n	800651a <_malloc_r+0xd2>
 80064a4:	6821      	ldr	r1, [r4, #0]
 80064a6:	3503      	adds	r5, #3
 80064a8:	1a6d      	subs	r5, r5, r1
 80064aa:	f025 0503 	bic.w	r5, r5, #3
 80064ae:	3508      	adds	r5, #8
 80064b0:	2d0c      	cmp	r5, #12
 80064b2:	bf38      	it	cc
 80064b4:	250c      	movcc	r5, #12
 80064b6:	4629      	mov	r1, r5
 80064b8:	4638      	mov	r0, r7
 80064ba:	f7ff ffa5 	bl	8006408 <sbrk_aligned>
 80064be:	3001      	adds	r0, #1
 80064c0:	d02b      	beq.n	800651a <_malloc_r+0xd2>
 80064c2:	6823      	ldr	r3, [r4, #0]
 80064c4:	442b      	add	r3, r5
 80064c6:	6023      	str	r3, [r4, #0]
 80064c8:	e00e      	b.n	80064e8 <_malloc_r+0xa0>
 80064ca:	6822      	ldr	r2, [r4, #0]
 80064cc:	1b52      	subs	r2, r2, r5
 80064ce:	d41e      	bmi.n	800650e <_malloc_r+0xc6>
 80064d0:	2a0b      	cmp	r2, #11
 80064d2:	d916      	bls.n	8006502 <_malloc_r+0xba>
 80064d4:	1961      	adds	r1, r4, r5
 80064d6:	42a3      	cmp	r3, r4
 80064d8:	6025      	str	r5, [r4, #0]
 80064da:	bf18      	it	ne
 80064dc:	6059      	strne	r1, [r3, #4]
 80064de:	6863      	ldr	r3, [r4, #4]
 80064e0:	bf08      	it	eq
 80064e2:	6031      	streq	r1, [r6, #0]
 80064e4:	5162      	str	r2, [r4, r5]
 80064e6:	604b      	str	r3, [r1, #4]
 80064e8:	4638      	mov	r0, r7
 80064ea:	f104 060b 	add.w	r6, r4, #11
 80064ee:	f000 f865 	bl	80065bc <__malloc_unlock>
 80064f2:	f026 0607 	bic.w	r6, r6, #7
 80064f6:	1d23      	adds	r3, r4, #4
 80064f8:	1af2      	subs	r2, r6, r3
 80064fa:	d0b6      	beq.n	800646a <_malloc_r+0x22>
 80064fc:	1b9b      	subs	r3, r3, r6
 80064fe:	50a3      	str	r3, [r4, r2]
 8006500:	e7b3      	b.n	800646a <_malloc_r+0x22>
 8006502:	6862      	ldr	r2, [r4, #4]
 8006504:	42a3      	cmp	r3, r4
 8006506:	bf0c      	ite	eq
 8006508:	6032      	streq	r2, [r6, #0]
 800650a:	605a      	strne	r2, [r3, #4]
 800650c:	e7ec      	b.n	80064e8 <_malloc_r+0xa0>
 800650e:	4623      	mov	r3, r4
 8006510:	6864      	ldr	r4, [r4, #4]
 8006512:	e7b2      	b.n	800647a <_malloc_r+0x32>
 8006514:	4634      	mov	r4, r6
 8006516:	6876      	ldr	r6, [r6, #4]
 8006518:	e7b9      	b.n	800648e <_malloc_r+0x46>
 800651a:	230c      	movs	r3, #12
 800651c:	603b      	str	r3, [r7, #0]
 800651e:	4638      	mov	r0, r7
 8006520:	f000 f84c 	bl	80065bc <__malloc_unlock>
 8006524:	e7a1      	b.n	800646a <_malloc_r+0x22>
 8006526:	6025      	str	r5, [r4, #0]
 8006528:	e7de      	b.n	80064e8 <_malloc_r+0xa0>
 800652a:	bf00      	nop
 800652c:	200007d8 	.word	0x200007d8

08006530 <_realloc_r>:
 8006530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006534:	4680      	mov	r8, r0
 8006536:	4614      	mov	r4, r2
 8006538:	460e      	mov	r6, r1
 800653a:	b921      	cbnz	r1, 8006546 <_realloc_r+0x16>
 800653c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006540:	4611      	mov	r1, r2
 8006542:	f7ff bf81 	b.w	8006448 <_malloc_r>
 8006546:	b92a      	cbnz	r2, 8006554 <_realloc_r+0x24>
 8006548:	f7ff ff12 	bl	8006370 <_free_r>
 800654c:	4625      	mov	r5, r4
 800654e:	4628      	mov	r0, r5
 8006550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006554:	f000 f838 	bl	80065c8 <_malloc_usable_size_r>
 8006558:	4284      	cmp	r4, r0
 800655a:	4607      	mov	r7, r0
 800655c:	d802      	bhi.n	8006564 <_realloc_r+0x34>
 800655e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006562:	d812      	bhi.n	800658a <_realloc_r+0x5a>
 8006564:	4621      	mov	r1, r4
 8006566:	4640      	mov	r0, r8
 8006568:	f7ff ff6e 	bl	8006448 <_malloc_r>
 800656c:	4605      	mov	r5, r0
 800656e:	2800      	cmp	r0, #0
 8006570:	d0ed      	beq.n	800654e <_realloc_r+0x1e>
 8006572:	42bc      	cmp	r4, r7
 8006574:	4622      	mov	r2, r4
 8006576:	4631      	mov	r1, r6
 8006578:	bf28      	it	cs
 800657a:	463a      	movcs	r2, r7
 800657c:	f7ff fed0 	bl	8006320 <memcpy>
 8006580:	4631      	mov	r1, r6
 8006582:	4640      	mov	r0, r8
 8006584:	f7ff fef4 	bl	8006370 <_free_r>
 8006588:	e7e1      	b.n	800654e <_realloc_r+0x1e>
 800658a:	4635      	mov	r5, r6
 800658c:	e7df      	b.n	800654e <_realloc_r+0x1e>
	...

08006590 <_sbrk_r>:
 8006590:	b538      	push	{r3, r4, r5, lr}
 8006592:	4d06      	ldr	r5, [pc, #24]	; (80065ac <_sbrk_r+0x1c>)
 8006594:	2300      	movs	r3, #0
 8006596:	4604      	mov	r4, r0
 8006598:	4608      	mov	r0, r1
 800659a:	602b      	str	r3, [r5, #0]
 800659c:	f7fb ff62 	bl	8002464 <_sbrk>
 80065a0:	1c43      	adds	r3, r0, #1
 80065a2:	d102      	bne.n	80065aa <_sbrk_r+0x1a>
 80065a4:	682b      	ldr	r3, [r5, #0]
 80065a6:	b103      	cbz	r3, 80065aa <_sbrk_r+0x1a>
 80065a8:	6023      	str	r3, [r4, #0]
 80065aa:	bd38      	pop	{r3, r4, r5, pc}
 80065ac:	200007e0 	.word	0x200007e0

080065b0 <__malloc_lock>:
 80065b0:	4801      	ldr	r0, [pc, #4]	; (80065b8 <__malloc_lock+0x8>)
 80065b2:	f000 b811 	b.w	80065d8 <__retarget_lock_acquire_recursive>
 80065b6:	bf00      	nop
 80065b8:	200007e4 	.word	0x200007e4

080065bc <__malloc_unlock>:
 80065bc:	4801      	ldr	r0, [pc, #4]	; (80065c4 <__malloc_unlock+0x8>)
 80065be:	f000 b80c 	b.w	80065da <__retarget_lock_release_recursive>
 80065c2:	bf00      	nop
 80065c4:	200007e4 	.word	0x200007e4

080065c8 <_malloc_usable_size_r>:
 80065c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065cc:	1f18      	subs	r0, r3, #4
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	bfbc      	itt	lt
 80065d2:	580b      	ldrlt	r3, [r1, r0]
 80065d4:	18c0      	addlt	r0, r0, r3
 80065d6:	4770      	bx	lr

080065d8 <__retarget_lock_acquire_recursive>:
 80065d8:	4770      	bx	lr

080065da <__retarget_lock_release_recursive>:
 80065da:	4770      	bx	lr

080065dc <_init>:
 80065dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065de:	bf00      	nop
 80065e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065e2:	bc08      	pop	{r3}
 80065e4:	469e      	mov	lr, r3
 80065e6:	4770      	bx	lr

080065e8 <_fini>:
 80065e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ea:	bf00      	nop
 80065ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ee:	bc08      	pop	{r3}
 80065f0:	469e      	mov	lr, r3
 80065f2:	4770      	bx	lr
