# Sat Sep  6 16:25:16 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: MUSTAFA

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309act, Build 395R, Built Apr 29 2025 06:36:49, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 204MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 204MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 204MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 204MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 

@N: MF104 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10619:8:10619:19|Found compile point of type hard on View view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) 
@N: MF104 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7494:7:7494:21|Found compile point of type hard on View view:work.miv_rv32_expipe_Z7(verilog) 
@N: MF104 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\miv_rv32_c0\miv_rv32_c0.v":79:7:79:17|Found compile point of type hard on View view:work.MIV_RV32_C0(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.MIV_RV32_C0(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 268MB peak: 268MB)


Finished environment creation (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 269MB peak: 269MB)


Start loading ILMs (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 269MB peak: 269MB)


Start creating ILM for FPGA miv_rv32_expipe_Z7 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 275MB peak: 275MB)


Finished creating ILM for FPGA miv_rv32_expipe_Z7 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 275MB peak: 275MB)


Finished loading ILMs (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 276MB peak: 276MB)


Begin compile point sub-process log

@N: MF106 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\miv_rv32_c0\miv_rv32_c0.v":79:7:79:17|Mapping Compile point view:work.MIV_RV32_C0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 276MB peak: 276MB)

@N: BZ173 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19089:4:19089:7|ROM lsu_emi_req_fence_1[2:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) mapped in logic.
@N: MO106 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19089:4:19089:7|Found ROM lsu_emi_req_fence_1[2:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) with 10 words by 3 bits.
@N: BZ173 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v":267:2:267:5|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.
@N: BZ173 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v":267:2:267:5|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.
@N: MO106 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v":267:2:267:5|Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) with 3 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 280MB peak: 280MB)

Encoding state machine PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbcurr_state[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[25] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|RAM u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0] (in view: work.miv_rv32_ipcore_Z10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Found startup values on RAM instance u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0] (in view: work.miv_rv32_ipcore_Z10(verilog)).
@N: FX702 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Found startup values on RAM instance u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0]
@N: MF135 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[2:0] is 2 words by 3 bits.
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[0].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[1].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[2].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[0].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[1].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[2].
@N: MF135 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[6:0] is 2 words by 7 bits.
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[0].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[1].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[2].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[3].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[4].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[5].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[6].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[0].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[1].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[2].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[3].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[4].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[5].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[6].
@N: MF135 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory[33:0] is 2 words by 34 bits.
@N: MF135 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory[40:0] is 2 words by 41 bits.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][5] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][5] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][0] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][1] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][0] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][1] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing sequential instance u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[0] (in view: work.miv_rv32_ipcore_Z10(verilog)) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing sequential instance u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[16] (in view: work.miv_rv32_ipcore_Z10(verilog)) because it does not drive other instances.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF135 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp_1[0] is 4 words by 1 bits.
@N: MF135 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp[0] is 4 words by 1 bits.
@N: MF135 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0] is 4 words by 32 bits.
@N: MF135 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp[15:0] is 4 words by 16 bits.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing sequential instance gen_buff_loop\[0\]\.buff_entry_error_resp_1.gen_buff_loop\[0\]\.buff_entry_error_resp_1_ram3_[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram0_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram2_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4547:53:4547:117|Found 32 by 32 bit equality operator ('==') u_csr_privarch_0.gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_expipe_Z7(verilog))
@N: MF179 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4547:53:4547:117|Found 32 by 32 bit equality operator ('==') u_csr_privarch_0.gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_expipe_Z7(verilog))
@N: MF179 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11165:64:11165:92|Found 32 by 32 bit equality operator ('==') u_exu_0.un152_exu_alu_result (in view: work.miv_rv32_expipe_Z7(verilog))
Encoding state machine gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16135:12:16135:20|There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)); safe FSM implementation is not required.
Encoding state machine debug_state[5:0] (in view: work.miv_rv32_debug_du(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15192:0:15192:8|There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15548:0:15548:8|Found counter in view:work.miv_rv32_debug_sba(verilog) instance counter[7:0] 
Encoding state machine gen_apb_byte_shim\.apb_st[5:0] (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_0(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine ahb_st[2:0] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[16] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[17] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[18] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[19] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[20] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[21] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[22] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[23] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[24] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[25] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[26] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[27] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[28] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[29] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[30] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[31] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
@N: MO231 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":13076:6:13076:14|Found counter in view:work.miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820(verilog) instance mtime_count_out[63:0] 

Starting factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 292MB peak: 292MB)


Finished factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 332MB peak: 332MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[1] (in view: work.MIV_RV32_C0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[1] (in view: work.MIV_RV32_C0(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 325MB peak: 356MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 326MB peak: 356MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:15s; Memory used current: 349MB peak: 356MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:15s; Memory used current: 349MB peak: 356MB)

@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16013:12:16013:20|Removing sequential instance MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[0] (in view: work.MIV_RV32_C0(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:18s; Memory used current: 351MB peak: 356MB)


Finished technology mapping (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:22s; Memory used current: 397MB peak: 418MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:23s		   -26.70ns		6929 /      2398
   2		0h:01m:23s		   -26.70ns		6838 /      2398
   3		0h:01m:24s		   -26.70ns		6839 /      2398
   4		0h:01m:25s		   -26.70ns		6840 /      2398
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16366:12:16366:20|Replicating instance MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR_8[31] (in view: work.MIV_RV32_C0(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:01m:33s		   -26.48ns		6862 /      2398
   6		0h:01m:34s		   -26.48ns		6866 /      2398
   7		0h:01m:36s		   -26.48ns		6868 /      2398
   8		0h:01m:37s		   -26.48ns		6869 /      2398
   9		0h:01m:38s		   -26.48ns		6870 /      2398


  10		0h:01m:40s		   -26.48ns		6883 /      2398
  11		0h:01m:42s		   -26.48ns		6888 /      2398
  12		0h:01m:43s		   -26.48ns		6891 /      2398

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:47s; CPU Time elapsed 0h:01m:46s; Memory used current: 407MB peak: 418MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:47s; CPU Time elapsed 0h:01m:46s; Memory used current: 407MB peak: 418MB)


End compile point sub-process log

@N: MT615 |Found clock REF_CLK_0 with period 20.00ns 
@N: MT615 |Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 12.50ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z3|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.N_2.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Sep  6 16:27:04 2025
#


Top view:               PROC_SUBSYSTEM
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\designer\PROC_SUBSYSTEM\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -26.878

                                            Requested     Estimated     Requested     Estimated                 Clock                          Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                           Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z3|N_2_inferred_clock         100.0 MHz     149.8 MHz     10.000        6.677         1.662       inferred                       Inferred_clkgroup_0_2
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     80.0 MHz      50.6 MHz      12.500        19.759        -7.258      generated (from REF_CLK_0)     group_49_11_1        
REF_CLK_0                                   50.0 MHz      NA            20.000        NA            NA          declared                       default_clkgroup     
TCK                                         6.0 MHz       NA            166.670       NA            NA          declared                       group_49_11_2        
System                                      100.0 MHz     27.1 MHz      10.000        36.878        -26.878     system                         system_clkgroup      
====================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack  |  constraint  slack    |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  12.500      -3.838   |  No paths    -      |  No paths    -        |  No paths    -    
System                                   COREJTAGDEBUG_Z3|N_2_inferred_clock      |  10.000      -26.878  |  No paths    -      |  10.000      -26.878  |  No paths    -    
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  System                                   |  12.500      -7.140   |  No paths    -      |  No paths    -        |  No paths    -    
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  12.500      -7.259   |  No paths    -      |  No paths    -        |  No paths    -    
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  COREJTAGDEBUG_Z3|N_2_inferred_clock      |  Diff grp    -        |  No paths    -      |  Diff grp    -        |  No paths    -    
COREJTAGDEBUG_Z3|N_2_inferred_clock      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  Diff grp    -        |  No paths    -      |  No paths    -        |  Diff grp    -    
COREJTAGDEBUG_Z3|N_2_inferred_clock      COREJTAGDEBUG_Z3|N_2_inferred_clock      |  10.000      6.005    |  10.000      6.559  |  5.000       2.242    |  5.000       1.662
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_Z3|N_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                           Starting                                                                     Arrival          
Instance                                                                                                                                                                                                                   Reference                               Type     Pin     Net                 Time        Slack
                                                                                                                                                                                                                           Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[1]                  COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       irReg[1]            0.201       1.662
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[2]                  COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       irReg[2]            0.201       1.708
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[3]                  COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       irReg[3]            0.201       1.745
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[0]                  COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       irReg[0]            0.218       1.973
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[4]                  COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       irReg[4]            0.218       2.006
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[1]                         COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       shiftDMI[1]         0.201       2.242
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[0]                         COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       shiftDMI[0]         0.218       2.247
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.fifo_reset                          COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       fifo_reset          0.218       2.370
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       currTapState[8]     0.218       2.685
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.genblk3\.shift_active_high\.shift_active_low\.shiftIR_ne_0                                         COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       shiftIR_ne_0        0.218       3.532
=========================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                       Starting                                                                             Required          
Instance                                                                                                                                                                                               Reference                               Type     Pin     Net                         Time         Slack
                                                                                                                                                                                                       Clock                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[0]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      EN      un1_shiftDMI_0_sqmuxa_i     4.873        1.662
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[1]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      EN      un1_shiftDMI_0_sqmuxa_i     4.873        1.662
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[2]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      EN      un1_shiftDMI_0_sqmuxa_i     4.873        1.662
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[3]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      EN      un1_shiftDMI_0_sqmuxa_i     4.873        1.662
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[4]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      EN      un1_shiftDMI_0_sqmuxa_i     4.873        1.662
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[5]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      EN      un1_shiftDMI_0_sqmuxa_i     4.873        1.662
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[6]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      EN      un1_shiftDMI_0_sqmuxa_i     4.873        1.662
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[7]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      EN      un1_shiftDMI_0_sqmuxa_i     4.873        1.662
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[8]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      EN      un1_shiftDMI_0_sqmuxa_i     4.873        1.662
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[9]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      EN      un1_shiftDMI_0_sqmuxa_i     4.873        1.662
==============================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.873

    - Propagation time:                      3.211
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.662

    Number of logic level(s):                3
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[1] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[0] / EN
    The start point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[1]           SLE      Q        Out     0.201     0.201 f     -         
irReg[1]                                                                                                                                                                                                            Net      -        -       0.118     -           1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR21_0_a2_0             CFG3     C        In      -         0.319 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR21_0_a2_0             CFG3     Y        Out     0.130     0.449 r     -         
shiftDR21_0_a2_0                                                                                                                                                                                                    Net      -        -       0.579     -           5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR21_0_a2               CFG3     C        In      -         1.028 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR21_0_a2               CFG3     Y        Out     0.148     1.176 r     -         
shiftDR21                                                                                                                                                                                                           Net      -        -       0.878     -           39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat13_RNI6PRAI     CFG4     C        In      -         2.055 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat13_RNI6PRAI     CFG4     Y        Out     0.148     2.203 r     -         
un1_shiftDMI_0_sqmuxa_i                                                                                                                                                                                             Net      -        -       1.009     -           41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[0]                  SLE      EN       In      -         3.211 r     -         
==============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.338 is 0.754(22.6%) logic and 2.584(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                Starting                                                                                                                 Arrival           
Instance                                                                                                        Reference                                   Type     Pin     Net                                                         Time        Slack 
                                                                                                                Clock                                                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0]                                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                                              0.218       -7.258
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0]        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                                              0.218       -7.120
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][3]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][3]                                 0.218       -7.055
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][3]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[1\][3]                                 0.218       -7.022
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][0]                                 0.201       -6.952
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][1]                                 0.218       -6.930
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[1\][0]                                 0.201       -6.922
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.stage_state_retr                                     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       u_csr_privarch_0.u_miv_rv32_priv_irq_0.instr_valid_retr     0.218       -6.901
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[1\][1]                                 0.218       -6.898
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][2]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][2]                                 0.218       -6.893
===========================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                             Starting                                                                                                                   Required           
Instance                                                                                                                     Reference                                   Type     Pin     Net                                                           Time         Slack 
                                                                                                                             Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[0]                                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       N_3803                                                        12.500       -7.258
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[1]                                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       N_3804                                                        12.500       -7.258
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[2]                                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       N_3805                                                        12.500       -7.258
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[3]                                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       N_3806                                                        12.500       -7.258
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_debug_csr_ctrl_pipeline\.ex_retr_pipe_sw_csr_addr_retr[0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      gen_debug_gpr_ctrl_pipeline$ex_retr_pipe_gpr_wr_sel_retr5     12.373       -7.202
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_debug_csr_ctrl_pipeline\.ex_retr_pipe_sw_csr_addr_retr[1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      gen_debug_gpr_ctrl_pipeline$ex_retr_pipe_gpr_wr_sel_retr5     12.373       -7.202
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_debug_csr_ctrl_pipeline\.ex_retr_pipe_sw_csr_addr_retr[2]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      gen_debug_gpr_ctrl_pipeline$ex_retr_pipe_gpr_wr_sel_retr5     12.373       -7.202
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_debug_csr_ctrl_pipeline\.ex_retr_pipe_sw_csr_addr_retr[3]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      gen_debug_gpr_ctrl_pipeline$ex_retr_pipe_gpr_wr_sel_retr5     12.373       -7.202
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_debug_csr_ctrl_pipeline\.ex_retr_pipe_sw_csr_addr_retr[4]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      gen_debug_gpr_ctrl_pipeline$ex_retr_pipe_gpr_wr_sel_retr5     12.373       -7.202
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_debug_csr_ctrl_pipeline\.ex_retr_pipe_sw_csr_addr_retr[5]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      gen_debug_gpr_ctrl_pipeline$ex_retr_pipe_gpr_wr_sel_retr5     12.373       -7.202
===========================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      19.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.259

    Number of logic level(s):                27
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[0] / D
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0]                                                                             SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                     Net      -        -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[3]                                                                          CFG3     C        In      -         0.904 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[3]                                                                          CFG3     Y        Out     0.148     1.052 r      -         
req_resp_state[3]                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_req_resp_state_1                                                                       CFG4     D        In      -         1.688 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_req_resp_state_1                                                                       CFG4     Y        Out     0.212     1.901 f      -         
un1_req_resp_state_1_i                                                                                                                             Net      -        -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                     CFG4     C        In      -         2.464 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                     CFG4     Y        Out     0.145     2.609 f      -         
un1_lsu_resp_valid38_1_i                                                                                                                           Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_valid_1                                                                    CFG4     D        In      -         2.727 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_valid_1                                                                    CFG4     Y        Out     0.192     2.919 f      -         
lsu_expipe_resp_valid_net                                                                                                                          Net      -        -       0.718     -            16        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_m1_0_a2_0     CFG4     D        In      -         3.637 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_m1_0_a2_0     CFG4     Y        Out     0.192     3.829 f      -         
u_csr_privarch_0.u_miv_rv32_priv_irq_0.interrupt_taken_timer                                                                                       Net      -        -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.machine_N_3_mux_i_0                                                    CFG4     B        In      -         4.408 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.machine_N_3_mux_i_0                                                    CFG4     Y        Out     0.077     4.485 f      -         
u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.machine_implicit_wr_en                                                                             Net      -        -       0.998     -            78        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.trap_taken                                                             CFG3     B        In      -         5.483 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.trap_taken                                                             CFG3     Y        Out     0.077     5.561 f      -         
u_idecode_0.trap_taken                                                                                                                             Net      -        -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15_N_4L6                                                                     CFG4     C        In      -         6.247 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15_N_4L6                                                                     CFG4     Y        Out     0.130     6.377 r      -         
u_exu_0.g0_15_1                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15                                                                           CFG4     C        In      -         6.495 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15                                                                           CFG4     Y        Out     0.132     6.627 f      -         
u_exu_0.start_slow_mul                                                                                                                             Net      -        -       0.878     -            39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                    CFG2     A        In      -         7.506 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                    CFG2     Y        Out     0.048     7.553 f      -         
u_exu_0.slow_mul$un1_alu_op_sel_int                                                                                                                Net      -        -       0.756     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.alu_op_sel_int[3]                                                               CFG2     A        In      -         8.309 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.alu_op_sel_int[3]                                                               CFG2     Y        Out     0.047     8.356 r      -         
u_exu_0.g0_9_1                                                                                                                                     Net      -        -       0.756     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result194                                                               CFG4     D        In      -         9.112 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result194                                                               CFG4     Y        Out     0.212     9.324 f      -         
u_bcu_0.g1_0_1_0                                                                                                                                   Net      -        -       0.848     -            33        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g1_0                                                                            CFG4     D        In      -         10.172 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g1_0                                                                            CFG4     Y        Out     0.192     10.363 f     -         
u_bcu_0.g0_1                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g0                                                                              CFG4     D        In      -         10.487 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g0                                                                              CFG4     Y        Out     0.192     10.679 f     -         
u_bcu_0.ifu_N_4_0_0_i                                                                                                                              Net      -        -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                          CFG3     B        In      -         11.376 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                          CFG3     Y        Out     0.084     11.460 r     -         
un5_fetch_ptr_sel_i                                                                                                                                Net      -        -       0.916     -            48        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                              CFG4     D        In      -         12.376 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                              CFG4     Y        Out     0.232     12.607 f     -         
ahb_i_req_addr_net[28]                                                                                                                             Net      -        -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                    CFG4     D        In      -         13.202 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                    CFG4     Y        Out     0.192     13.393 f     -         
req_masked_2_sx[0]                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                       CFG4     C        In      -         13.511 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                       CFG4     Y        Out     0.130     13.642 r     -         
req_masked_1[0]                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                         CFG4     B        In      -         13.760 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                         CFG4     Y        Out     0.083     13.843 r     -         
req_masked[0]                                                                                                                                      Net      -        -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[0]                                                              CFG3     A        In      -         14.406 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[0]                                                              CFG3     Y        Out     0.051     14.457 r     -         
ahb_i_req_ready_net                                                                                                                                Net      -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0                                     CFG4     B        In      -         15.080 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0                                     CFG4     Y        Out     0.088     15.168 f     -         
ifu_expipe_req_branch_excpt_req_ready_0_1                                                                                                          Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0                                             CFG4     D        In      -         15.286 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0                                             CFG4     Y        Out     0.232     15.518 r     -         
ifu_expipe_req_branch_excpt_req_ready_net                                                                                                          Net      -        -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.bcu_m2                                                                          CFG3     C        In      -         16.127 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.bcu_m2                                                                          CFG3     Y        Out     0.132     16.259 f     -         
u_bcu_0.bcu_N_4_mux                                                                                                                                Net      -        -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.gpr_m2                                                                          CFG4     D        In      -         16.805 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.gpr_m2                                                                          CFG4     Y        Out     0.232     17.037 r     -         
gpr_rd_rs2_complete_ex                                                                                                                             Net      -        -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.instr_accepted_retr_4                                                           CFG4     D        In      -         17.584 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.instr_accepted_retr_4                                                           CFG4     Y        Out     0.168     17.752 r     -         
instr_accepted_retr_2                                                                                                                              Net      -        -       1.111     -            85        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.un1_ex_retr_pipe_lsu_op_retr                                                    CFG2     A        In      -         18.863 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.un1_ex_retr_pipe_lsu_op_retr                                                    CFG2     Y        Out     0.051     18.913 r     -         
un1_ex_retr_pipe_lsu_op_retr_i_0                                                                                                                   Net      -        -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.ex_retr_pipe_lsu_op_retr_1[0]                  CFG3     C        In      -         19.493 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.ex_retr_pipe_lsu_op_retr_1[0]                  CFG3     Y        Out     0.148     19.640 r     -         
N_3803                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[0]                                                             SLE      D        In      -         19.759 r     -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.759 is 4.035(20.4%) logic and 15.723(79.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      19.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.259

    Number of logic level(s):                27
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[1] / D
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0]                                                                             SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                     Net      -        -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[3]                                                                          CFG3     C        In      -         0.904 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[3]                                                                          CFG3     Y        Out     0.148     1.052 r      -         
req_resp_state[3]                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_req_resp_state_1                                                                       CFG4     D        In      -         1.688 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_req_resp_state_1                                                                       CFG4     Y        Out     0.212     1.901 f      -         
un1_req_resp_state_1_i                                                                                                                             Net      -        -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                     CFG4     C        In      -         2.464 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                     CFG4     Y        Out     0.145     2.609 f      -         
un1_lsu_resp_valid38_1_i                                                                                                                           Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_valid_1                                                                    CFG4     D        In      -         2.727 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_valid_1                                                                    CFG4     Y        Out     0.192     2.919 f      -         
lsu_expipe_resp_valid_net                                                                                                                          Net      -        -       0.718     -            16        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_m1_0_a2_0     CFG4     D        In      -         3.637 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_m1_0_a2_0     CFG4     Y        Out     0.192     3.829 f      -         
u_csr_privarch_0.u_miv_rv32_priv_irq_0.interrupt_taken_timer                                                                                       Net      -        -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.machine_N_3_mux_i_0                                                    CFG4     B        In      -         4.408 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.machine_N_3_mux_i_0                                                    CFG4     Y        Out     0.077     4.485 f      -         
u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.machine_implicit_wr_en                                                                             Net      -        -       0.998     -            78        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.trap_taken                                                             CFG3     B        In      -         5.483 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.trap_taken                                                             CFG3     Y        Out     0.077     5.561 f      -         
u_idecode_0.trap_taken                                                                                                                             Net      -        -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15_N_4L6                                                                     CFG4     C        In      -         6.247 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15_N_4L6                                                                     CFG4     Y        Out     0.130     6.377 r      -         
u_exu_0.g0_15_1                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15                                                                           CFG4     C        In      -         6.495 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15                                                                           CFG4     Y        Out     0.132     6.627 f      -         
u_exu_0.start_slow_mul                                                                                                                             Net      -        -       0.878     -            39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                    CFG2     A        In      -         7.506 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                    CFG2     Y        Out     0.048     7.553 f      -         
u_exu_0.slow_mul$un1_alu_op_sel_int                                                                                                                Net      -        -       0.756     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.alu_op_sel_int[3]                                                               CFG2     A        In      -         8.309 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.alu_op_sel_int[3]                                                               CFG2     Y        Out     0.047     8.356 r      -         
u_exu_0.g0_9_1                                                                                                                                     Net      -        -       0.756     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result194                                                               CFG4     D        In      -         9.112 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result194                                                               CFG4     Y        Out     0.212     9.324 f      -         
u_bcu_0.g1_0_1_0                                                                                                                                   Net      -        -       0.848     -            33        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g1_0                                                                            CFG4     D        In      -         10.172 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g1_0                                                                            CFG4     Y        Out     0.192     10.363 f     -         
u_bcu_0.g0_1                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g0                                                                              CFG4     D        In      -         10.487 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g0                                                                              CFG4     Y        Out     0.192     10.679 f     -         
u_bcu_0.ifu_N_4_0_0_i                                                                                                                              Net      -        -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                          CFG3     B        In      -         11.376 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                          CFG3     Y        Out     0.084     11.460 r     -         
un5_fetch_ptr_sel_i                                                                                                                                Net      -        -       0.916     -            48        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                              CFG4     D        In      -         12.376 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                              CFG4     Y        Out     0.232     12.607 f     -         
ahb_i_req_addr_net[28]                                                                                                                             Net      -        -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                    CFG4     D        In      -         13.202 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                    CFG4     Y        Out     0.192     13.393 f     -         
req_masked_2_sx[0]                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                       CFG4     C        In      -         13.511 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                       CFG4     Y        Out     0.130     13.642 r     -         
req_masked_1[0]                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                         CFG4     B        In      -         13.760 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                         CFG4     Y        Out     0.083     13.843 r     -         
req_masked[0]                                                                                                                                      Net      -        -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[0]                                                              CFG3     A        In      -         14.406 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[0]                                                              CFG3     Y        Out     0.051     14.457 r     -         
ahb_i_req_ready_net                                                                                                                                Net      -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0                                     CFG4     B        In      -         15.080 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0                                     CFG4     Y        Out     0.088     15.168 f     -         
ifu_expipe_req_branch_excpt_req_ready_0_1                                                                                                          Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0                                             CFG4     D        In      -         15.286 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0                                             CFG4     Y        Out     0.232     15.518 r     -         
ifu_expipe_req_branch_excpt_req_ready_net                                                                                                          Net      -        -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.bcu_m2                                                                          CFG3     C        In      -         16.127 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.bcu_m2                                                                          CFG3     Y        Out     0.132     16.259 f     -         
u_bcu_0.bcu_N_4_mux                                                                                                                                Net      -        -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.gpr_m2                                                                          CFG4     D        In      -         16.805 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.gpr_m2                                                                          CFG4     Y        Out     0.232     17.037 r     -         
gpr_rd_rs2_complete_ex                                                                                                                             Net      -        -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.instr_accepted_retr_4                                                           CFG4     D        In      -         17.584 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.instr_accepted_retr_4                                                           CFG4     Y        Out     0.168     17.752 r     -         
instr_accepted_retr_2                                                                                                                              Net      -        -       1.111     -            85        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.un1_ex_retr_pipe_lsu_op_retr                                                    CFG2     A        In      -         18.863 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.un1_ex_retr_pipe_lsu_op_retr                                                    CFG2     Y        Out     0.051     18.913 r     -         
un1_ex_retr_pipe_lsu_op_retr_i_0                                                                                                                   Net      -        -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.ex_retr_pipe_lsu_op_retr_1[1]                  CFG3     C        In      -         19.493 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.ex_retr_pipe_lsu_op_retr_1[1]                  CFG3     Y        Out     0.148     19.640 r     -         
N_3804                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[1]                                                             SLE      D        In      -         19.759 r     -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.759 is 4.035(20.4%) logic and 15.723(79.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      19.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.259

    Number of logic level(s):                27
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[2] / D
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0]                                                                             SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                     Net      -        -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[3]                                                                          CFG3     C        In      -         0.904 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[3]                                                                          CFG3     Y        Out     0.148     1.052 r      -         
req_resp_state[3]                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_req_resp_state_1                                                                       CFG4     D        In      -         1.688 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_req_resp_state_1                                                                       CFG4     Y        Out     0.212     1.901 f      -         
un1_req_resp_state_1_i                                                                                                                             Net      -        -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                     CFG4     C        In      -         2.464 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                     CFG4     Y        Out     0.145     2.609 f      -         
un1_lsu_resp_valid38_1_i                                                                                                                           Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_valid_1                                                                    CFG4     D        In      -         2.727 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_valid_1                                                                    CFG4     Y        Out     0.192     2.919 f      -         
lsu_expipe_resp_valid_net                                                                                                                          Net      -        -       0.718     -            16        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_m1_0_a2_0     CFG4     D        In      -         3.637 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_m1_0_a2_0     CFG4     Y        Out     0.192     3.829 f      -         
u_csr_privarch_0.u_miv_rv32_priv_irq_0.interrupt_taken_timer                                                                                       Net      -        -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.machine_N_3_mux_i_0                                                    CFG4     B        In      -         4.408 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.machine_N_3_mux_i_0                                                    CFG4     Y        Out     0.077     4.485 f      -         
u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.machine_implicit_wr_en                                                                             Net      -        -       0.998     -            78        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.trap_taken                                                             CFG3     B        In      -         5.483 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.trap_taken                                                             CFG3     Y        Out     0.077     5.561 f      -         
u_idecode_0.trap_taken                                                                                                                             Net      -        -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15_N_4L6                                                                     CFG4     C        In      -         6.247 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15_N_4L6                                                                     CFG4     Y        Out     0.130     6.377 r      -         
u_exu_0.g0_15_1                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15                                                                           CFG4     C        In      -         6.495 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15                                                                           CFG4     Y        Out     0.132     6.627 f      -         
u_exu_0.start_slow_mul                                                                                                                             Net      -        -       0.878     -            39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                    CFG2     A        In      -         7.506 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                    CFG2     Y        Out     0.048     7.553 f      -         
u_exu_0.slow_mul$un1_alu_op_sel_int                                                                                                                Net      -        -       0.756     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.alu_op_sel_int[3]                                                               CFG2     A        In      -         8.309 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.alu_op_sel_int[3]                                                               CFG2     Y        Out     0.047     8.356 r      -         
u_exu_0.g0_9_1                                                                                                                                     Net      -        -       0.756     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result194                                                               CFG4     D        In      -         9.112 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result194                                                               CFG4     Y        Out     0.212     9.324 f      -         
u_bcu_0.g1_0_1_0                                                                                                                                   Net      -        -       0.848     -            33        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g1_0                                                                            CFG4     D        In      -         10.172 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g1_0                                                                            CFG4     Y        Out     0.192     10.363 f     -         
u_bcu_0.g0_1                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g0                                                                              CFG4     D        In      -         10.487 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g0                                                                              CFG4     Y        Out     0.192     10.679 f     -         
u_bcu_0.ifu_N_4_0_0_i                                                                                                                              Net      -        -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                          CFG3     B        In      -         11.376 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                          CFG3     Y        Out     0.084     11.460 r     -         
un5_fetch_ptr_sel_i                                                                                                                                Net      -        -       0.916     -            48        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                              CFG4     D        In      -         12.376 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                              CFG4     Y        Out     0.232     12.607 f     -         
ahb_i_req_addr_net[28]                                                                                                                             Net      -        -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                    CFG4     D        In      -         13.202 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                    CFG4     Y        Out     0.192     13.393 f     -         
req_masked_2_sx[0]                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                       CFG4     C        In      -         13.511 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                       CFG4     Y        Out     0.130     13.642 r     -         
req_masked_1[0]                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                         CFG4     B        In      -         13.760 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                         CFG4     Y        Out     0.083     13.843 r     -         
req_masked[0]                                                                                                                                      Net      -        -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[0]                                                              CFG3     A        In      -         14.406 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[0]                                                              CFG3     Y        Out     0.051     14.457 r     -         
ahb_i_req_ready_net                                                                                                                                Net      -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0                                     CFG4     B        In      -         15.080 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0                                     CFG4     Y        Out     0.088     15.168 f     -         
ifu_expipe_req_branch_excpt_req_ready_0_1                                                                                                          Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0                                             CFG4     D        In      -         15.286 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0                                             CFG4     Y        Out     0.232     15.518 r     -         
ifu_expipe_req_branch_excpt_req_ready_net                                                                                                          Net      -        -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.bcu_m2                                                                          CFG3     C        In      -         16.127 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.bcu_m2                                                                          CFG3     Y        Out     0.132     16.259 f     -         
u_bcu_0.bcu_N_4_mux                                                                                                                                Net      -        -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.gpr_m2                                                                          CFG4     D        In      -         16.805 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.gpr_m2                                                                          CFG4     Y        Out     0.232     17.037 r     -         
gpr_rd_rs2_complete_ex                                                                                                                             Net      -        -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.instr_accepted_retr_4                                                           CFG4     D        In      -         17.584 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.instr_accepted_retr_4                                                           CFG4     Y        Out     0.168     17.752 r     -         
instr_accepted_retr_2                                                                                                                              Net      -        -       1.111     -            85        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.un1_ex_retr_pipe_lsu_op_retr                                                    CFG2     A        In      -         18.863 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.un1_ex_retr_pipe_lsu_op_retr                                                    CFG2     Y        Out     0.051     18.913 r     -         
un1_ex_retr_pipe_lsu_op_retr_i_0                                                                                                                   Net      -        -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.ex_retr_pipe_lsu_op_retr_1[2]                  CFG3     C        In      -         19.493 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.ex_retr_pipe_lsu_op_retr_1[2]                  CFG3     Y        Out     0.148     19.640 r     -         
N_3805                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[2]                                                             SLE      D        In      -         19.759 r     -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.759 is 4.035(20.4%) logic and 15.723(79.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      19.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.259

    Number of logic level(s):                27
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[3] / D
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0]                                                                             SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                     Net      -        -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[3]                                                                          CFG3     C        In      -         0.904 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[3]                                                                          CFG3     Y        Out     0.148     1.052 r      -         
req_resp_state[3]                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_req_resp_state_1                                                                       CFG4     D        In      -         1.688 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_req_resp_state_1                                                                       CFG4     Y        Out     0.212     1.901 f      -         
un1_req_resp_state_1_i                                                                                                                             Net      -        -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                     CFG4     C        In      -         2.464 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                     CFG4     Y        Out     0.145     2.609 f      -         
un1_lsu_resp_valid38_1_i                                                                                                                           Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_valid_1                                                                    CFG4     D        In      -         2.727 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_valid_1                                                                    CFG4     Y        Out     0.192     2.919 f      -         
lsu_expipe_resp_valid_net                                                                                                                          Net      -        -       0.718     -            16        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_m1_0_a2_0     CFG4     D        In      -         3.637 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_m1_0_a2_0     CFG4     Y        Out     0.192     3.829 f      -         
u_csr_privarch_0.u_miv_rv32_priv_irq_0.interrupt_taken_timer                                                                                       Net      -        -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.machine_N_3_mux_i_0                                                    CFG4     B        In      -         4.408 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.machine_N_3_mux_i_0                                                    CFG4     Y        Out     0.077     4.485 f      -         
u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.machine_implicit_wr_en                                                                             Net      -        -       0.998     -            78        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.trap_taken                                                             CFG3     B        In      -         5.483 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.trap_taken                                                             CFG3     Y        Out     0.077     5.561 f      -         
u_idecode_0.trap_taken                                                                                                                             Net      -        -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15_N_4L6                                                                     CFG4     C        In      -         6.247 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15_N_4L6                                                                     CFG4     Y        Out     0.130     6.377 r      -         
u_exu_0.g0_15_1                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15                                                                           CFG4     C        In      -         6.495 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15                                                                           CFG4     Y        Out     0.132     6.627 f      -         
u_exu_0.start_slow_mul                                                                                                                             Net      -        -       0.878     -            39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                    CFG2     A        In      -         7.506 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                    CFG2     Y        Out     0.048     7.553 f      -         
u_exu_0.slow_mul$un1_alu_op_sel_int                                                                                                                Net      -        -       0.756     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.alu_op_sel_int[3]                                                               CFG2     A        In      -         8.309 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.alu_op_sel_int[3]                                                               CFG2     Y        Out     0.047     8.356 r      -         
u_exu_0.g0_9_1                                                                                                                                     Net      -        -       0.756     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result194                                                               CFG4     D        In      -         9.112 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result194                                                               CFG4     Y        Out     0.212     9.324 f      -         
u_bcu_0.g1_0_1_0                                                                                                                                   Net      -        -       0.848     -            33        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g1_0                                                                            CFG4     D        In      -         10.172 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g1_0                                                                            CFG4     Y        Out     0.192     10.363 f     -         
u_bcu_0.g0_1                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g0                                                                              CFG4     D        In      -         10.487 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g0                                                                              CFG4     Y        Out     0.192     10.679 f     -         
u_bcu_0.ifu_N_4_0_0_i                                                                                                                              Net      -        -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                          CFG3     B        In      -         11.376 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                          CFG3     Y        Out     0.084     11.460 r     -         
un5_fetch_ptr_sel_i                                                                                                                                Net      -        -       0.916     -            48        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                              CFG4     D        In      -         12.376 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                              CFG4     Y        Out     0.232     12.607 f     -         
ahb_i_req_addr_net[28]                                                                                                                             Net      -        -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                    CFG4     D        In      -         13.202 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                    CFG4     Y        Out     0.192     13.393 f     -         
req_masked_2_sx[0]                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                       CFG4     C        In      -         13.511 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                       CFG4     Y        Out     0.130     13.642 r     -         
req_masked_1[0]                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                         CFG4     B        In      -         13.760 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                         CFG4     Y        Out     0.083     13.843 r     -         
req_masked[0]                                                                                                                                      Net      -        -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[0]                                                              CFG3     A        In      -         14.406 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[0]                                                              CFG3     Y        Out     0.051     14.457 r     -         
ahb_i_req_ready_net                                                                                                                                Net      -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0                                     CFG4     B        In      -         15.080 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0                                     CFG4     Y        Out     0.088     15.168 f     -         
ifu_expipe_req_branch_excpt_req_ready_0_1                                                                                                          Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0                                             CFG4     D        In      -         15.286 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0                                             CFG4     Y        Out     0.232     15.518 r     -         
ifu_expipe_req_branch_excpt_req_ready_net                                                                                                          Net      -        -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.bcu_m2                                                                          CFG3     C        In      -         16.127 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.bcu_m2                                                                          CFG3     Y        Out     0.132     16.259 f     -         
u_bcu_0.bcu_N_4_mux                                                                                                                                Net      -        -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.gpr_m2                                                                          CFG4     D        In      -         16.805 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.gpr_m2                                                                          CFG4     Y        Out     0.232     17.037 r     -         
gpr_rd_rs2_complete_ex                                                                                                                             Net      -        -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.instr_accepted_retr_4                                                           CFG4     D        In      -         17.584 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.instr_accepted_retr_4                                                           CFG4     Y        Out     0.168     17.752 r     -         
instr_accepted_retr_2                                                                                                                              Net      -        -       1.111     -            85        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.un1_ex_retr_pipe_lsu_op_retr                                                    CFG2     A        In      -         18.863 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.un1_ex_retr_pipe_lsu_op_retr                                                    CFG2     Y        Out     0.051     18.913 r     -         
un1_ex_retr_pipe_lsu_op_retr_i_0                                                                                                                   Net      -        -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.ex_retr_pipe_lsu_op_retr_1[3]                  CFG3     C        In      -         19.493 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.ex_retr_pipe_lsu_op_retr_1[3]                  CFG3     Y        Out     0.148     19.640 r     -         
N_3806                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ex_retr_pipe_lsu_op_retr[3]                                                             SLE      D        In      -         19.759 r     -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.759 is 4.035(20.4%) logic and 15.723(79.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.373

    - Propagation time:                      19.575
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.202

    Number of logic level(s):                26
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_debug_csr_ctrl_pipeline\.ex_retr_pipe_sw_csr_addr_retr[0] / EN
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0]                                                                                             SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                                     Net      -        -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[3]                                                                                          CFG3     C        In      -         0.904 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[3]                                                                                          CFG3     Y        Out     0.148     1.052 r      -         
req_resp_state[3]                                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     D        In      -         1.688 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     Y        Out     0.212     1.901 f      -         
un1_req_resp_state_1_i                                                                                                                                             Net      -        -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                                     CFG4     C        In      -         2.464 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                                     CFG4     Y        Out     0.145     2.609 f      -         
un1_lsu_resp_valid38_1_i                                                                                                                                           Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_valid_1                                                                                    CFG4     D        In      -         2.727 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_valid_1                                                                                    CFG4     Y        Out     0.192     2.919 f      -         
lsu_expipe_resp_valid_net                                                                                                                                          Net      -        -       0.718     -            16        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_m1_0_a2_0                     CFG4     D        In      -         3.637 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_m1_0_a2_0                     CFG4     Y        Out     0.192     3.829 f      -         
u_csr_privarch_0.u_miv_rv32_priv_irq_0.interrupt_taken_timer                                                                                                       Net      -        -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.machine_N_3_mux_i_0                                                                    CFG4     B        In      -         4.408 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.machine_N_3_mux_i_0                                                                    CFG4     Y        Out     0.077     4.485 f      -         
u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.machine_implicit_wr_en                                                                                             Net      -        -       0.998     -            78        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.trap_taken                                                                             CFG3     B        In      -         5.483 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.trap_taken                                                                             CFG3     Y        Out     0.077     5.561 f      -         
u_idecode_0.trap_taken                                                                                                                                             Net      -        -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15_N_4L6                                                                                     CFG4     C        In      -         6.247 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15_N_4L6                                                                                     CFG4     Y        Out     0.130     6.377 r      -         
u_exu_0.g0_15_1                                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15                                                                                           CFG4     C        In      -         6.495 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.g0_15                                                                                           CFG4     Y        Out     0.132     6.627 f      -         
u_exu_0.start_slow_mul                                                                                                                                             Net      -        -       0.878     -            39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                                    CFG2     A        In      -         7.506 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                                    CFG2     Y        Out     0.048     7.553 f      -         
u_exu_0.slow_mul$un1_alu_op_sel_int                                                                                                                                Net      -        -       0.756     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.alu_op_sel_int[3]                                                                               CFG2     A        In      -         8.309 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.alu_op_sel_int[3]                                                                               CFG2     Y        Out     0.047     8.356 r      -         
u_exu_0.g0_9_1                                                                                                                                                     Net      -        -       0.756     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result194                                                                               CFG4     D        In      -         9.112 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result194                                                                               CFG4     Y        Out     0.212     9.324 f      -         
u_bcu_0.g1_0_1_0                                                                                                                                                   Net      -        -       0.848     -            33        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g1_0                                                                                            CFG4     D        In      -         10.172 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g1_0                                                                                            CFG4     Y        Out     0.192     10.363 f     -         
u_bcu_0.g0_1                                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g0                                                                                              CFG4     D        In      -         10.487 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.g0                                                                                              CFG4     Y        Out     0.192     10.679 f     -         
u_bcu_0.ifu_N_4_0_0_i                                                                                                                                              Net      -        -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                          CFG3     B        In      -         11.376 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                          CFG3     Y        Out     0.084     11.460 r     -         
un5_fetch_ptr_sel_i                                                                                                                                                Net      -        -       0.916     -            48        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                              CFG4     D        In      -         12.376 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                              CFG4     Y        Out     0.232     12.607 f     -         
ahb_i_req_addr_net[28]                                                                                                                                             Net      -        -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                                    CFG4     D        In      -         13.202 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                                    CFG4     Y        Out     0.192     13.393 f     -         
req_masked_2_sx[0]                                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                       CFG4     C        In      -         13.511 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                       CFG4     Y        Out     0.130     13.642 r     -         
req_masked_1[0]                                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                         CFG4     B        In      -         13.760 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                         CFG4     Y        Out     0.083     13.843 r     -         
req_masked[0]                                                                                                                                                      Net      -        -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[0]                                                                              CFG3     A        In      -         14.406 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[0]                                                                              CFG3     Y        Out     0.051     14.457 r     -         
ahb_i_req_ready_net                                                                                                                                                Net      -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0                                                     CFG4     B        In      -         15.080 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0                                                     CFG4     Y        Out     0.088     15.168 f     -         
ifu_expipe_req_branch_excpt_req_ready_0_1                                                                                                                          Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0                                                             CFG4     D        In      -         15.286 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_req_branch_excpt_req_ready_0                                                             CFG4     Y        Out     0.232     15.518 r     -         
ifu_expipe_req_branch_excpt_req_ready_net                                                                                                                          Net      -        -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.bcu_m2                                                                                          CFG3     C        In      -         16.127 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.bcu_m2                                                                                          CFG3     Y        Out     0.132     16.259 f     -         
u_bcu_0.bcu_N_4_mux                                                                                                                                                Net      -        -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.gpr_m2                                                                                          CFG4     D        In      -         16.805 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.gpr_m2                                                                                          CFG4     Y        Out     0.232     17.037 r     -         
gpr_rd_rs2_complete_ex                                                                                                                                             Net      -        -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.instr_accepted_retr_4                                                                           CFG4     D        In      -         17.584 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_bcu_0.instr_accepted_retr_4                                                                           CFG4     Y        Out     0.168     17.752 r     -         
instr_accepted_retr_2                                                                                                                                              Net      -        -       1.111     -            85        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.gen_debug_gpr_ctrl_pipeline\.ex_retr_pipe_gpr_wr_sel_retr5     CFG2     A        In      -         18.863 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.gen_debug_gpr_ctrl_pipeline\.ex_retr_pipe_gpr_wr_sel_retr5     CFG2     Y        Out     0.051     18.913 r     -         
gen_debug_gpr_ctrl_pipeline$ex_retr_pipe_gpr_wr_sel_retr5                                                                                                          Net      -        -       0.662     -            20        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_debug_csr_ctrl_pipeline\.ex_retr_pipe_sw_csr_addr_retr[0]                                           SLE      EN       In      -         19.575 r     -         
==============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.702 is 4.014(20.4%) logic and 15.688(79.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                      Starting                                                                                                    Arrival            
Instance                                                                                              Reference     Type        Pin           Net                                                                 Time        Slack  
                                                                                                      Clock                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                           System        UJTAG       URSTB         inp[23]                                                             0.000       -26.878
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                           System        UJTAG       UTDI          inp[25]                                                             0.000       -26.599
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0     System        RAM1K20     B_DOUT[0]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR15\[0\]     2.241       -3.838 
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0     System        RAM1K20     B_DOUT[1]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR15\[1\]     2.241       -3.818 
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0     System        RAM1K20     B_DOUT[0]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR11\[0\]     2.241       -3.807 
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0     System        RAM1K20     B_DOUT[0]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR14\[0\]     2.241       -3.807 
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0     System        RAM1K20     B_DOUT[1]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR11\[1\]     2.241       -3.787 
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0     System        RAM1K20     B_DOUT[1]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR14\[1\]     2.241       -3.787 
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0     System        RAM1K20     B_DOUT[0]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR10\[0\]     2.241       -3.776 
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0     System        RAM1K20     B_DOUT[1]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR10\[1\]     2.241       -3.756 
=====================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                           Starting                                            Required            
Instance                                                                                                                                                                                                                   Reference     Type     Pin     Net                  Time         Slack  
                                                                                                                                                                                                                           Clock                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.dmi_outputs_and_dtmcs_resets\.dtmcs_resets_active_low\.dtmcs_dmihardreset                          System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.dmi_outputs_and_dtmcs_resets\.dtmcs_resets_active_low\.dtmcs_dmireset                              System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[1]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[3]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[5]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[7]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
===================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.878
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -26.878

    Number of logic level(s):                34
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.dmi_outputs_and_dtmcs_resets\.dtmcs_resets_active_low\.dtmcs_dmihardreset / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                  Pin       Pin               Arrival      No. of    
Name                                                                                                                                                                                                  Type      Name      Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                           UJTAG     URSTB     Out     0.000     0.000 r      -         
inp[23]                                                                                                                                                                                               Net       -         -       0.974     -            2         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         0.974 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     1.077 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         2.025 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     2.127 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         3.075 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     3.178 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         4.126 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     4.229 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         5.177 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     5.279 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         6.228 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     6.330 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         7.278 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     7.381 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         8.329 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     8.432 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         9.380 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     9.482 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         10.430 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     10.533 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         11.481 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     11.584 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         12.532 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     12.634 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         13.582 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     13.685 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         14.633 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     14.736 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         15.684 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     15.787 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         16.735 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     16.837 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         17.785 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     17.888 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         18.836 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     18.939 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         19.887 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     19.989 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         20.937 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     21.040 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         21.988 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     22.091 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         23.039 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     23.141 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         24.089 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     24.192 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         25.140 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     25.243 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         26.191 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     26.294 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         27.241 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     27.344 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         28.292 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     28.395 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         29.343 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     29.446 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         30.394 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     30.496 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         31.444 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     31.547 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         32.495 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     32.598 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         33.546 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     33.648 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         34.596 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     34.699 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         35.647 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     35.750 r     -         
inp[24]                                                                                                                                                                                               Net       -         -       1.128     -            110       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.dmi_outputs_and_dtmcs_resets\.dtmcs_resets_active_low\.dtmcs_dmihardreset     SLE       ALn       In      -         36.878 r     -         
===================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.878 is 3.492(9.5%) logic and 33.386(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.878
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -26.878

    Number of logic level(s):                34
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR[27] / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                   Pin       Pin               Arrival      No. of    
Name                                                                                                                                                                                                   Type      Name      Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                            UJTAG     URSTB     Out     0.000     0.000 r      -         
inp[23]                                                                                                                                                                                                Net       -         -       0.974     -            2         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         0.974 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     1.077 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         2.025 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     2.127 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         3.075 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     3.178 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         4.126 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     4.229 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         5.177 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     5.279 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         6.228 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     6.330 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         7.278 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     7.381 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         8.329 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     8.432 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         9.380 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     9.482 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         10.430 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     10.533 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         11.481 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     11.584 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         12.532 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     12.634 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         13.582 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     13.685 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         14.633 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     14.736 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         15.684 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     15.787 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         16.735 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     16.837 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         17.785 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     17.888 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         18.836 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     18.939 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         19.887 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     19.989 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         20.937 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     21.040 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         21.988 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     22.091 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         23.039 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     23.141 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         24.089 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     24.192 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         25.140 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     25.243 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         26.191 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     26.294 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         27.241 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     27.344 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         28.292 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     28.395 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         29.343 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     29.446 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         30.394 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     30.496 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         31.444 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     31.547 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         32.495 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     32.598 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         33.546 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     33.648 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         34.596 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     34.699 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         35.647 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     35.750 r     -         
inp[24]                                                                                                                                                                                                Net       -         -       1.128     -            110       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR[27]     SLE       ALn       In      -         36.878 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.878 is 3.492(9.5%) logic and 33.386(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.878
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -26.878

    Number of logic level(s):                34
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR[28] / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                   Pin       Pin               Arrival      No. of    
Name                                                                                                                                                                                                   Type      Name      Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                            UJTAG     URSTB     Out     0.000     0.000 r      -         
inp[23]                                                                                                                                                                                                Net       -         -       0.974     -            2         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         0.974 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     1.077 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         2.025 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     2.127 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         3.075 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     3.178 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         4.126 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     4.229 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         5.177 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     5.279 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         6.228 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     6.330 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         7.278 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     7.381 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         8.329 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     8.432 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         9.380 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     9.482 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         10.430 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     10.533 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         11.481 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     11.584 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         12.532 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     12.634 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         13.582 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     13.685 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         14.633 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     14.736 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         15.684 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     15.787 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         16.735 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     16.837 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         17.785 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     17.888 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         18.836 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     18.939 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         19.887 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     19.989 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         20.937 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     21.040 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         21.988 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     22.091 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         23.039 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     23.141 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         24.089 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     24.192 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         25.140 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     25.243 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         26.191 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     26.294 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         27.241 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     27.344 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         28.292 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     28.395 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         29.343 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     29.446 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         30.394 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     30.496 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         31.444 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     31.547 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         32.495 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     32.598 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         33.546 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     33.648 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         34.596 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     34.699 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         35.647 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     35.750 r     -         
inp[24]                                                                                                                                                                                                Net       -         -       1.128     -            110       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR[28]     SLE       ALn       In      -         36.878 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.878 is 3.492(9.5%) logic and 33.386(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.878
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -26.878

    Number of logic level(s):                34
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR[29] / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                   Pin       Pin               Arrival      No. of    
Name                                                                                                                                                                                                   Type      Name      Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                            UJTAG     URSTB     Out     0.000     0.000 r      -         
inp[23]                                                                                                                                                                                                Net       -         -       0.974     -            2         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         0.974 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     1.077 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         2.025 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     2.127 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         3.075 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     3.178 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         4.126 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     4.229 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         5.177 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     5.279 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         6.228 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     6.330 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         7.278 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     7.381 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         8.329 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     8.432 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         9.380 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     9.482 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         10.430 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     10.533 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         11.481 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     11.584 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         12.532 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     12.634 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         13.582 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     13.685 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         14.633 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     14.736 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         15.684 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     15.787 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         16.735 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     16.837 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         17.785 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     17.888 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         18.836 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     18.939 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         19.887 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     19.989 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         20.937 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     21.040 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         21.988 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     22.091 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         23.039 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     23.141 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         24.089 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     24.192 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         25.140 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     25.243 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         26.191 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     26.294 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         27.241 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     27.344 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         28.292 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     28.395 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         29.343 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     29.446 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         30.394 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     30.496 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         31.444 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     31.547 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         32.495 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     32.598 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         33.546 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     33.648 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         34.596 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     34.699 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         35.647 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     35.750 r     -         
inp[24]                                                                                                                                                                                                Net       -         -       1.128     -            110       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR[29]     SLE       ALn       In      -         36.878 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.878 is 3.492(9.5%) logic and 33.386(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.878
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -26.878

    Number of logic level(s):                34
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR[30] / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                   Pin       Pin               Arrival      No. of    
Name                                                                                                                                                                                                   Type      Name      Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                            UJTAG     URSTB     Out     0.000     0.000 r      -         
inp[23]                                                                                                                                                                                                Net       -         -       0.974     -            2         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         0.974 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     1.077 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         2.025 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     2.127 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         3.075 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     3.178 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         4.126 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     4.229 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         5.177 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     5.279 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         6.228 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     6.330 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         7.278 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     7.381 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         8.329 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     8.432 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         9.380 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     9.482 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                                                                                    Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                         BUFD      A         In      -         10.430 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                         BUFD      Y         Out     0.103     10.533 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         11.481 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     11.584 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         12.532 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     12.634 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         13.582 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     13.685 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         14.633 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     14.736 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         15.684 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     15.787 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         16.735 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     16.837 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         17.785 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     17.888 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         18.836 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     18.939 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         19.887 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     19.989 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         20.937 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     21.040 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         21.988 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     22.091 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         23.039 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     23.141 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         24.089 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     24.192 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         25.140 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     25.243 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         26.191 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     26.294 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         27.241 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     27.344 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         28.292 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     28.395 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         29.343 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     29.446 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         30.394 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     30.496 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         31.444 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     31.547 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         32.495 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     32.598 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         33.546 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     33.648 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         34.596 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     34.699 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         35.647 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     35.750 r     -         
inp[24]                                                                                                                                                                                                Net       -         -       1.128     -            110       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR[30]     SLE       ALn       In      -         36.878 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.878 is 3.492(9.5%) logic and 33.386(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
Writing compile point status file C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\MIV_RV32_C0\cpprop

Summary of Compile Points :
*************************** 
Name            Status     Reason     
--------------------------------------
MIV_RV32_C0     Mapped     No database
======================================

Process took 0h:01m:48s realtime, 0h:01m:46s cputime
# Sat Sep  6 16:27:04 2025

###########################################################]
