

================================================================
== Vitis HLS Report for 'soft_max'
================================================================
* Date:           Wed Jul  9 03:32:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.531 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122|  0.976 us|  0.976 us|  122|  122|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- soft_max_loop1  |       45|       45|        15|          -|          -|     3|        no|
        |- soft_max_loop2  |       75|       75|        25|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     355|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      28|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     226|    -|
|Register             |        -|     -|      500|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      500|     609|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_64_1_1_U55  |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    |mux_3_2_64_1_1_U56  |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  28|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_173_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln27_fu_241_p2       |         +|   0|  0|   9|           2|           1|
    |icmp_ln22_fu_167_p2      |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln27_fu_235_p2      |      icmp|   0|  0|   9|           2|           2|
    |select_ln31_1_fu_281_p3  |    select|   0|  0|  63|           1|          64|
    |select_ln31_2_fu_288_p3  |    select|   0|  0|  63|           1|          64|
    |select_ln31_fu_274_p3    |    select|   0|  0|  63|           1|          64|
    |xor_ln24_fu_216_p2       |       xor|   0|  0|  65|          64|          65|
    |xor_ln29_fu_316_p2       |       xor|   0|  0|  65|          64|          65|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 355|         139|         328|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  185|         42|    1|         42|
    |grp_fu_132_p1  |   14|          3|   64|        192|
    |i_12_fu_60     |    9|          2|    2|          4|
    |i_fu_56        |    9|          2|    2|          4|
    |sum_fu_52      |    9|          2|   64|        128|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  226|         51|  133|        370|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln27_reg_474        |   2|   0|    2|          0|
    |ap_CS_fsm               |  41|   0|   41|          0|
    |i_12_fu_60              |   2|   0|    2|          0|
    |i_26_reg_467            |   2|   0|    2|          0|
    |i_fu_56                 |   2|   0|    2|          0|
    |net_outputs16_04_fu_76  |  64|   0|   64|          0|
    |net_outputs2_03_fu_64   |  64|   0|   64|          0|
    |net_outputs_05_fu_80    |  64|   0|   64|          0|
    |reg_142                 |  64|   0|   64|          0|
    |sum_fu_52               |  64|   0|   64|          0|
    |tmp_2_reg_411           |  64|   0|   64|          0|
    |tmp_3_reg_479           |  64|   0|   64|          0|
    |write_flag4_0_fu_84     |   1|   0|    1|          0|
    |write_flag8_0_fu_72     |   1|   0|    1|          0|
    |write_flag_0_fu_68      |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 500|   0|  500|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      soft_max|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      soft_max|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      soft_max|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      soft_max|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      soft_max|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      soft_max|  return value|
|ap_return_0          |  out|   64|  ap_ctrl_hs|      soft_max|  return value|
|ap_return_1          |  out|   64|  ap_ctrl_hs|      soft_max|  return value|
|ap_return_2          |  out|   64|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_990_p_din0    |  out|   64|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_990_p_din1    |  out|   64|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_990_p_opcode  |  out|    1|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_990_p_dout0   |   in|   64|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_990_p_ce      |  out|    1|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_998_p_din0    |  out|   64|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_998_p_din1    |  out|   64|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_998_p_dout0   |   in|   64|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_998_p_ce      |  out|    1|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_1002_p_din0   |  out|   64|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_1002_p_din1   |  out|   64|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_1002_p_dout0  |   in|   64|  ap_ctrl_hs|      soft_max|  return value|
|grp_fu_1002_p_ce     |  out|    1|  ap_ctrl_hs|      soft_max|  return value|
|p_read               |   in|   64|     ap_none|        p_read|        scalar|
|p_read1              |   in|   64|     ap_none|       p_read1|        scalar|
|p_read2              |   in|   64|     ap_none|       p_read2|        scalar|
|p_read3              |   in|   64|     ap_none|       p_read3|        scalar|
|p_read4              |   in|   64|     ap_none|       p_read4|        scalar|
|p_read5              |   in|   64|     ap_none|       p_read5|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 17 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [data/benchmarks/backprop/backprop.c:18]   --->   Operation 42 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/backprop.tcl:43]   --->   Operation 44 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_10 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read5" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 45 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read410 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read4" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 46 'read' 'p_read410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read39 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 47 'read' 'p_read39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read28 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 48 'read' 'p_read28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read17 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 49 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_11 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 50 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 0, i2 %i" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 51 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 0, i64 %sum" [data/benchmarks/backprop/backprop.c:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 53 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_25 = load i2 %i" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 54 'load' 'i_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.43ns)   --->   "%icmp_ln22 = icmp_eq  i2 %i_25, i2 3" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 55 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.43ns)   --->   "%add_ln22 = add i2 %i_25, i2 1" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 56 'add' 'add_ln22' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %for.inc9.preheader" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 57 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.41ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read39, i64 %p_read410, i64 %p_read_10, i2 %i_25" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 58 'mux' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 %add_ln22, i2 %i" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 59 'store' 'store_ln17' <Predicate = (!icmp_ln22)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 60 'alloca' 'i_12' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%net_outputs2_03 = alloca i32 1"   --->   Operation 61 'alloca' 'net_outputs2_03' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 62 'alloca' 'write_flag_0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i32 1"   --->   Operation 63 'alloca' 'write_flag8_0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%net_outputs16_04 = alloca i32 1"   --->   Operation 64 'alloca' 'net_outputs16_04' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%net_outputs_05 = alloca i32 1"   --->   Operation 65 'alloca' 'net_outputs_05' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_flag4_0 = alloca i32 1"   --->   Operation 66 'alloca' 'write_flag4_0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag4_0"   --->   Operation 67 'store' 'store_ln0' <Predicate = (icmp_ln22)> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag8_0"   --->   Operation 68 'store' 'store_ln0' <Predicate = (icmp_ln22)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag_0"   --->   Operation 69 'store' 'store_ln0' <Predicate = (icmp_ln22)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 0, i2 %i_12" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 70 'store' 'store_ln17' <Predicate = (icmp_ln22)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc9" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 71 'br' 'br_ln27' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.53>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %tmp_2" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 72 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.28ns)   --->   "%xor_ln24 = xor i64 %bitcast_ln24, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 73 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %xor_ln24" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 74 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [10/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 75 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.24>
ST_4 : Operation 76 [9/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 76 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.24>
ST_5 : Operation 77 [8/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 77 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.24>
ST_6 : Operation 78 [7/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 78 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.24>
ST_7 : Operation 79 [6/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 79 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.24>
ST_8 : Operation 80 [5/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 80 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.24>
ST_9 : Operation 81 [4/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 81 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.24>
ST_10 : Operation 82 [3/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 82 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.24>
ST_11 : Operation 83 [2/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 83 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.24>
ST_12 : Operation 84 [1/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 84 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 85 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [4/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 86 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 87 [3/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 87 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 88 [2/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 88 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.72>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:23]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/backprop/backprop.c:25]   --->   Operation 90 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 91 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 %sum_1, i64 %sum" [data/benchmarks/backprop/backprop.c:18]   --->   Operation 92 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 93 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.43>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%i_26 = load i2 %i_12" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 94 'load' 'i_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.43ns)   --->   "%icmp_ln27 = icmp_eq  i2 %i_26, i2 3" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 95 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 96 [1/1] (0.43ns)   --->   "%add_ln27 = add i2 %i_26, i2 1" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 96 'add' 'add_ln27' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc9.split, void %for.end11" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 97 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.41ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read39, i64 %p_read410, i64 %p_read_10, i2 %i_26" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 98 'mux' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%net_outputs2_03_load = load i64 %net_outputs2_03" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 99 'load' 'net_outputs2_03_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 100 'load' 'write_flag_0_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1 %write_flag8_0" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 101 'load' 'write_flag8_0_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%net_outputs16_04_load = load i64 %net_outputs16_04" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 102 'load' 'net_outputs16_04_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%net_outputs_05_load = load i64 %net_outputs_05" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 103 'load' 'net_outputs_05_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%write_flag4_0_load = load i1 %write_flag4_0" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 104 'load' 'write_flag4_0_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.41ns)   --->   "%select_ln31 = select i1 %write_flag_0_load, i64 %net_outputs_05_load, i64 %p_read_11" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 105 'select' 'select_ln31' <Predicate = (icmp_ln27)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.41ns)   --->   "%select_ln31_1 = select i1 %write_flag4_0_load, i64 %net_outputs16_04_load, i64 %p_read17" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 106 'select' 'select_ln31_1' <Predicate = (icmp_ln27)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 107 [1/1] (0.41ns)   --->   "%select_ln31_2 = select i1 %write_flag8_0_load, i64 %net_outputs2_03_load, i64 %p_read28" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 107 'select' 'select_ln31_2' <Predicate = (icmp_ln27)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%mrv = insertvalue i192 <undef>, i64 %select_ln31" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 108 'insertvalue' 'mrv' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i192 %mrv, i64 %select_ln31_1" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 109 'insertvalue' 'mrv_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i192 %mrv_1, i64 %select_ln31_2" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 110 'insertvalue' 'mrv_2' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i192 %mrv_2" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 111 'ret' 'ret_ln31' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 18 <SV = 3> <Delay = 5.53>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %tmp_3" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 112 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.28ns)   --->   "%xor_ln29 = xor i64 %bitcast_ln29, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 113 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %xor_ln29" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 114 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [10/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 115 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 4> <Delay = 5.24>
ST_19 : Operation 116 [9/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 116 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 5> <Delay = 5.24>
ST_20 : Operation 117 [8/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 117 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 6> <Delay = 5.24>
ST_21 : Operation 118 [7/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 118 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 7> <Delay = 5.24>
ST_22 : Operation 119 [6/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 119 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 8> <Delay = 5.24>
ST_23 : Operation 120 [5/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 120 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 9> <Delay = 5.24>
ST_24 : Operation 121 [4/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 121 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 10> <Delay = 5.24>
ST_25 : Operation 122 [3/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 122 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 11> <Delay = 5.24>
ST_26 : Operation 123 [2/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 123 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 12> <Delay = 5.24>
ST_27 : Operation 124 [1/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 124 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 13> <Delay = 5.22>
ST_28 : Operation 125 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 125 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 126 [14/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 126 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 5.22>
ST_29 : Operation 127 [13/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 127 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 5.22>
ST_30 : Operation 128 [12/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 128 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 5.22>
ST_31 : Operation 129 [11/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 129 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 5.22>
ST_32 : Operation 130 [10/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 130 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 5.22>
ST_33 : Operation 131 [9/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 131 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 5.22>
ST_34 : Operation 132 [8/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 132 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 20> <Delay = 5.22>
ST_35 : Operation 133 [7/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 133 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 21> <Delay = 5.22>
ST_36 : Operation 134 [6/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 134 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 22> <Delay = 5.22>
ST_37 : Operation 135 [5/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 135 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 23> <Delay = 5.22>
ST_38 : Operation 136 [4/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 136 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 24> <Delay = 5.22>
ST_39 : Operation 137 [3/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 137 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 25> <Delay = 5.22>
ST_40 : Operation 138 [2/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 138 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 26> <Delay = 5.22>
ST_41 : Operation 139 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:28]   --->   Operation 139 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/backprop/backprop.c:30]   --->   Operation 140 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 141 [1/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 141 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 142 [1/1] (0.66ns)   --->   "%switch_ln29 = switch i2 %i_26, void %branch2, i2 0, void %for.inc9.split.for.inc9.split7_crit_edge, i2 1, void %branch1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 142 'switch' 'switch_ln29' <Predicate = true> <Delay = 0.66>
ST_41 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag4_0"   --->   Operation 143 'store' 'store_ln0' <Predicate = (i_26 == 1)> <Delay = 0.38>
ST_41 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %net_outputs, i64 %net_outputs16_04" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 144 'store' 'store_ln29' <Predicate = (i_26 == 1)> <Delay = 0.00>
ST_41 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.split7" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 145 'br' 'br_ln29' <Predicate = (i_26 == 1)> <Delay = 0.00>
ST_41 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %net_outputs, i64 %net_outputs_05" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 146 'store' 'store_ln29' <Predicate = (i_26 == 0)> <Delay = 0.00>
ST_41 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag_0"   --->   Operation 147 'store' 'store_ln0' <Predicate = (i_26 == 0)> <Delay = 0.38>
ST_41 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.split7" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 148 'br' 'br_ln29' <Predicate = (i_26 == 0)> <Delay = 0.00>
ST_41 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag8_0"   --->   Operation 149 'store' 'store_ln0' <Predicate = (i_26 != 0 & i_26 != 1)> <Delay = 0.38>
ST_41 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %net_outputs, i64 %net_outputs2_03" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 150 'store' 'store_ln29' <Predicate = (i_26 != 0 & i_26 != 1)> <Delay = 0.00>
ST_41 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.split7" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 151 'br' 'br_ln29' <Predicate = (i_26 != 0 & i_26 != 1)> <Delay = 0.00>
ST_41 : Operation 152 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 %add_ln27, i2 %i_12" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 152 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_41 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc9" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 153 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                    (alloca           ) [ 011111111111111111111111111111111111111111]
i                      (alloca           ) [ 011111111111111110000000000000000000000000]
specpipeline_ln43      (specpipeline     ) [ 000000000000000000000000000000000000000000]
p_read_10              (read             ) [ 001111111111111111111111111111111111111111]
p_read410              (read             ) [ 001111111111111111111111111111111111111111]
p_read39               (read             ) [ 001111111111111111111111111111111111111111]
p_read28               (read             ) [ 001111111111111111111111111111111111111111]
p_read17               (read             ) [ 001111111111111111111111111111111111111111]
p_read_11              (read             ) [ 001111111111111111111111111111111111111111]
store_ln17             (store            ) [ 000000000000000000000000000000000000000000]
store_ln18             (store            ) [ 000000000000000000000000000000000000000000]
br_ln22                (br               ) [ 000000000000000000000000000000000000000000]
i_25                   (load             ) [ 000000000000000000000000000000000000000000]
icmp_ln22              (icmp             ) [ 001111111111111110000000000000000000000000]
add_ln22               (add              ) [ 000000000000000000000000000000000000000000]
br_ln22                (br               ) [ 000000000000000000000000000000000000000000]
tmp_2                  (mux              ) [ 000100000000000000000000000000000000000000]
store_ln17             (store            ) [ 000000000000000000000000000000000000000000]
i_12                   (alloca           ) [ 001111111111111111111111111111111111111111]
net_outputs2_03        (alloca           ) [ 000000000000000001111111111111111111111111]
write_flag_0           (alloca           ) [ 001111111111111111111111111111111111111111]
write_flag8_0          (alloca           ) [ 001111111111111111111111111111111111111111]
net_outputs16_04       (alloca           ) [ 000000000000000001111111111111111111111111]
net_outputs_05         (alloca           ) [ 000000000000000001111111111111111111111111]
write_flag4_0          (alloca           ) [ 001111111111111111111111111111111111111111]
store_ln0              (store            ) [ 000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000000000]
store_ln17             (store            ) [ 000000000000000000000000000000000000000000]
br_ln27                (br               ) [ 000000000000000000000000000000000000000000]
bitcast_ln24           (bitcast          ) [ 000000000000000000000000000000000000000000]
xor_ln24               (xor              ) [ 000000000000000000000000000000000000000000]
bitcast_ln24_1         (bitcast          ) [ 000011111111100000000000000000000000000000]
tmp                    (dexp             ) [ 000000000000011110000000000000000000000000]
sum_load               (load             ) [ 000000000000001110000000000000000000000000]
speclooptripcount_ln23 (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln25      (specloopname     ) [ 000000000000000000000000000000000000000000]
sum_1                  (dadd             ) [ 000000000000000000000000000000000000000000]
store_ln18             (store            ) [ 000000000000000000000000000000000000000000]
br_ln22                (br               ) [ 000000000000000000000000000000000000000000]
i_26                   (load             ) [ 000000000000000000111111111111111111111111]
icmp_ln27              (icmp             ) [ 000000000000000001111111111111111111111111]
add_ln27               (add              ) [ 000000000000000000111111111111111111111111]
br_ln27                (br               ) [ 000000000000000000000000000000000000000000]
tmp_3                  (mux              ) [ 000000000000000000100000000000000000000000]
net_outputs2_03_load   (load             ) [ 000000000000000000000000000000000000000000]
write_flag_0_load      (load             ) [ 000000000000000000000000000000000000000000]
write_flag8_0_load     (load             ) [ 000000000000000000000000000000000000000000]
net_outputs16_04_load  (load             ) [ 000000000000000000000000000000000000000000]
net_outputs_05_load    (load             ) [ 000000000000000000000000000000000000000000]
write_flag4_0_load     (load             ) [ 000000000000000000000000000000000000000000]
select_ln31            (select           ) [ 000000000000000000000000000000000000000000]
select_ln31_1          (select           ) [ 000000000000000000000000000000000000000000]
select_ln31_2          (select           ) [ 000000000000000000000000000000000000000000]
mrv                    (insertvalue      ) [ 000000000000000000000000000000000000000000]
mrv_1                  (insertvalue      ) [ 000000000000000000000000000000000000000000]
mrv_2                  (insertvalue      ) [ 000000000000000000000000000000000000000000]
ret_ln31               (ret              ) [ 000000000000000000000000000000000000000000]
bitcast_ln29           (bitcast          ) [ 000000000000000000000000000000000000000000]
xor_ln29               (xor              ) [ 000000000000000000000000000000000000000000]
bitcast_ln29_1         (bitcast          ) [ 000000000000000000011111111100000000000000]
tmp_1                  (dexp             ) [ 000000000000000000000000000011111111111111]
sum_load_1             (load             ) [ 000000000000000000000000000001111111111111]
speclooptripcount_ln28 (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln30      (specloopname     ) [ 000000000000000000000000000000000000000000]
net_outputs            (ddiv             ) [ 000000000000000000000000000000000000000000]
switch_ln29            (switch           ) [ 000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000000000]
store_ln29             (store            ) [ 000000000000000000000000000000000000000000]
br_ln29                (br               ) [ 000000000000000000000000000000000000000000]
store_ln29             (store            ) [ 000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000000000]
br_ln29                (br               ) [ 000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000000000]
store_ln29             (store            ) [ 000000000000000000000000000000000000000000]
br_ln29                (br               ) [ 000000000000000000000000000000000000000000]
store_ln17             (store            ) [ 000000000000000000000000000000000000000000]
br_ln27                (br               ) [ 000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="sum_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_12_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="net_outputs2_03_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_outputs2_03/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_flag_0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_flag8_0_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag8_0/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="net_outputs16_04_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_outputs16_04/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="net_outputs_05_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_outputs_05/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_flag4_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag4_0/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_10_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read410_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read410/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read39_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read39/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read28_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read28/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read17_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read17/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_11_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="1"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/13 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="net_outputs/28 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp/3 tmp_1/18 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="12"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/13 sum_load_1/28 "/>
</bind>
</comp>

<comp id="142" class="1005" name="reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load sum_load_1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln17_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="2" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln18_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_25_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="1"/>
<pin id="166" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_25/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln22_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="0" index="1" bw="2" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln22_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="1"/>
<pin id="182" dir="0" index="2" bw="64" slack="1"/>
<pin id="183" dir="0" index="3" bw="64" slack="1"/>
<pin id="184" dir="0" index="4" bw="2" slack="0"/>
<pin id="185" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln17_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="1"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln17_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="bitcast_ln24_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xor_ln24_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bitcast_ln24_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln18_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="15"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/16 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_26_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="1"/>
<pin id="234" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_26/17 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln27_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/17 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln27_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="2" slack="24"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/17 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="2"/>
<pin id="250" dir="0" index="2" bw="64" slack="2"/>
<pin id="251" dir="0" index="3" bw="64" slack="2"/>
<pin id="252" dir="0" index="4" bw="2" slack="0"/>
<pin id="253" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/17 "/>
</bind>
</comp>

<comp id="256" class="1004" name="net_outputs2_03_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_outputs2_03_load/17 "/>
</bind>
</comp>

<comp id="259" class="1004" name="write_flag_0_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/17 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_flag8_0_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag8_0_load/17 "/>
</bind>
</comp>

<comp id="265" class="1004" name="net_outputs16_04_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_outputs16_04_load/17 "/>
</bind>
</comp>

<comp id="268" class="1004" name="net_outputs_05_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_outputs_05_load/17 "/>
</bind>
</comp>

<comp id="271" class="1004" name="write_flag4_0_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag4_0_load/17 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln31_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="64" slack="2"/>
<pin id="278" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/17 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln31_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="64" slack="2"/>
<pin id="285" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/17 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln31_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="0" index="2" bw="64" slack="2"/>
<pin id="292" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/17 "/>
</bind>
</comp>

<comp id="295" class="1004" name="mrv_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="192" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/17 "/>
</bind>
</comp>

<comp id="301" class="1004" name="mrv_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="192" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/17 "/>
</bind>
</comp>

<comp id="307" class="1004" name="mrv_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="192" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="1" index="2" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/17 "/>
</bind>
</comp>

<comp id="313" class="1004" name="bitcast_ln29_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/18 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xor_ln29_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/18 "/>
</bind>
</comp>

<comp id="322" class="1004" name="bitcast_ln29_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/18 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln0_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="25"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/41 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln29_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="25"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/41 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln29_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="25"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/41 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln0_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="25"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/41 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln0_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="25"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/41 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln29_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="25"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/41 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln17_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="24"/>
<pin id="359" dir="0" index="1" bw="2" slack="25"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/41 "/>
</bind>
</comp>

<comp id="361" class="1005" name="sum_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="375" class="1005" name="p_read_10_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="381" class="1005" name="p_read410_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read410 "/>
</bind>
</comp>

<comp id="387" class="1005" name="p_read39_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read39 "/>
</bind>
</comp>

<comp id="393" class="1005" name="p_read28_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="2"/>
<pin id="395" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read28 "/>
</bind>
</comp>

<comp id="398" class="1005" name="p_read17_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="2"/>
<pin id="400" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read17 "/>
</bind>
</comp>

<comp id="403" class="1005" name="p_read_11_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="2"/>
<pin id="405" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_2_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_12_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="423" class="1005" name="net_outputs2_03_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="net_outputs2_03 "/>
</bind>
</comp>

<comp id="429" class="1005" name="write_flag_0_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="436" class="1005" name="write_flag8_0_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag8_0 "/>
</bind>
</comp>

<comp id="443" class="1005" name="net_outputs16_04_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="net_outputs16_04 "/>
</bind>
</comp>

<comp id="449" class="1005" name="net_outputs_05_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="net_outputs_05 "/>
</bind>
</comp>

<comp id="455" class="1005" name="write_flag4_0_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag4_0 "/>
</bind>
</comp>

<comp id="462" class="1005" name="bitcast_ln24_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="i_26_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="24"/>
<pin id="469" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="474" class="1005" name="add_ln27_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="24"/>
<pin id="476" dir="1" index="1" bw="2" slack="24"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_3_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="484" class="1005" name="bitcast_ln29_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="1"/>
<pin id="486" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="145"><net_src comp="132" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="151"><net_src comp="137" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="164" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="192"><net_src comp="173" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="231"><net_src comp="124" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="232" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="232" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="279"><net_src comp="259" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="268" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="271" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="265" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="262" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="256" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="274" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="281" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="288" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="128" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="128" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="128" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="52" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="371"><net_src comp="56" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="378"><net_src comp="88" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="247" pin=3"/></net>

<net id="384"><net_src comp="94" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="390"><net_src comp="100" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="396"><net_src comp="106" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="401"><net_src comp="112" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="406"><net_src comp="118" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="414"><net_src comp="179" pin="5"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="419"><net_src comp="60" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="426"><net_src comp="64" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="432"><net_src comp="68" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="439"><net_src comp="72" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="446"><net_src comp="76" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="452"><net_src comp="80" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="458"><net_src comp="84" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="465"><net_src comp="222" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="470"><net_src comp="232" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="241" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="482"><net_src comp="247" pin="5"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="487"><net_src comp="322" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="132" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: soft_max : p_read | {1 }
	Port: soft_max : p_read1 | {1 }
	Port: soft_max : p_read2 | {1 }
	Port: soft_max : p_read3 | {1 }
	Port: soft_max : p_read4 | {1 }
	Port: soft_max : p_read5 | {1 }
  - Chain level:
	State 1
		store_ln17 : 1
		store_ln18 : 1
	State 2
		icmp_ln22 : 1
		add_ln22 : 1
		br_ln22 : 2
		tmp_2 : 1
		store_ln17 : 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln17 : 1
	State 3
		xor_ln24 : 1
		bitcast_ln24_1 : 1
		tmp : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		sum_1 : 1
	State 14
	State 15
	State 16
		store_ln18 : 1
	State 17
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		tmp_3 : 1
		select_ln31 : 1
		select_ln31_1 : 1
		select_ln31_2 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		ret_ln31 : 5
	State 18
		xor_ln29 : 1
		bitcast_ln29_1 : 1
		tmp_1 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		net_outputs : 1
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dexp   |       grp_fu_132      |    26   |   838   |   1844  |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_124      |    3    |   430   |   708   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln31_fu_274  |    0    |    0    |    63   |
|  select  |  select_ln31_1_fu_281 |    0    |    0    |    63   |
|          |  select_ln31_2_fu_288 |    0    |    0    |    63   |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln24_fu_216    |    0    |    0    |    64   |
|          |    xor_ln29_fu_316    |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_2_fu_179     |    0    |    0    |    14   |
|          |      tmp_3_fu_247     |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln22_fu_167   |    0    |    0    |    9    |
|          |    icmp_ln27_fu_235   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln22_fu_173    |    0    |    0    |    9    |
|          |    add_ln27_fu_241    |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|          |  p_read_10_read_fu_88 |    0    |    0    |    0    |
|          |  p_read410_read_fu_94 |    0    |    0    |    0    |
|   read   |  p_read39_read_fu_100 |    0    |    0    |    0    |
|          |  p_read28_read_fu_106 |    0    |    0    |    0    |
|          |  p_read17_read_fu_112 |    0    |    0    |    0    |
|          | p_read_11_read_fu_118 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   ddiv   |       grp_fu_128      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_295      |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_301     |    0    |    0    |    0    |
|          |      mrv_2_fu_307     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    29   |   1268  |   2933  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln27_reg_474    |    2   |
| bitcast_ln24_1_reg_462 |   64   |
| bitcast_ln29_1_reg_484 |   64   |
|      i_12_reg_416      |    2   |
|      i_26_reg_467      |    2   |
|        i_reg_368       |    2   |
|net_outputs16_04_reg_443|   64   |
| net_outputs2_03_reg_423|   64   |
| net_outputs_05_reg_449 |   64   |
|    p_read17_reg_398    |   64   |
|    p_read28_reg_393    |   64   |
|    p_read39_reg_387    |   64   |
|    p_read410_reg_381   |   64   |
|    p_read_10_reg_375   |   64   |
|    p_read_11_reg_403   |   64   |
|         reg_142        |   64   |
|         reg_148        |   64   |
|       sum_reg_361      |   64   |
|      tmp_2_reg_411     |   64   |
|      tmp_3_reg_479     |   64   |
|  write_flag4_0_reg_455 |    1   |
|  write_flag8_0_reg_436 |    1   |
|  write_flag_0_reg_429  |    1   |
+------------------------+--------+
|          Total         |  1035  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_124 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_128 |  p1  |   2  |  64  |   128  ||    9    |
| grp_fu_132 |  p1  |   4  |  64  |   256  ||    20   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   512  || 1.22671 ||    38   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   29   |    -   |  1268  |  2933  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   38   |
|  Register |    -   |    -   |  1035  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |    1   |  2303  |  2971  |
+-----------+--------+--------+--------+--------+
