Timing Analyzer report for TestIOP16B
Sun Apr 10 15:50:23 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TestIOP16B                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processors 3-4         ;   1.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 73.75 MHz ; 73.75 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; i_clk ; -12.559 ; -1313.144         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.436 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.201 ; -233.712                         ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                        ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.559 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 13.565     ;
; -12.507 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 13.493     ;
; -12.465 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[3] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 13.495     ;
; -12.453 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 13.422     ;
; -12.295 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[3] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 13.304     ;
; -12.247 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 13.216     ;
; -12.239 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 13.225     ;
; -12.235 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 13.221     ;
; -12.228 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 13.195     ;
; -12.207 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 13.216     ;
; -12.198 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[1] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 13.228     ;
; -12.191 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[5] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 13.221     ;
; -12.189 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.006      ; 13.196     ;
; -12.122 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 13.094     ;
; -12.083 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 13.093     ;
; -12.078 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.055      ; 13.134     ;
; -12.048 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 13.020     ;
; -12.029 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 13.015     ;
; -12.013 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[4] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 13.022     ;
; -12.010 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 13.020     ;
; -11.991 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[7] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 13.021     ;
; -11.936 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 12.903     ;
; -11.925 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 12.911     ;
; -11.911 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 12.897     ;
; -11.896 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.006      ; 12.903     ;
; -11.883 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 12.850     ;
; -11.881 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[6] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 12.911     ;
; -11.866 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[4] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 12.896     ;
; -11.843 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.006      ; 12.850     ;
; -11.842 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 12.811     ;
; -11.828 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 12.797     ;
; -11.802 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[2] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 12.811     ;
; -11.789 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[1] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 12.798     ;
; -11.758 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 12.744     ;
; -11.733 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 12.763     ;
; -11.726 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 12.698     ;
; -11.724 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 12.693     ;
; -11.712 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[2] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 12.742     ;
; -11.690 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 12.700     ;
; -11.647 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 12.656     ;
; -11.624 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[4] ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 12.644     ;
; -11.551 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[5] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 12.581     ;
; -11.521 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 12.530     ;
; -11.514 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[6] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 12.522     ;
; -11.486 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 12.516     ;
; -11.427 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|ALU_Unit:ALU_Unit|o_Z_Bit    ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 12.383     ;
; -11.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 12.408     ;
; -11.405 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 12.374     ;
; -11.386 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 12.396     ;
; -11.380 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[0] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 12.410     ;
; -11.367 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[6] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 12.376     ;
; -11.329 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[0] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 12.335     ;
; -11.157 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 12.178     ;
; -11.101 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 12.109     ;
; -11.002 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[1] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 12.023     ;
; -10.960 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 11.950     ;
; -10.952 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 11.934     ;
; -10.948 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 11.938     ;
; -10.912 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 11.933     ;
; -10.858 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 11.867     ;
; -10.691 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 11.681     ;
; -10.667 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 11.200     ;
; -10.601 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 11.583     ;
; -10.509 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 11.477     ;
; -10.451 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 11.419     ;
; -10.223 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.470     ; 10.754     ;
; -10.223 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.470     ; 10.754     ;
; -9.932  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.470     ; 10.463     ;
; -9.932  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.470     ; 10.463     ;
; -9.932  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.470     ; 10.463     ;
; -9.675  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[5]         ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 10.208     ;
; -9.675  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[0]         ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 10.208     ;
; -9.675  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[1]         ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 10.208     ;
; -9.675  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[2]         ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 10.208     ;
; -9.675  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[3]         ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 10.208     ;
; -9.675  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[4]         ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 10.208     ;
; -9.675  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[7]         ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 10.208     ;
; -9.675  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[6]         ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 10.208     ;
; -9.659  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[8]        ; i_clk        ; i_clk       ; 1.000        ; -0.494     ; 10.166     ;
; -9.659  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[9]        ; i_clk        ; i_clk       ; 1.000        ; -0.494     ; 10.166     ;
; -9.659  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[0]        ; i_clk        ; i_clk       ; 1.000        ; -0.494     ; 10.166     ;
; -9.659  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[1]        ; i_clk        ; i_clk       ; 1.000        ; -0.494     ; 10.166     ;
; -9.659  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[2]        ; i_clk        ; i_clk       ; 1.000        ; -0.494     ; 10.166     ;
; -9.659  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[3]        ; i_clk        ; i_clk       ; 1.000        ; -0.494     ; 10.166     ;
; -9.659  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[4]        ; i_clk        ; i_clk       ; 1.000        ; -0.494     ; 10.166     ;
; -9.659  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[5]        ; i_clk        ; i_clk       ; 1.000        ; -0.494     ; 10.166     ;
; -9.659  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[6]        ; i_clk        ; i_clk       ; 1.000        ; -0.494     ; 10.166     ;
; -9.659  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[7]        ; i_clk        ; i_clk       ; 1.000        ; -0.494     ; 10.166     ;
; -9.304  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.115     ; 10.190     ;
; -9.252  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.135     ; 10.118     ;
; -9.210  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.120     ;
; -9.198  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.152     ; 10.047     ;
; -9.171  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[3]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.124     ; 10.048     ;
; -9.146  ; cpu_001:IOP16|RegisterFile:RegFile|reg3[4]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 10.045     ;
; -9.141  ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 10.059     ;
; -9.094  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[4]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.124     ; 9.971      ;
; -9.085  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[8]        ; i_clk        ; i_clk       ; 1.000        ; -0.495     ; 9.591      ;
; -9.085  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[0]        ; i_clk        ; i_clk       ; 1.000        ; -0.495     ; 9.591      ;
; -9.085  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[1]        ; i_clk        ; i_clk       ; 1.000        ; -0.495     ; 9.591      ;
; -9.085  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[2]        ; i_clk        ; i_clk       ; 1.000        ; -0.495     ; 9.591      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.436 ; cpu_001:IOP16|ALU_Unit:ALU_Unit|o_Z_Bit                   ; cpu_001:IOP16|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.746      ;
; 0.454 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|SecTick                                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; o_UsrLed~reg0                                             ; o_UsrLed~reg0                                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; TimerUnit:timerUnit|uSecTick                              ; TimerUnit:timerUnit|uSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; TimerUnit:timerUnit|mSecTick                              ; TimerUnit:timerUnit|mSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; Debouncer:debounceReset|w_dig_counter[0]                  ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.758      ;
; 0.490 ; TimerUnit:timerUnit|w_countSecs[7]                        ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.782      ;
; 0.493 ; Debouncer:debounceReset|w_dig_counter[19]                 ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.785      ;
; 0.495 ; TimerUnit:timerUnit|prescalerUSec[5]                      ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.786      ;
; 0.502 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; Debouncer:debounceReset|w_dly4                            ; Debouncer:debounceReset|o_PinOut                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Debouncer:debounceReset|w_dly1                            ; Debouncer:debounceReset|w_dly2                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; Debouncer:debounceReset|w_dly2                            ; Debouncer:debounceReset|w_dly3                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.796      ;
; 0.509 ; Debouncer:debounceReset|w_dly3                            ; Debouncer:debounceReset|w_dly4                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.801      ;
; 0.518 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.810      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[12]                 ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[10]                 ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[6]                  ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; TimerUnit:timerUnit|w_countSecs[5]                        ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[16]                 ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[14]                 ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[7]                  ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[5]                  ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; TimerUnit:timerUnit|w_countSecs[4]                        ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; TimerUnit:timerUnit|w_countSecs[6]                        ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[13]                 ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[11]                 ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[4]                  ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[2]                  ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; TimerUnit:timerUnit|prescalerUSec[1]                      ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; TimerUnit:timerUnit|w_countSecs[3]                        ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[15]                 ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; TimerUnit:timerUnit|prescalerUSec[2]                      ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; TimerUnit:timerUnit|w_countSecs[2]                        ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; Debouncer:debounceReset|w_dig_counter[18]                 ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; Debouncer:debounceReset|w_dig_counter[3]                  ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; Debouncer:debounceReset|w_dig_counter[17]                 ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; TimerUnit:timerUnit|prescalerUSec[4]                      ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.042      ;
; 0.754 ; TimerUnit:timerUnit|w_countmSecs[7]                       ; TimerUnit:timerUnit|w_countmSecs[7]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.045      ;
; 0.755 ; TimerUnit:timerUnit|w_countuSecs[7]                       ; TimerUnit:timerUnit|w_countuSecs[7]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.046      ;
; 0.758 ; TimerUnit:timerUnit|w_countmSecs[6]                       ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.049      ;
; 0.758 ; TimerUnit:timerUnit|w_countuSecs[6]                       ; TimerUnit:timerUnit|w_countuSecs[6]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.049      ;
; 0.763 ; Debouncer:debounceReset|w_dig_counter[9]                  ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Debouncer:debounceReset|w_dig_counter[8]                  ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; TimerUnit:timerUnit|w_countmSecs[1]                       ; TimerUnit:timerUnit|w_countmSecs[1]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; TimerUnit:timerUnit|prescalerUSec[0]                      ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; TimerUnit:timerUnit|prescalerUSec[3]                      ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; TimerUnit:timerUnit|w_countSecs[1]                        ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; TimerUnit:timerUnit|w_countmSecs[2]                       ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; TimerUnit:timerUnit|w_countmSecs[3]                       ; TimerUnit:timerUnit|w_countmSecs[3]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; Debouncer:debounceReset|w_dig_counter[0]                  ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; TimerUnit:timerUnit|uSecTick                              ; TimerUnit:timerUnit|mSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; Debouncer:debounceReset|w_dig_counter[1]                  ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.772 ; TimerUnit:timerUnit|w_countuSecs[9]                       ; TimerUnit:timerUnit|w_countuSecs[9]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.063      ;
; 0.772 ; TimerUnit:timerUnit|w_countuSecs[1]                       ; TimerUnit:timerUnit|w_countuSecs[1]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.063      ;
; 0.774 ; TimerUnit:timerUnit|w_countmSecs[9]                       ; TimerUnit:timerUnit|w_countmSecs[9]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; TimerUnit:timerUnit|w_countmSecs[5]                       ; TimerUnit:timerUnit|w_countmSecs[5]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; TimerUnit:timerUnit|w_countuSecs[2]                       ; TimerUnit:timerUnit|w_countuSecs[2]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; TimerUnit:timerUnit|w_countuSecs[3]                       ; TimerUnit:timerUnit|w_countuSecs[3]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; TimerUnit:timerUnit|w_countuSecs[5]                       ; TimerUnit:timerUnit|w_countuSecs[5]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.065      ;
; 0.775 ; TimerUnit:timerUnit|w_countuSecs[8]                       ; TimerUnit:timerUnit|w_countuSecs[8]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.066      ;
; 0.777 ; TimerUnit:timerUnit|w_countmSecs[8]                       ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.068      ;
; 0.778 ; Debouncer:debounceReset|w_dly3                            ; Debouncer:debounceReset|o_PinOut                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.070      ;
; 0.790 ; TimerUnit:timerUnit|w_countmSecs[0]                       ; TimerUnit:timerUnit|w_countmSecs[0]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.081      ;
; 0.790 ; TimerUnit:timerUnit|w_countSecs[0]                        ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.082      ;
; 0.798 ; TimerUnit:timerUnit|w_countuSecs[0]                       ; TimerUnit:timerUnit|w_countuSecs[0]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.089      ;
; 0.839 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.131      ;
; 0.839 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.131      ;
; 0.839 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.131      ;
; 0.839 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.131      ;
; 0.839 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.131      ;
; 0.839 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.131      ;
; 0.839 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.131      ;
; 0.839 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.131      ;
; 0.851 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[4]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.471      ; 1.576      ;
; 0.919 ; TimerUnit:timerUnit|prescalerUSec[5]                      ; TimerUnit:timerUnit|uSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.210      ;
; 0.959 ; TimerUnit:timerUnit|w_countmSecs[4]                       ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.250      ;
; 0.959 ; TimerUnit:timerUnit|w_countuSecs[4]                       ; TimerUnit:timerUnit|w_countuSecs[4]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.250      ;
; 1.021 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[1]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.472      ; 1.747      ;
; 1.033 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[3]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.472      ; 1.759      ;
; 1.047 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[7]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.471      ; 1.772      ;
; 1.048 ; Debouncer:debounceReset|w_dig_counter[18]                 ; Debouncer:debounceReset|w_pulse50ms                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.340      ;
; 1.059 ; TimerUnit:timerUnit|prescalerUSec[4]                      ; TimerUnit:timerUnit|uSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.350      ;
; 1.061 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[8]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.472      ; 1.787      ;
; 1.093 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[5]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.472      ; 1.819      ;
; 1.099 ; Debouncer:debounceReset|w_dig_counter[6]                  ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; Debouncer:debounceReset|w_dig_counter[12]                 ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; Debouncer:debounceReset|w_dig_counter[10]                 ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; TimerUnit:timerUnit|w_countSecs[5]                        ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[14]                 ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[4]                  ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[2]                  ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[16]                 ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; TimerUnit:timerUnit|w_countSecs[3]                        ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; TimerUnit:timerUnit|prescalerUSec[1]                      ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; Debouncer:debounceReset|w_dig_counter[18]                 ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.395      ;
; 1.107 ; Debouncer:debounceReset|w_dig_counter[5]                  ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.399      ;
; 1.107 ; Debouncer:debounceReset|w_dig_counter[7]                  ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; TimerUnit:timerUnit|w_countSecs[6]                        ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[11]                 ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 78.52 MHz ; 78.52 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; i_clk ; -11.736 ; -1213.569        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.387 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.201 ; -233.712                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                         ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.736 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 12.771     ;
; -11.702 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[3] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 12.713     ;
; -11.656 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[3] ; i_clk        ; i_clk       ; 1.000        ; 0.058      ; 12.716     ;
; -11.647 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 12.644     ;
; -11.507 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[3] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 12.545     ;
; -11.447 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 12.444     ;
; -11.427 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.007     ; 12.422     ;
; -11.424 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[5] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 12.435     ;
; -11.409 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[1] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 12.420     ;
; -11.407 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 12.445     ;
; -11.387 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 12.423     ;
; -11.375 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[5] ; i_clk        ; i_clk       ; 1.000        ; 0.058      ; 12.435     ;
; -11.362 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[1] ; i_clk        ; i_clk       ; 1.000        ; 0.058      ; 12.422     ;
; -11.264 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.080      ; 12.346     ;
; -11.229 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[4] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 12.267     ;
; -11.219 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 12.220     ;
; -11.205 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[7] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 12.216     ;
; -11.180 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 12.181     ;
; -11.177 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 12.220     ;
; -11.167 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[6] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 12.178     ;
; -11.161 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[7] ; i_clk        ; i_clk       ; 1.000        ; 0.058      ; 12.221     ;
; -11.137 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 12.180     ;
; -11.132 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.007     ; 12.127     ;
; -11.118 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[6] ; i_clk        ; i_clk       ; 1.000        ; 0.057      ; 12.177     ;
; -11.113 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[4] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 12.124     ;
; -11.092 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 12.128     ;
; -11.070 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.007     ; 12.065     ;
; -11.063 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[4] ; i_clk        ; i_clk       ; 1.000        ; 0.057      ; 12.122     ;
; -11.030 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 12.066     ;
; -11.024 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 12.021     ;
; -10.984 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[1] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 12.022     ;
; -10.965 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 11.966     ;
; -10.950 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.051      ; 12.003     ;
; -10.936 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 11.933     ;
; -10.925 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 11.968     ;
; -10.920 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 11.917     ;
; -10.895 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[2] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 11.933     ;
; -10.861 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[4] ; i_clk        ; i_clk       ; 1.000        ; 0.043      ; 11.906     ;
; -10.852 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 11.890     ;
; -10.839 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[2] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 11.850     ;
; -10.788 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[2] ; i_clk        ; i_clk       ; 1.000        ; 0.058      ; 11.848     ;
; -10.775 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 11.813     ;
; -10.763 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[6] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 11.801     ;
; -10.756 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[5] ; i_clk        ; i_clk       ; 1.000        ; 0.051      ; 11.809     ;
; -10.729 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|ALU_Unit:ALU_Unit|o_Z_Bit    ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 11.716     ;
; -10.702 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.051      ; 11.755     ;
; -10.680 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 11.677     ;
; -10.661 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[0] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 11.672     ;
; -10.641 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[6] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 11.679     ;
; -10.618 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 11.661     ;
; -10.615 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[0] ; i_clk        ; i_clk       ; 1.000        ; 0.057      ; 11.674     ;
; -10.579 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[0] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 11.610     ;
; -10.427 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 11.474     ;
; -10.291 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 11.329     ;
; -10.222 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[1] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 11.269     ;
; -10.214 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 11.226     ;
; -10.210 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[3] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 11.222     ;
; -10.133 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 11.170     ;
; -10.064 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[2] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 11.069     ;
; -10.021 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 11.068     ;
; -9.953  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[4] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 10.965     ;
; -9.932  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.412     ; 10.522     ;
; -9.849  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[1] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.854     ;
; -9.748  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 10.745     ;
; -9.746  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 10.743     ;
; -9.558  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.414     ; 10.146     ;
; -9.558  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.414     ; 10.146     ;
; -9.280  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.414     ; 9.868      ;
; -9.280  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.414     ; 9.868      ;
; -9.280  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.414     ; 9.868      ;
; -8.849  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[5]         ; i_clk        ; i_clk       ; 1.000        ; -0.409     ; 9.442      ;
; -8.849  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[0]         ; i_clk        ; i_clk       ; 1.000        ; -0.409     ; 9.442      ;
; -8.849  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[1]         ; i_clk        ; i_clk       ; 1.000        ; -0.409     ; 9.442      ;
; -8.849  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[2]         ; i_clk        ; i_clk       ; 1.000        ; -0.409     ; 9.442      ;
; -8.849  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[3]         ; i_clk        ; i_clk       ; 1.000        ; -0.409     ; 9.442      ;
; -8.849  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[4]         ; i_clk        ; i_clk       ; 1.000        ; -0.409     ; 9.442      ;
; -8.849  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[7]         ; i_clk        ; i_clk       ; 1.000        ; -0.409     ; 9.442      ;
; -8.849  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[6]         ; i_clk        ; i_clk       ; 1.000        ; -0.409     ; 9.442      ;
; -8.839  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[8]        ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 9.406      ;
; -8.839  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[9]        ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 9.406      ;
; -8.839  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[0]        ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 9.406      ;
; -8.839  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[1]        ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 9.406      ;
; -8.839  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[2]        ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 9.406      ;
; -8.839  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[3]        ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 9.406      ;
; -8.839  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[4]        ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 9.406      ;
; -8.839  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[5]        ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 9.406      ;
; -8.839  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[6]        ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 9.406      ;
; -8.839  ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[7]        ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 9.406      ;
; -8.800  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 9.700      ;
; -8.766  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.126     ; 9.642      ;
; -8.720  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 9.645      ;
; -8.714  ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.066     ; 9.650      ;
; -8.711  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.140     ; 9.573      ;
; -8.683  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[3]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 9.576      ;
; -8.673  ; cpu_001:IOP16|RegisterFile:RegFile|reg3[4]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 9.582      ;
; -8.608  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[4]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 9.501      ;
; -8.571  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 9.474      ;
; -8.511  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.140     ; 9.373      ;
; -8.491  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.142     ; 9.351      ;
; -8.488  ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.126     ; 9.364      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; cpu_001:IOP16|ALU_Unit:ALU_Unit|o_Z_Bit                   ; cpu_001:IOP16|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.087      ; 0.669      ;
; 0.403 ; o_UsrLed~reg0                                             ; o_UsrLed~reg0                                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; TimerUnit:timerUnit|uSecTick                              ; TimerUnit:timerUnit|uSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|SecTick                                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; TimerUnit:timerUnit|mSecTick                              ; TimerUnit:timerUnit|mSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; Debouncer:debounceReset|w_dig_counter[0]                  ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.684      ;
; 0.455 ; TimerUnit:timerUnit|w_countSecs[7]                        ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.721      ;
; 0.457 ; TimerUnit:timerUnit|prescalerUSec[5]                      ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.723      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[19]                 ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.724      ;
; 0.464 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.730      ;
; 0.472 ; Debouncer:debounceReset|w_dly1                            ; Debouncer:debounceReset|w_dly2                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; Debouncer:debounceReset|w_dly4                            ; Debouncer:debounceReset|o_PinOut                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; Debouncer:debounceReset|w_dly2                            ; Debouncer:debounceReset|w_dly3                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.740      ;
; 0.479 ; Debouncer:debounceReset|w_dly3                            ; Debouncer:debounceReset|w_dly4                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.745      ;
; 0.488 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.754      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[15]                 ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[12]                 ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[10]                 ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[7]                  ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[6]                  ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[5]                  ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[4]                  ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; TimerUnit:timerUnit|prescalerUSec[1]                      ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; TimerUnit:timerUnit|w_countSecs[5]                        ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; TimerUnit:timerUnit|w_countSecs[3]                        ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; TimerUnit:timerUnit|w_countSecs[4]                        ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; TimerUnit:timerUnit|w_countSecs[6]                        ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[16]                 ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[14]                 ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[13]                 ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[2]                  ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; TimerUnit:timerUnit|prescalerUSec[2]                      ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[18]                 ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[11]                 ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.700 ; TimerUnit:timerUnit|w_countSecs[2]                        ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; Debouncer:debounceReset|w_dig_counter[3]                  ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; TimerUnit:timerUnit|prescalerUSec[4]                      ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; Debouncer:debounceReset|w_dig_counter[17]                 ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; TimerUnit:timerUnit|w_countmSecs[7]                       ; TimerUnit:timerUnit|w_countmSecs[7]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.968      ;
; 0.704 ; TimerUnit:timerUnit|w_countuSecs[7]                       ; TimerUnit:timerUnit|w_countuSecs[7]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.969      ;
; 0.707 ; TimerUnit:timerUnit|w_countmSecs[1]                       ; TimerUnit:timerUnit|w_countmSecs[1]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; TimerUnit:timerUnit|w_countmSecs[6]                       ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; TimerUnit:timerUnit|prescalerUSec[3]                      ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; Debouncer:debounceReset|w_dig_counter[9]                  ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; TimerUnit:timerUnit|w_countuSecs[6]                       ; TimerUnit:timerUnit|w_countuSecs[6]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; Debouncer:debounceReset|w_dig_counter[8]                  ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; TimerUnit:timerUnit|w_countmSecs[2]                       ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; TimerUnit:timerUnit|uSecTick                              ; TimerUnit:timerUnit|mSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; TimerUnit:timerUnit|w_countmSecs[3]                       ; TimerUnit:timerUnit|w_countmSecs[3]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; TimerUnit:timerUnit|w_countSecs[1]                        ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.977      ;
; 0.715 ; TimerUnit:timerUnit|w_countuSecs[1]                       ; TimerUnit:timerUnit|w_countuSecs[1]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; TimerUnit:timerUnit|prescalerUSec[0]                      ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.981      ;
; 0.717 ; TimerUnit:timerUnit|w_countmSecs[9]                       ; TimerUnit:timerUnit|w_countmSecs[9]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; TimerUnit:timerUnit|w_countmSecs[5]                       ; TimerUnit:timerUnit|w_countmSecs[5]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; TimerUnit:timerUnit|w_countuSecs[9]                       ; TimerUnit:timerUnit|w_countuSecs[9]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.982      ;
; 0.718 ; Debouncer:debounceReset|w_dig_counter[0]                  ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; Debouncer:debounceReset|w_dig_counter[1]                  ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; TimerUnit:timerUnit|w_countuSecs[2]                       ; TimerUnit:timerUnit|w_countuSecs[2]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.984      ;
; 0.719 ; TimerUnit:timerUnit|w_countuSecs[5]                       ; TimerUnit:timerUnit|w_countuSecs[5]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.984      ;
; 0.720 ; TimerUnit:timerUnit|w_countuSecs[8]                       ; TimerUnit:timerUnit|w_countuSecs[8]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.985      ;
; 0.720 ; TimerUnit:timerUnit|w_countuSecs[3]                       ; TimerUnit:timerUnit|w_countuSecs[3]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.985      ;
; 0.721 ; TimerUnit:timerUnit|w_countmSecs[8]                       ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.987      ;
; 0.728 ; Debouncer:debounceReset|w_dly3                            ; Debouncer:debounceReset|o_PinOut                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.994      ;
; 0.737 ; TimerUnit:timerUnit|w_countmSecs[0]                       ; TimerUnit:timerUnit|w_countmSecs[0]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.003      ;
; 0.738 ; TimerUnit:timerUnit|w_countSecs[0]                        ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.004      ;
; 0.745 ; TimerUnit:timerUnit|w_countuSecs[0]                       ; TimerUnit:timerUnit|w_countuSecs[0]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.010      ;
; 0.785 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[4]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.415      ; 1.430      ;
; 0.802 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.068      ;
; 0.802 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.068      ;
; 0.802 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.068      ;
; 0.802 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.068      ;
; 0.802 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.068      ;
; 0.802 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.068      ;
; 0.802 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.068      ;
; 0.802 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.068      ;
; 0.844 ; TimerUnit:timerUnit|prescalerUSec[5]                      ; TimerUnit:timerUnit|uSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.110      ;
; 0.870 ; TimerUnit:timerUnit|w_countmSecs[4]                       ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.136      ;
; 0.871 ; TimerUnit:timerUnit|w_countuSecs[4]                       ; TimerUnit:timerUnit|w_countuSecs[4]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.136      ;
; 0.934 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[1]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.416      ; 1.580      ;
; 0.941 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[3]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.416      ; 1.587      ;
; 0.963 ; Debouncer:debounceReset|w_dig_counter[18]                 ; Debouncer:debounceReset|w_pulse50ms                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.229      ;
; 0.967 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[8]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.416      ; 1.613      ;
; 0.981 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[7]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.415      ; 1.626      ;
; 0.995 ; TimerUnit:timerUnit|prescalerUSec[4]                      ; TimerUnit:timerUnit|uSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.261      ;
; 1.001 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[5]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.416      ; 1.647      ;
; 1.013 ; TimerUnit:timerUnit|prescalerUSec[0]                      ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.279      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[15]                 ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[5]                  ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[0]                  ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[7]                  ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; TimerUnit:timerUnit|w_countSecs[6]                        ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.281      ;
; 1.015 ; TimerUnit:timerUnit|w_countSecs[4]                        ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.281      ;
; 1.015 ; Debouncer:debounceReset|w_dig_counter[13]                 ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[11]                 ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; TimerUnit:timerUnit|prescalerUSec[2]                      ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[16]                 ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[1]                  ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[6]                  ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[4]                  ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[12]                 ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -4.561 ; -460.105          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.180 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -202.094                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.561 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 5.518      ;
; -4.555 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 5.519      ;
; -4.547 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 5.520      ;
; -4.528 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 5.479      ;
; -4.507 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 5.458      ;
; -4.492 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.457      ;
; -4.482 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 5.439      ;
; -4.476 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.441      ;
; -4.469 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 5.425      ;
; -4.469 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.434      ;
; -4.468 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 5.441      ;
; -4.458 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 5.409      ;
; -4.452 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 5.425      ;
; -4.445 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.410      ;
; -4.443 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 5.392      ;
; -4.435 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 5.392      ;
; -4.430 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 5.393      ;
; -4.424 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 5.373      ;
; -4.419 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 5.392      ;
; -4.414 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 5.365      ;
; -4.411 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 5.367      ;
; -4.411 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[4] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 5.374      ;
; -4.405 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 5.361      ;
; -4.400 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.365      ;
; -4.400 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 5.373      ;
; -4.389 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 5.340      ;
; -4.387 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 5.360      ;
; -4.385 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 5.336      ;
; -4.374 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.339      ;
; -4.373 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.338      ;
; -4.357 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 5.314      ;
; -4.345 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 5.296      ;
; -4.344 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 5.293      ;
; -4.340 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 5.321      ;
; -4.339 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 5.312      ;
; -4.332 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.297      ;
; -4.330 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 5.293      ;
; -4.277 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.017     ; 5.247      ;
; -4.270 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.235      ;
; -4.259 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 5.210      ;
; -4.258 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.223      ;
; -4.251 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 5.202      ;
; -4.239 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.204      ;
; -4.231 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.196      ;
; -4.203 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.012     ; 5.178      ;
; -4.202 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.012     ; 5.177      ;
; -4.176 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 5.132      ;
; -4.162 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 5.135      ;
; -4.150 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 5.115      ;
; -4.144 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|ALU_Unit:ALU_Unit|o_Z_Bit    ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 5.088      ;
; -4.120 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.012     ; 5.095      ;
; -4.105 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 5.067      ;
; -4.057 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 5.026      ;
; -4.014 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.969      ;
; -4.010 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 4.975      ;
; -3.999 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 4.968      ;
; -3.973 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 4.942      ;
; -3.925 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 4.888      ;
; -3.887 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 4.848      ;
; -3.886 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 4.847      ;
; -3.880 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 4.841      ;
; -3.849 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.799      ;
; -3.839 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.214     ; 4.612      ;
; -3.805 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.760      ;
; -3.774 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.724      ;
; -3.684 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 4.455      ;
; -3.684 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 4.455      ;
; -3.537 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 4.308      ;
; -3.537 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 4.308      ;
; -3.537 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 4.308      ;
; -3.502 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.449      ;
; -3.451 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[3]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 4.383      ;
; -3.435 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[5]         ; i_clk        ; i_clk       ; 1.000        ; -0.212     ; 4.210      ;
; -3.435 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[0]         ; i_clk        ; i_clk       ; 1.000        ; -0.212     ; 4.210      ;
; -3.435 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[1]         ; i_clk        ; i_clk       ; 1.000        ; -0.212     ; 4.210      ;
; -3.435 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[2]         ; i_clk        ; i_clk       ; 1.000        ; -0.212     ; 4.210      ;
; -3.435 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[3]         ; i_clk        ; i_clk       ; 1.000        ; -0.212     ; 4.210      ;
; -3.435 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[4]         ; i_clk        ; i_clk       ; 1.000        ; -0.212     ; 4.210      ;
; -3.435 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[7]         ; i_clk        ; i_clk       ; 1.000        ; -0.212     ; 4.210      ;
; -3.435 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[6]         ; i_clk        ; i_clk       ; 1.000        ; -0.212     ; 4.210      ;
; -3.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[8]        ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.181      ;
; -3.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[9]        ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.181      ;
; -3.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[0]        ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.181      ;
; -3.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[1]        ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.181      ;
; -3.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[2]        ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.181      ;
; -3.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[3]        ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.181      ;
; -3.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[4]        ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.181      ;
; -3.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[5]        ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.181      ;
; -3.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[6]        ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.181      ;
; -3.422 ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[7]        ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.181      ;
; -3.418 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.357      ;
; -3.405 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 4.339      ;
; -3.401 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.357      ;
; -3.392 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 4.340      ;
; -3.382 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 4.322      ;
; -3.366 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.322      ;
; -3.365 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[3]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.054     ; 4.298      ;
; -3.362 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 4.296      ;
; -3.359 ; cpu_001:IOP16|RegisterFile:RegFile|reg6[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.298      ;
; -3.354 ; cpu_001:IOP16|RegisterFile:RegFile|reg4[5]                                                                                                     ; cpu_001:IOP16|RegisterFile:RegFile|reg5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 4.286      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; cpu_001:IOP16|ALU_Unit:ALU_Unit|o_Z_Bit                   ; cpu_001:IOP16|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; o_UsrLed~reg0                                             ; o_UsrLed~reg0                                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TimerUnit:timerUnit|uSecTick                              ; TimerUnit:timerUnit|uSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|SecTick                                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TimerUnit:timerUnit|mSecTick                              ; TimerUnit:timerUnit|mSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Debouncer:debounceReset|w_dig_counter[0]                  ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Debouncer:debounceReset|w_dly1                            ; Debouncer:debounceReset|w_dly2                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; TimerUnit:timerUnit|w_countSecs[7]                        ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Debouncer:debounceReset|w_dly4                            ; Debouncer:debounceReset|o_PinOut                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; TimerUnit:timerUnit|prescalerUSec[5]                      ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; Debouncer:debounceReset|w_dly2                            ; Debouncer:debounceReset|w_dly3                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; Debouncer:debounceReset|w_dly3                            ; Debouncer:debounceReset|w_dly4                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; Debouncer:debounceReset|w_dig_counter[19]                 ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.318      ;
; 0.204 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.323      ;
; 0.206 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:IOP16|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.325      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[7]                  ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[2]                  ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; TimerUnit:timerUnit|w_countSecs[5]                        ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; TimerUnit:timerUnit|w_countSecs[3]                        ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; TimerUnit:timerUnit|w_countSecs[6]                        ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[11]                 ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[10]                 ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[6]                  ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[5]                  ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[4]                  ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; TimerUnit:timerUnit|prescalerUSec[1]                      ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|prescalerUSec[2]                      ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|w_countSecs[4]                        ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[18]                 ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[16]                 ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[15]                 ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[13]                 ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[12]                 ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[3]                  ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; TimerUnit:timerUnit|prescalerUSec[4]                      ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; TimerUnit:timerUnit|w_countSecs[2]                        ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; Debouncer:debounceReset|w_dig_counter[14]                 ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; Debouncer:debounceReset|w_dig_counter[17]                 ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.421      ;
; 0.303 ; TimerUnit:timerUnit|w_countmSecs[7]                       ; TimerUnit:timerUnit|w_countmSecs[7]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; TimerUnit:timerUnit|w_countuSecs[7]                       ; TimerUnit:timerUnit|w_countuSecs[7]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Debouncer:debounceReset|w_dig_counter[0]                  ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; TimerUnit:timerUnit|w_countmSecs[1]                       ; TimerUnit:timerUnit|w_countmSecs[1]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; TimerUnit:timerUnit|w_countmSecs[6]                       ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; TimerUnit:timerUnit|prescalerUSec[3]                      ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[9]                  ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[8]                  ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; TimerUnit:timerUnit|uSecTick                              ; TimerUnit:timerUnit|mSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[1]                  ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; TimerUnit:timerUnit|w_countmSecs[2]                       ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; TimerUnit:timerUnit|w_countmSecs[3]                       ; TimerUnit:timerUnit|w_countmSecs[3]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; TimerUnit:timerUnit|w_countuSecs[6]                       ; TimerUnit:timerUnit|w_countuSecs[6]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; TimerUnit:timerUnit|w_countSecs[1]                        ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; TimerUnit:timerUnit|prescalerUSec[0]                      ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; TimerUnit:timerUnit|w_countuSecs[9]                       ; TimerUnit:timerUnit|w_countuSecs[9]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; TimerUnit:timerUnit|w_countuSecs[1]                       ; TimerUnit:timerUnit|w_countuSecs[1]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; TimerUnit:timerUnit|w_countmSecs[9]                       ; TimerUnit:timerUnit|w_countmSecs[9]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; TimerUnit:timerUnit|w_countmSecs[5]                       ; TimerUnit:timerUnit|w_countmSecs[5]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; TimerUnit:timerUnit|w_countuSecs[8]                       ; TimerUnit:timerUnit|w_countuSecs[8]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TimerUnit:timerUnit|w_countuSecs[2]                       ; TimerUnit:timerUnit|w_countuSecs[2]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TimerUnit:timerUnit|w_countuSecs[3]                       ; TimerUnit:timerUnit|w_countuSecs[3]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TimerUnit:timerUnit|w_countuSecs[5]                       ; TimerUnit:timerUnit|w_countuSecs[5]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; TimerUnit:timerUnit|w_countmSecs[8]                       ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; Debouncer:debounceReset|w_dly3                            ; Debouncer:debounceReset|o_PinOut                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.434      ;
; 0.318 ; TimerUnit:timerUnit|w_countmSecs[0]                       ; TimerUnit:timerUnit|w_countmSecs[0]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; TimerUnit:timerUnit|w_countSecs[0]                        ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[4]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.216      ; 0.638      ;
; 0.323 ; TimerUnit:timerUnit|w_countuSecs[0]                       ; TimerUnit:timerUnit|w_countuSecs[0]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; TimerUnit:timerUnit|SecTick                               ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.444      ;
; 0.355 ; TimerUnit:timerUnit|prescalerUSec[5]                      ; TimerUnit:timerUnit|uSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.475      ;
; 0.372 ; TimerUnit:timerUnit|w_countmSecs[4]                       ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.492      ;
; 0.372 ; TimerUnit:timerUnit|w_countuSecs[4]                       ; TimerUnit:timerUnit|w_countuSecs[4]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.492      ;
; 0.390 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[1]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.217      ; 0.711      ;
; 0.390 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[7]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.216      ; 0.710      ;
; 0.395 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[3]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.217      ; 0.716      ;
; 0.402 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[8]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.217      ; 0.723      ;
; 0.414 ; TimerUnit:timerUnit|prescalerUSec[4]                      ; TimerUnit:timerUnit|uSecTick                                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.534      ;
; 0.419 ; cpu_001:IOP16|ProgramCounter:progCtr|w_progCtr[5]         ; cpu_001:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ihu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.217      ; 0.740      ;
; 0.438 ; Debouncer:debounceReset|w_dig_counter[18]                 ; Debouncer:debounceReset|w_pulse50ms                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.557      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[2]                  ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[6]                  ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; TimerUnit:timerUnit|w_countSecs[5]                        ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[10]                 ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[4]                  ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; TimerUnit:timerUnit|w_countSecs[3]                        ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[18]                 ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; TimerUnit:timerUnit|prescalerUSec[1]                      ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[12]                 ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[16]                 ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; Debouncer:debounceReset|w_dig_counter[14]                 ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.569      ;
; 0.452 ; TimerUnit:timerUnit|w_countmSecs[7]                       ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; TimerUnit:timerUnit|w_countuSecs[7]                       ; TimerUnit:timerUnit|w_countuSecs[8]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; TimerUnit:timerUnit|w_countmSecs[1]                       ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; TimerUnit:timerUnit|prescalerUSec[3]                      ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.574      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.586 ns




+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -12.559   ; 0.180 ; N/A      ; N/A     ; -3.201              ;
;  i_clk           ; -12.559   ; 0.180 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -1313.144 ; 0.0   ; 0.0      ; 0.0     ; -233.712            ;
;  i_clk           ; -1313.144 ; 0.000 ; N/A      ; N/A     ; -233.712            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_key1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 25551    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 25551    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Apr 10 15:50:21 2022
Info: Command: quartus_sta TestIOP16B -c TestIOP16B
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TestIOP16B.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.559           -1313.144 i_clk 
Info (332146): Worst-case hold slack is 0.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.436               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -233.712 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.736           -1213.569 i_clk 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -233.712 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.561            -460.105 i_clk 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -202.094 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.586 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4791 megabytes
    Info: Processing ended: Sun Apr 10 15:50:23 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


