Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 24 00:26:54 2024
| Host         : Legion5Pro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NN_control_sets_placed.rpt
| Design       : NN
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             102 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+----------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                               |                      |                1 |              2 |
|  clk_IBUF_BUFG | L5/L5/Mat/y                   |                      |                2 |              4 |
|  clk_IBUF_BUFG | L5/L5/Mat/y[3][4]_i_1_n_0     |                      |                1 |              4 |
|  clk_IBUF_BUFG | L5/L5/Mat/y[1][4]_i_1_n_0     |                      |                1 |              4 |
|  clk_IBUF_BUFG | L5/L5/Mat/y[2][4]_i_1_n_0     |                      |                1 |              4 |
|  clk_IBUF_BUFG | L5/L5/R/y[2][3]_i_1_n_0       |                      |                2 |              4 |
|  clk_IBUF_BUFG | L5/L5/R/y[3][3]_i_1_n_0       |                      |                3 |              4 |
|  clk_IBUF_BUFG | L5/L5/R/y                     |                      |                2 |              4 |
|  clk_IBUF_BUFG | L5/L5/R/y[1][3]_i_1_n_0       |                      |                2 |              4 |
|  clk_IBUF_BUFG | L5/L5/Mat/addr_out[0]_i_1_n_0 | reset_IBUF           |                8 |             32 |
|  clk_IBUF_BUFG | L5/L5/R/done_i_2_n_0          | L5/L5/Mat/done_reg_1 |                9 |             33 |
|  clk_IBUF_BUFG | L5/L5/Mat/addr_in             | L5/L5/Mat/RSTC       |               10 |             37 |
+----------------+-------------------------------+----------------------+------------------+----------------+


