# ALU
This project simulates an Arithmetic Logic Unit (ALU) in Vivado, performing operations like addition, subtraction, multiplication, AND, OR, and NOT. The outputs match expected results, confirming the design's correctness. A great resource for learning digital design and VLSI concepts.
![Screenshot (400)](https://github.com/user-attachments/assets/38cc1a6f-4133-499a-8d1a-e9ca2cfa54fb)
