0.6
2018.2
Jun 14 2018
20:41:02
F:/CompArch/FPGA_Lab/Lab5and6/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/CompArch/FPGA_Lab/Lab5and6/project_1/project_1.srcs/sim_1/new/Test_Car_FSM.v,1631689749,verilog,,,,Test_Car_FSM,,,,,,,,
F:/CompArch/FPGA_Lab/Lab5and6/project_1/project_1.srcs/sources_1/new/Car_FSM.v,1631689442,verilog,,F:/CompArch/FPGA_Lab/Lab5and6/project_1/project_1.srcs/sim_1/new/Test_Car_FSM.v,,Car_FSM,,,,,,,,
