(footprint "SAMTEC_PCIE_x1_CARD_EDGE_02_X_D_TH" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 65D4B9B3)
  (attr smd)
  (fp_text reference "REF**" (at 0 -0.5 unlocked) (layer "F.SilkS")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 8a886577-f7da-4fd1-a679-d33988c4b8ea)
  )
  (fp_text value "SAMTEC_PCIE_x1_CARD_EDGE_02_X_D_TH" (at 0 1 unlocked) (layer "F.Fab")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 4998a818-87de-4d3f-9def-0b9107b3ba77)
  )
  (pad "1" smd rect (at -1 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 24985ab4-c2ca-46ee-bd16-3deea12c538b))
  (pad "1" smd rect (at 0 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 2f22ea40-ec20-4280-96eb-4fafad9cd499))
  (pad "1" smd rect (at 6 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 3129b329-51af-4354-a1ad-3b23b1ed31e5))
  (pad "1" smd rect (at 3 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 405e958b-24e9-42f4-a7bf-6b3e50ff0665))
  (pad "1" smd rect (at 8 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 44e1bd3e-d234-43cc-8f0d-a0110a8c0027))
  (pad "1" smd rect (at 5 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 45472bb6-324f-458e-9081-e3a7656dc643))
  (pad "1" smd rect (at 2 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 4c76f7aa-8cec-4faa-acb3-fe3e614d36a6))
  (pad "1" smd rect (at 4 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 9e363fe3-0585-47d1-92c8-081c29199179))
  (pad "1" smd rect (at 1 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp a40e846b-0db2-43ba-a8ca-44c64c0c4b08))
  (pad "1" smd rect (at 9 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp cb052f0a-6b6a-4397-a420-9814be227111))
  (pad "1" smd rect (at 7 0) (size 0.7 4.19) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp e957a565-3200-4fd3-b616-00c3c40f5d9d))
)
