Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.21-s010_1, built Wed Feb 07 2018
Options: 
Date:    Wed Apr 28 18:53:23 2021
Host:    cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB) (7955092KB)
OS:      Red Hat Enterprise Linux Server release 6.0 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (26 seconds elapsed).

WARNING: This version of the tool is 1176 days old.
@genus:root: 1> set_db library slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 639
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = slow.lib
1 slow.lib
@genus:root: 2> read_hdl {add32.v alu.v control_unit.v data_mem.v imm_sx.v insn_mem.v load_stall.v mbr_sx_load.v mbr_sx_store.v mux32four.v mux32three.v mux32two.v program_counter.v register_bank.v riscv_crypto_fu_saes32_32.v riscv_crypto_fu_sboxes_aes_32.v riscv_crypto_fu_sboxes_sm4_32.v riscv_crypto_fu_ssha256_32.v riscv_crypto_fu_ssha512_32.v riscv_crypto_fu_ssm3_32.v riscv_crypto_fu_ssm4_32.v riscv_crypto_fu_32.v rvb_clmul.v rvb_xperm.v bitmanip_top.v core_top.v core.v}
@genus:root: 3> elaborate core
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'core' from file 'core.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'core' with default parameters value.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'mask' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz_log2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs1' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'res' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (23) does not match width of port 'instruction' (21) of instance 'bitmanip_fu' of module 'bitmanip_top' in file 'core.v' on line 193.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            15            117                                      elaborate
design:core
@genus:root: 4> read_sdc counter_constraints.g
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
@genus:root: 5> synthesize -to_mapped -effort medium
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'core' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 31 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 34 hierarchical instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'core'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4565'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4565'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4570'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4570'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4566'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4566'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4562'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c1 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c2 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c3 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c4 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4562'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4569'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4569'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4568'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4568'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4567'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4567'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4564'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4564'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4563'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4563'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'core'.
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'core' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'core' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'. The constant is '1'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'. The constant is '1'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'bitmanip_fu_i_rvb_clmul/state_reg[3]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[24]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[25]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[26]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[27]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[28]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[29]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[30]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   472 ps
Target path end-point (Pin: register_file/regFile_reg[20][31]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               197478        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               472     2050             16000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   315 ps
Target path end-point (Pin: register_file/regFile_reg[21][31]/D (DFFHQX1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              193251        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               315      690             16000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'core'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                193251        0         0         0        0
 const_prop               193251        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               193204        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 193204        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 193204        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                193204        0         0         0        0
 io_phase                 193011        0         0         0        0
 gate_comp                192605        0         0         0        0
 glob_area                192376        0         0         0        0
 area_down                192116        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        2 /        2 )  0.04
         rem_buf         5  (        5 /        5 )  0.11
         rem_inv         5  (        5 /        5 )  0.05
        merge_bi         0  (        0 /        0 )  0.05
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        20  (        6 /        6 )  0.18
       gate_comp       649  (       41 /       41 )  2.74
       gcomp_mog        44  (        1 /        1 )  0.65
       glob_area        70  (        6 /       70 )  0.31
       area_down        46  (       27 /       27 )  0.76
      size_n_buf         1  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               192116        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 192116        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                192116        0         0         0        0
 area_down                192043        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        13  (        0 /        0 )  0.07
       gate_comp       605  (        0 /        0 )  2.08
       gcomp_mog        43  (        0 /        0 )  0.64
       glob_area        50  (        0 /       50 )  0.13
       area_down        38  (       12 /       12 )  0.42
      size_n_buf         0  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'core'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           166            257                                      synthesize
@genus:root: 6> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  07:00:08 pm
  Module:                 core
  Technology library:     tsmc18 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                    Instance                                  Module                Cell Count  Cell Area  Net Area   Total Area  Wireload     
-----------------------------------------------------------------------------------------------------------------------------------------------
core                                                                                      9741 192043.053     0.000   192043.053    <none> (D) 
  register_file                                 register_bank                             4582 101388.673     0.000   101388.673    <none> (D) 
  crypto_fu                                     riscv_crypto_fu                           1781  31823.669     0.000    31823.669    <none> (D) 
    i_riscv_crypto_fu_ssha512                   riscv_crypto_fu_ssha512                    355   6360.077     0.000     6360.077    <none> (D) 
    i_riscv_crypto_fu_ssm4_i_sm4_sbox           riscv_crypto_sm4_sbox                      138   2691.058     0.000     2691.058    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid                   64   1107.691     0.000     1107.691    <none> (D) 
      bot                                       riscv_crypto_sbox_sm4_out                   40    931.392     0.000      931.392    <none> (D) 
      top                                       riscv_crypto_sbox_sm4_top                   34    651.974     0.000      651.974    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_fwd      riscv_crypto_aes_fwd_sbox                  142   2667.773     0.000     2667.773    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4581              69   1124.323     0.000     1124.323    <none> (D) 
      out                                       riscv_crypto_sbox_aes_out                   42    938.045     0.000      938.045    <none> (D) 
      top                                       riscv_crypto_sbox_aes_top                   31    605.405     0.000      605.405    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_inv      riscv_crypto_aes_inv_sbox                  129   2647.814     0.000     2647.814    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4580              64   1107.691     0.000     1107.691    <none> (D) 
      out                                       riscv_crypto_sbox_aesi_out                  37    911.434     0.000      911.434    <none> (D) 
      top                                       riscv_crypto_sbox_aesi_top                  28    628.690     0.000      628.690    <none> (D) 
  bitmanip_fu_i_rvb_clmul                       rvb_clmul                                  778  16562.146     0.000    16562.146    <none> (D) 
  core_control                                  control_unit                               230   3103.531     0.000     3103.531    <none> (D) 
  core_alu_sub_42_28_Y_core_alu_add_41_29       addsub_unsigned_367                         99   3073.594     0.000     3073.594    <none> (D) 
  core_alu_srl_47_28                            shift_right_vlog_unsigned                  159   2574.634     0.000     2574.634    <none> (D) 
  core_alu_sll_43_28                            shift_left_vlog_unsigned_2455              159   2574.634     0.000     2574.634    <none> (D) 
  pc_adder_add_4_17                             add_unsigned                               105   2491.474     0.000     2491.474    <none> (D) 
  pc_latch                                      program_counter                             32   1809.562     0.000     1809.562    <none> (D) 
  core_alu_lt_27_20                             lt_unsigned_2060                           108   1323.907     0.000     1323.907    <none> (D) 
  core_alu_lt_26_29                             lt_signed_2062                             108   1323.907     0.000     1323.907    <none> (D) 
  reg_to_mem                                    mbr_sx_store                                71    878.170     0.000      878.170    <none> (D) 
  bitmanip_fu_sll_62_35_Y_bitmanip_fu_sll_61_43 shift_left_vlog_unsigned_2455_4599          69    848.232     0.000      848.232    <none> (D) 
  stall_unit                                    load_stall                                   8    442.411     0.000      442.411    <none> (D) 
  bitmanip_fu_srl_62_35                         shift_right_vlog_unsigned_4600              32    439.085     0.000      439.085    <none> (D) 

 (D) = wireload is default in technology library
@genus:root: 7> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'core'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  07:00:13 pm
  Module:                 core
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (70 ps) Setup Check with Pin register_file/regFile_reg[31][31]/CK->D
          Group: clk
     Startpoint: (R) stall_unit/delayed_load_reg/CK
          Clock: (R) clk
       Endpoint: (R) register_file/regFile_reg[31][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   16000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     158                  
       Uncertainty:-     100                  
     Required Time:=   15742                  
      Launch Clock:-       0                  
         Data Path:-   15672                  
             Slack:=      70                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  stall_unit/delayed_load_reg/CK      -       -      R     (arrival)   1135     -   100     -       0    (-,-) 
  stall_unit/delayed_load_reg/Q       -       CK->Q  R     DFFTRX2       14  63.9   420   569     569    (-,-) 
  g9550/Y                             -       A->Y   F     INVX4         28  90.3   210   183     752    (-,-) 
  g9522/Y                             -       A->Y   F     AND2X2         8  29.9   135   247    1000    (-,-) 
  register_file/g33904/Y              -       A->Y   R     INVX1          3  10.5   174   131    1130    (-,-) 
  register_file/g33882/Y              -       B->Y   R     AND3X2         4  15.8   147   245    1375    (-,-) 
  register_file/g33798/Y              -       A->Y   F     NAND2X1        2   6.5   142    84    1459    (-,-) 
  register_file/g33768/Y              -       A->Y   R     INVX1         31 141.8  1750  1006    2465    (-,-) 
  register_file/g33341/Y              -       A1->Y  F     AOI22X1        1   4.8   324   103    2568    (-,-) 
  register_file/g32605/Y              -       A->Y   R     NAND4X1        1   3.8   196   148    2716    (-,-) 
  register_file/g32356/Y              -       B->Y   F     NOR2X1         1   3.7    83    83    2799    (-,-) 
  register_file/g32320/Y              -       B->Y   R     NAND2X1       28 111.3  1413   809    3608    (-,-) 
  g10949/Y                            -       A0->Y  F     AOI22X1        2   8.1   344   173    3781    (-,-) 
  g10917/Y                            -       A->Y   R     INVX1         10  42.7   555   406    4187    (-,-) 
  g10817/Y                            -       B1->Y  F     OAI22X1        2   8.7   198   199    4386    (-,-) 
  g10786/Y                            -       C->Y   F     OR4X2          1   4.3    99   416    4802    (-,-) 
  g10783/Y                            -       A->Y   F     OR4X2          1   4.4    99   277    5079    (-,-) 
  g10782/Y                            -       B->Y   R     NOR3X1         2   9.2   353   262    5341    (-,-) 
  core_control/g4028/Y                -       A0->Y  F     AOI211X1       1   4.4   162   148    5489    (-,-) 
  core_control/g4027/Y                -       C->Y   R     NAND3X1        1   6.1   172   152    5641    (-,-) 
  core_control/g4032/Y                -       A->Y   R     OR2X4         32 103.1   328   293    5934    (-,-) 
  g9515/Y                             -       A->Y   R     AND2X2         1  17.0   155   226    6161    (-,-) 
  pc_adder_add_4_17/g2/CO             -       B->CO  R     AFHCINX2       2   8.5   236   266    6426    (-,-) 
  pc_adder_add_4_17/g821/Y            -       B0->Y  F     OAI21XL        1   4.0   138   124    6551    (-,-) 
  pc_adder_add_4_17/g819/Y            -       A->Y   R     NAND2X1        2   8.5   173   127    6678    (-,-) 
  pc_adder_add_4_17/g818/Y            -       B0->Y  F     OAI21XL        1   4.0   139   116    6794    (-,-) 
  pc_adder_add_4_17/g816/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    6921    (-,-) 
  pc_adder_add_4_17/g815/Y            -       B0->Y  F     OAI21XL        1   3.4   130   111    7032    (-,-) 
  pc_adder_add_4_17/g813/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    7172    (-,-) 
  pc_adder_add_4_17/g812/Y            -       B0->Y  F     OAI21XL        1   4.0   139   117    7288    (-,-) 
  pc_adder_add_4_17/g810/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    7415    (-,-) 
  pc_adder_add_4_17/g809/Y            -       B0->Y  F     OAI21XL        1   3.4   130   111    7526    (-,-) 
  pc_adder_add_4_17/g807/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    7666    (-,-) 
  pc_adder_add_4_17/g806/Y            -       B0->Y  F     OAI21XL        1   4.0   139   117    7783    (-,-) 
  pc_adder_add_4_17/g804/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    7910    (-,-) 
  pc_adder_add_4_17/g803/Y            -       B0->Y  F     OAI21XL        1   3.4   130   111    8021    (-,-) 
  pc_adder_add_4_17/g801/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    8160    (-,-) 
  pc_adder_add_4_17/g800/Y            -       B0->Y  F     OAI21XL        1   4.0   140   117    8277    (-,-) 
  pc_adder_add_4_17/g798/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    8404    (-,-) 
  pc_adder_add_4_17/g797/Y            -       B0->Y  F     OAI21XL        1   4.0   140   116    8520    (-,-) 
  pc_adder_add_4_17/g795/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    8648    (-,-) 
  pc_adder_add_4_17/g794/Y            -       B0->Y  F     OAI21XL        1   3.4   130   111    8759    (-,-) 
  pc_adder_add_4_17/g792/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    8898    (-,-) 
  pc_adder_add_4_17/g791/Y            -       B0->Y  F     OAI21XL        1   4.0   140   117    9015    (-,-) 
  pc_adder_add_4_17/g789/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    9142    (-,-) 
  pc_adder_add_4_17/g788/Y            -       B0->Y  F     OAI21XL        1   3.4   130   111    9254    (-,-) 
  pc_adder_add_4_17/g786/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    9393    (-,-) 
  pc_adder_add_4_17/g785/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112    9505    (-,-) 
  pc_adder_add_4_17/g783/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    9645    (-,-) 
  pc_adder_add_4_17/g782/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112    9757    (-,-) 
  pc_adder_add_4_17/g780/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    9897    (-,-) 
  pc_adder_add_4_17/g779/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   10009    (-,-) 
  pc_adder_add_4_17/g777/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   10148    (-,-) 
  pc_adder_add_4_17/g776/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   10260    (-,-) 
  pc_adder_add_4_17/g774/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   10400    (-,-) 
  pc_adder_add_4_17/g773/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   10512    (-,-) 
  pc_adder_add_4_17/g771/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   10652    (-,-) 
  pc_adder_add_4_17/g770/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   10764    (-,-) 
  pc_adder_add_4_17/g768/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   10903    (-,-) 
  pc_adder_add_4_17/g767/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   11015    (-,-) 
  pc_adder_add_4_17/g765/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   11155    (-,-) 
  pc_adder_add_4_17/g764/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   11267    (-,-) 
  pc_adder_add_4_17/g762/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   11407    (-,-) 
  pc_adder_add_4_17/g761/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   11519    (-,-) 
  pc_adder_add_4_17/g759/Y            -       B0->Y  R     OAI2BB1X1      1   6.2   151   124   11643    (-,-) 
  pc_adder_add_4_17/g758/CO           -       CI->CO R     ADDFX1         1   6.2   173   288   11931    (-,-) 
  pc_adder_add_4_17/g757/CO           -       CI->CO R     ADDFX1         1   6.2   173   291   12222    (-,-) 
  pc_adder_add_4_17/g756/CO           -       CI->CO R     ADDFX1         1   6.2   181   291   12514    (-,-) 
  pc_adder_add_4_17/g755/CO           -       CI->CO R     ADDFX1         1   6.2   181   293   12807    (-,-) 
  pc_adder_add_4_17/g754/CO           -       CI->CO R     ADDFX1         1   6.2   181   293   13099    (-,-) 
  pc_adder_add_4_17/g753/CO           -       CI->CO R     ADDFX1         1   6.2   181   293   13392    (-,-) 
  pc_adder_add_4_17/g752/CO           -       CI->CO R     ADDFX1         1   6.2   181   293   13685    (-,-) 
  pc_adder_add_4_17/g751/CO           -       CI->CO R     ADDFX1         2   6.8   187   297   13982    (-,-) 
  pc_adder_add_4_17/g750/Y            -       A1N->Y R     OAI2BB2X1      2   9.8   319   244   14226    (-,-) 
  g39611/Y                            -       A0->Y  F     OAI211X1       1   4.0   154   126   14351    (-,-) 
  g39488/Y                            -       A->Y   R     NAND2X1       31 133.3  1679   962   15314    (-,-) 
  register_file/g29045/Y              -       B0->Y  F     AOI22X1        1   2.6   406   232   15546    (-,-) 
  register_file/g28549/Y              -       A->Y   R     INVXL          1   2.1   123   126   15672    (-,-) 
  register_file/regFile_reg[31][31]/D <<<     -      R     DFFHQX1        1     -     -     0   15672    (-,-) 
#--------------------------------------------------------------------------------------------------------------

@genus:root: 8> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'core'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  07:00:17 pm
  Module:                 core
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (70 ps) Setup Check with Pin register_file/regFile_reg[31][31]/CK->D
          Group: clk
     Startpoint: (R) stall_unit/delayed_load_reg/CK
          Clock: (R) clk
       Endpoint: (R) register_file/regFile_reg[31][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   16000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     158                  
       Uncertainty:-     100                  
     Required Time:=   15742                  
      Launch Clock:-       0                  
         Data Path:-   15672                  
             Slack:=      70                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  stall_unit/delayed_load_reg/CK      -       -      R     (arrival)   1135     -   100     -       0    (-,-) 
  stall_unit/delayed_load_reg/Q       -       CK->Q  R     DFFTRX2       14  63.9   420   569     569    (-,-) 
  g9550/Y                             -       A->Y   F     INVX4         28  90.3   210   183     752    (-,-) 
  g9522/Y                             -       A->Y   F     AND2X2         8  29.9   135   247    1000    (-,-) 
  register_file/g33904/Y              -       A->Y   R     INVX1          3  10.5   174   131    1130    (-,-) 
  register_file/g33882/Y              -       B->Y   R     AND3X2         4  15.8   147   245    1375    (-,-) 
  register_file/g33798/Y              -       A->Y   F     NAND2X1        2   6.5   142    84    1459    (-,-) 
  register_file/g33768/Y              -       A->Y   R     INVX1         31 141.8  1750  1006    2465    (-,-) 
  register_file/g33341/Y              -       A1->Y  F     AOI22X1        1   4.8   324   103    2568    (-,-) 
  register_file/g32605/Y              -       A->Y   R     NAND4X1        1   3.8   196   148    2716    (-,-) 
  register_file/g32356/Y              -       B->Y   F     NOR2X1         1   3.7    83    83    2799    (-,-) 
  register_file/g32320/Y              -       B->Y   R     NAND2X1       28 111.3  1413   809    3608    (-,-) 
  g10949/Y                            -       A0->Y  F     AOI22X1        2   8.1   344   173    3781    (-,-) 
  g10917/Y                            -       A->Y   R     INVX1         10  42.7   555   406    4187    (-,-) 
  g10817/Y                            -       B1->Y  F     OAI22X1        2   8.7   198   199    4386    (-,-) 
  g10786/Y                            -       C->Y   F     OR4X2          1   4.3    99   416    4802    (-,-) 
  g10783/Y                            -       A->Y   F     OR4X2          1   4.4    99   277    5079    (-,-) 
  g10782/Y                            -       B->Y   R     NOR3X1         2   9.2   353   262    5341    (-,-) 
  core_control/g4028/Y                -       A0->Y  F     AOI211X1       1   4.4   162   148    5489    (-,-) 
  core_control/g4027/Y                -       C->Y   R     NAND3X1        1   6.1   172   152    5641    (-,-) 
  core_control/g4032/Y                -       A->Y   R     OR2X4         32 103.1   328   293    5934    (-,-) 
  g9515/Y                             -       A->Y   R     AND2X2         1  17.0   155   226    6161    (-,-) 
  pc_adder_add_4_17/g2/CO             -       B->CO  R     AFHCINX2       2   8.5   236   266    6426    (-,-) 
  pc_adder_add_4_17/g821/Y            -       B0->Y  F     OAI21XL        1   4.0   138   124    6551    (-,-) 
  pc_adder_add_4_17/g819/Y            -       A->Y   R     NAND2X1        2   8.5   173   127    6678    (-,-) 
  pc_adder_add_4_17/g818/Y            -       B0->Y  F     OAI21XL        1   4.0   139   116    6794    (-,-) 
  pc_adder_add_4_17/g816/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    6921    (-,-) 
  pc_adder_add_4_17/g815/Y            -       B0->Y  F     OAI21XL        1   3.4   130   111    7032    (-,-) 
  pc_adder_add_4_17/g813/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    7172    (-,-) 
  pc_adder_add_4_17/g812/Y            -       B0->Y  F     OAI21XL        1   4.0   139   117    7288    (-,-) 
  pc_adder_add_4_17/g810/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    7415    (-,-) 
  pc_adder_add_4_17/g809/Y            -       B0->Y  F     OAI21XL        1   3.4   130   111    7526    (-,-) 
  pc_adder_add_4_17/g807/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    7666    (-,-) 
  pc_adder_add_4_17/g806/Y            -       B0->Y  F     OAI21XL        1   4.0   139   117    7783    (-,-) 
  pc_adder_add_4_17/g804/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    7910    (-,-) 
  pc_adder_add_4_17/g803/Y            -       B0->Y  F     OAI21XL        1   3.4   130   111    8021    (-,-) 
  pc_adder_add_4_17/g801/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    8160    (-,-) 
  pc_adder_add_4_17/g800/Y            -       B0->Y  F     OAI21XL        1   4.0   140   117    8277    (-,-) 
  pc_adder_add_4_17/g798/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    8404    (-,-) 
  pc_adder_add_4_17/g797/Y            -       B0->Y  F     OAI21XL        1   4.0   140   116    8520    (-,-) 
  pc_adder_add_4_17/g795/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    8648    (-,-) 
  pc_adder_add_4_17/g794/Y            -       B0->Y  F     OAI21XL        1   3.4   130   111    8759    (-,-) 
  pc_adder_add_4_17/g792/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    8898    (-,-) 
  pc_adder_add_4_17/g791/Y            -       B0->Y  F     OAI21XL        1   4.0   140   117    9015    (-,-) 
  pc_adder_add_4_17/g789/Y            -       A->Y   R     NAND2X1        2   8.5   172   127    9142    (-,-) 
  pc_adder_add_4_17/g788/Y            -       B0->Y  F     OAI21XL        1   3.4   130   111    9254    (-,-) 
  pc_adder_add_4_17/g786/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    9393    (-,-) 
  pc_adder_add_4_17/g785/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112    9505    (-,-) 
  pc_adder_add_4_17/g783/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    9645    (-,-) 
  pc_adder_add_4_17/g782/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112    9757    (-,-) 
  pc_adder_add_4_17/g780/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140    9897    (-,-) 
  pc_adder_add_4_17/g779/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   10009    (-,-) 
  pc_adder_add_4_17/g777/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   10148    (-,-) 
  pc_adder_add_4_17/g776/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   10260    (-,-) 
  pc_adder_add_4_17/g774/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   10400    (-,-) 
  pc_adder_add_4_17/g773/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   10512    (-,-) 
  pc_adder_add_4_17/g771/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   10652    (-,-) 
  pc_adder_add_4_17/g770/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   10764    (-,-) 
  pc_adder_add_4_17/g768/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   10903    (-,-) 
  pc_adder_add_4_17/g767/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   11015    (-,-) 
  pc_adder_add_4_17/g765/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   11155    (-,-) 
  pc_adder_add_4_17/g764/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   11267    (-,-) 
  pc_adder_add_4_17/g762/Y            -       B0->Y  R     OAI2BB1X1      2   8.5   178   140   11407    (-,-) 
  pc_adder_add_4_17/g761/Y            -       B0->Y  F     OAI21XL        1   3.4   130   112   11519    (-,-) 
  pc_adder_add_4_17/g759/Y            -       B0->Y  R     OAI2BB1X1      1   6.2   151   124   11643    (-,-) 
  pc_adder_add_4_17/g758/CO           -       CI->CO R     ADDFX1         1   6.2   173   288   11931    (-,-) 
  pc_adder_add_4_17/g757/CO           -       CI->CO R     ADDFX1         1   6.2   173   291   12222    (-,-) 
  pc_adder_add_4_17/g756/CO           -       CI->CO R     ADDFX1         1   6.2   181   291   12514    (-,-) 
  pc_adder_add_4_17/g755/CO           -       CI->CO R     ADDFX1         1   6.2   181   293   12807    (-,-) 
  pc_adder_add_4_17/g754/CO           -       CI->CO R     ADDFX1         1   6.2   181   293   13099    (-,-) 
  pc_adder_add_4_17/g753/CO           -       CI->CO R     ADDFX1         1   6.2   181   293   13392    (-,-) 
  pc_adder_add_4_17/g752/CO           -       CI->CO R     ADDFX1         1   6.2   181   293   13685    (-,-) 
  pc_adder_add_4_17/g751/CO           -       CI->CO R     ADDFX1         2   6.8   187   297   13982    (-,-) 
  pc_adder_add_4_17/g750/Y            -       A1N->Y R     OAI2BB2X1      2   9.8   319   244   14226    (-,-) 
  g39611/Y                            -       A0->Y  F     OAI211X1       1   4.0   154   126   14351    (-,-) 
  g39488/Y                            -       A->Y   R     NAND2X1       31 133.3  1679   962   15314    (-,-) 
  register_file/g29045/Y              -       B0->Y  F     AOI22X1        1   2.6   406   232   15546    (-,-) 
  register_file/g28549/Y              -       A->Y   R     INVXL          1   2.1   123   126   15672    (-,-) 
  register_file/regFile_reg[31][31]/D <<<     -      R     DFFHQX1        1     -     -     0   15672    (-,-) 
#--------------------------------------------------------------------------------------------------------------

@genus:root: 9> report power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  07:00:22 pm
  Module:                 core
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                     Leakage     Dynamic       Total    
           Instance           Cells Power(nW)   Power(nW)    Power(nW)  
------------------------------------------------------------------------
core                           9741  5466.848 13067157.467 13072624.316 
  register_file                4582  2905.271  6262745.731  6265651.003 
  crypto_fu                    1781   942.328   764173.848   765116.176 
    i_riscv_crypto_fu_ssha512   355   186.297        0.000      186.297 
    i_riscv_cr.._aes_sbox_fwd   142   104.805        0.000      104.805 
      mid                        69    40.606        0.000       40.606 
      out                        42    37.510        0.000       37.510 
      top                        31    26.689        0.000       26.689 
    i_riscv_cr.._aes_sbox_inv   129   102.455        0.000      102.455 
      mid                        64    41.247        0.000       41.247 
      out                        37    37.372        0.000       37.372 
      top                        28    23.836        0.000       23.836 
    i_riscv_cr..m4_i_sm4_sbox   138    99.625        0.000       99.625 
      mid                        64    40.765        0.000       40.765 
      bot                        40    37.488        0.000       37.488 
      top                        34    21.372        0.000       21.372 
  bitmanip_fu_i_rvb_clmul       778   456.694  2154839.619  2155296.313 
  core_alu_s..alu_add_41_29      99   137.674   295437.854   295575.528 
  pc_adder_add_4_17             105   126.884   106857.977   106984.861 
  core_control                  230    98.795    62472.397    62571.192 
  core_alu_srl_47_28            159    51.106   280351.515   280402.621 
  core_alu_sll_43_28            159    50.992   281252.302   281303.293 
  pc_latch                       32    48.970   215226.620   215275.591 
  core_alu_lt_27_20             108    31.442   125567.546   125598.988 
  core_alu_lt_26_29             108    31.369   126904.556   126935.924 
  reg_to_mem                     71    20.238    29596.499    29616.737 
  bitmanip_f.._fu_sll_61_43      69    18.059    50682.194    50700.253 
  bitmanip_fu_srl_62_35          32    15.380    33360.049    33375.430 
  stall_unit                      8    15.256    45332.629    45347.885 

@genus:root: 10> exit
Normal exit.