
*** Running vivado
    with args -log design_1_i2c_bmp_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_i2c_bmp_master_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_i2c_bmp_master_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_i2c_bmp_master_0_0 -part xc7a50tftg256-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1665.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_i2c_bmp_master_0_0' [d:/Kaynes/project_trial_bmp280/project_trial_bmp280.gen/sources_1/bd/design_1/ip/design_1_i2c_bmp_master_0_0/synth/design_1_i2c_bmp_master_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'i2c_bmp_master' [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:5]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:223]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:250]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:271]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:302]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:323]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:343]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:363]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:384]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:411]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:440]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:459]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:480]
INFO: [Synth 8-6155] done synthesizing module 'i2c_bmp_master' (0#1) [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_i2c_bmp_master_0_0' (0#1) [d:/Kaynes/project_trial_bmp280/project_trial_bmp280.gen/sources_1/bd/design_1/ip/design_1_i2c_bmp_master_0_0/synth/design_1_i2c_bmp_master_0_0.v:53]
WARNING: [Synth 8-7137] Register reg_addr_reg_reg in module i2c_bmp_master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:168]
WARNING: [Synth 8-7137] Register data_in_reg_reg in module i2c_bmp_master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:169]
WARNING: [Synth 8-7137] Register read_buffer_reg in module i2c_bmp_master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:176]
WARNING: [Synth 8-7137] Register shift_reg_reg in module i2c_bmp_master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Kaynes/project_trial_bmp280/project_trial_bmp280.srcs/sources_1/new/i2c_master.v:108]
WARNING: [Synth 8-7129] Port slave_addr[7] in module i2c_bmp_master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1665.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1693.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1693.152 ; gain = 0.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1693.152 ; gain = 27.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1693.152 ; gain = 27.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1693.152 ; gain = 27.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1693.152 ; gain = 27.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Multipliers : 
	              32x32  Multipliers := 1     
	              11x32  Multipliers := 1     
	              16x32  Multipliers := 1     
	               4x32  Multipliers := 1     
+---Muxes : 
	  16 Input   24 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	  16 Input    3 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
	  16 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/compensate_temp_return7, operation Mode is: A*B.
DSP Report: operator inst/compensate_temp_return7 is absorbed into DSP inst/compensate_temp_return7.
DSP Report: operator inst/compensate_temp_return7 is absorbed into DSP inst/compensate_temp_return7.
DSP Report: Generating DSP inst/compensate_temp_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/compensate_temp_return7 is absorbed into DSP inst/compensate_temp_return7.
DSP Report: operator inst/compensate_temp_return7 is absorbed into DSP inst/compensate_temp_return7.
DSP Report: Generating DSP inst/compensate_temp_return7, operation Mode is: A*B.
DSP Report: operator inst/compensate_temp_return7 is absorbed into DSP inst/compensate_temp_return7.
DSP Report: operator inst/compensate_temp_return7 is absorbed into DSP inst/compensate_temp_return7.
DSP Report: Generating DSP inst/compensate_temp_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/compensate_temp_return7 is absorbed into DSP inst/compensate_temp_return7.
DSP Report: operator inst/compensate_temp_return7 is absorbed into DSP inst/compensate_temp_return7.
DSP Report: Generating DSP inst/compensate_temp_return5, operation Mode is: A*(B:0x3fc18).
DSP Report: operator inst/compensate_temp_return5 is absorbed into DSP inst/compensate_temp_return5.
WARNING: [Synth 8-7129] Port slave_addr[7] in module design_1_i2c_bmp_master_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1693.152 ; gain = 27.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_i2c_bmp_master_0_0 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_i2c_bmp_master_0_0 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_i2c_bmp_master_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_i2c_bmp_master_0_0 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_i2c_bmp_master_0_0 | A*(B:0x3fc18)  | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1693.152 ; gain = 27.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1693.152 ; gain = 27.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1693.152 ; gain = 27.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.945 ; gain = 29.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.945 ; gain = 29.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.945 ; gain = 29.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.945 ; gain = 29.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.945 ; gain = 29.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.945 ; gain = 29.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_i2c_bmp_master_0_0 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_i2c_bmp_master_0_0 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_i2c_bmp_master_0_0 | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_i2c_bmp_master_0_0 | A*B          | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    70|
|2     |DSP48E1 |     4|
|3     |LUT1    |    20|
|4     |LUT2    |   160|
|5     |LUT3    |    53|
|6     |LUT4    |    59|
|7     |LUT5    |    19|
|8     |LUT6    |    49|
|9     |FDCE    |    69|
|10    |FDPE    |     2|
|11    |FDRE    |    48|
|12    |IOBUF   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.945 ; gain = 29.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1695.945 ; gain = 2.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.945 ; gain = 29.957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1695.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1711.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: 68fd0f9d
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1711.684 ; gain = 45.695
INFO: [Common 17-1381] The checkpoint 'D:/Kaynes/project_trial_bmp280/project_trial_bmp280.runs/design_1_i2c_bmp_master_0_0_synth_1/design_1_i2c_bmp_master_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_i2c_bmp_master_0_0, cache-ID = cd54b421e60a8b12
INFO: [Common 17-1381] The checkpoint 'D:/Kaynes/project_trial_bmp280/project_trial_bmp280.runs/design_1_i2c_bmp_master_0_0_synth_1/design_1_i2c_bmp_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_i2c_bmp_master_0_0_utilization_synth.rpt -pb design_1_i2c_bmp_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 18 15:24:47 2025...
