// Seed: 246257515
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    output wand id_2,
    output id_3,
    input id_4
);
  type_10(
      1, id_0[1'b0] && id_3
  );
  always @(posedge id_4 or posedge 1) begin
    id_2[1'h0] <= 1;
  end
  logic id_5 = id_4 << 1;
  logic id_6;
  type_13(
      id_3, 1, 1, id_4
  );
  logic id_7;
endmodule
