5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd race2.4.vcd -o race2.4.cdd -v race2.4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" race2.4.v 1 37 1
2 1 14 20006 3 3d 127002 0 0 1 34 2 $u1
2 2 21 20006 3 3d 127002 0 0 1 34 2 $u2
1 x 3 30005 1 0 0 0 1 33 2
1 a 4 30005 1 0 0 0 1 33 2
1 b 4 30008 1 0 0 0 1 33 2
1 c 4 83000b 1 0 0 0 1 33 2
1 d 4 83000e 1 0 0 0 1 33 2
1 e 4 30011 1 0 0 0 1 33 2
1 f 4 30014 1 0 0 0 1 33 2
4 1 1 0
4 2 2 0
7 3 7 7
3 1 main.$u1 "main.$u1" race2.4.v 0 18 1
2 3 15 40004 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 4 15 30004 5 2c 23100a 3 0 32 34 aa aa aa aa aa aa aa aa
2 5 15 50005 2 4e 20002 0 0 1 34 2
2 6 16 70007 1 1 4 0 0 x
2 7 16 30003 0 1 400 0 0 c
2 8 16 30007 2 37 6 6 7
2 9 17 80008 1 1 4 0 0 x
2 10 17 70007 1 1b 20008 9 0 1 34 1002
2 11 17 30003 0 1 400 0 0 d
2 12 17 30008 2 37 a 10 11
4 12 0 0
4 8 12 12
4 5 8 8
4 4 5 0
3 1 main.$u2 "main.$u2" race2.4.v 0 25 1
2 13 22 40004 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 14 22 30004 5 2c 23100a 13 0 32 34 aa aa aa aa aa aa aa aa
2 15 22 50005 2 4e 20002 0 0 1 34 2
2 16 23 80008 1 1 4 0 0 x
2 17 23 30003 0 1 400 0 0 e
2 18 23 30008 2 38 6 16 17
2 19 24 90009 1 1 4 0 0 x
2 20 24 80008 1 1b 20008 19 0 1 34 1002
2 21 24 30003 0 1 400 0 0 f
2 22 24 30009 2 38 a 20 21
4 22 0 0
4 18 22 22
4 15 18 18
4 14 15 0
3 1 main.$u3 "main.$u3" race2.4.v 0 35 1
