# Loading project tb_divisorUnit
cd ../../../common
# reading /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:02 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:21:02 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:02 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:21:02 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:02 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:21:02 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:02 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:21:02 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:21:02 on Aug 06,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-3015) ../src/DivisorUnitDP.sv(105): [PCDPC] - Port size (34) does not match connection size (33) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/sumHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/DivisorUnitDP.sv(111): [PCDPC] - Port size (34) does not match connection size (33) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/sumH File: ../src/components/register.sv
# WARNING: No extended dataflow license exists
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:59 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:22:59 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:59 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:22:59 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:59 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:22:59 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:59 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:23:00 on Aug 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:23:00 on Aug 06,2019, Elapsed time: 0:01:58
# Errors: 0, Warnings: 3
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:23:00 on Aug 06,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave sim:/tb_divisorUnit/DUT/divisorDP/KL/*
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:02 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:47:02 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:02 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:47:02 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:02 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:47:02 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:02 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:47:02 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:47:03 on Aug 06,2019, Elapsed time: 0:24:03
# Errors: 0, Warnings: 3
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:47:03 on Aug 06,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:49:49 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:49:49 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:49:49 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:49:49 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:49:49 on Aug 06,2019, Elapsed time: 0:02:46
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:49:49 on Aug 06,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:05 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 13:46:05 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:06 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 13:46:06 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:06 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# ** Error: (vlog-13069) ../src/DivisorUnitDP.sv(190): near "{": syntax error, unexpected '{', expecting ')'.
# End time: 13:46:06 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./divisor.do line 5
# /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv"
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:55 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 13:46:56 on Aug 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:56 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 13:46:56 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:56 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 13:46:56 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:56 on Aug 06,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 13:46:56 on Aug 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:46:56 on Aug 06,2019, Elapsed time: 0:57:07
# Errors: 4, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 13:46:56 on Aug 06,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run 186 ns
quit -sim
# End time: 11:22:38 on Aug 08,2019, Elapsed time: 45:35:42
# Errors: 0, Warnings: 2
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:50 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:22:50 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:50 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:22:50 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:50 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:22:50 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:50 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:22:50 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:22:50 on Aug 08,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Error: (vish-4014) No objects found matching '/tb_divisorUnit/DUT/divisorDP/dividor'.
# Error in macro ./divisor.do line 13
# (vish-4014) No objects found matching '/tb_divisorUnit/DUT/divisorDP/dividor'.
#     while executing
# "add wave sim:/tb_divisorUnit/DUT/divisorDP/dividor"
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:36 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:23:36 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:36 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:23:36 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:36 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:23:36 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:36 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:23:36 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:23:36 on Aug 08,2019, Elapsed time: 0:00:46
# Errors: 3, Warnings: 1
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:23:36 on Aug 08,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:38 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:59:38 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:38 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:59:38 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:38 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:59:38 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:38 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:59:39 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:59:39 on Aug 08,2019, Elapsed time: 1:36:03
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:59:39 on Aug 08,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:07 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:42:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:08 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:42:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:08 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:42:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:08 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 22:42:08 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:42:08 on Aug 08,2019, Elapsed time: 9:42:29
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 22:42:08 on Aug 08,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:06 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:51:06 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:06 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:51:06 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:06 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:51:07 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:07 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 22:51:07 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:51:07 on Aug 08,2019, Elapsed time: 0:08:59
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 22:51:07 on Aug 08,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:09 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:54:09 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:09 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:54:09 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:09 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:54:10 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:10 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 22:54:10 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:54:10 on Aug 08,2019, Elapsed time: 0:03:03
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 22:54:10 on Aug 08,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Error: (vish-4014) No objects found matching '/tb_divisorUnit/DUT/divisorDP/newQBitAdder_to_carry'.
# Error in macro ./divisor.do line 37
# (vish-4014) No objects found matching '/tb_divisorUnit/DUT/divisorDP/newQBitAdder_to_carry'.
#     while executing
# "add wave sim:/tb_divisorUnit/DUT/divisorDP/newQBitAdder_to_carry"
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:02 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:55:02 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:02 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:55:02 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:02 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:55:02 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:02 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 22:55:02 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:55:02 on Aug 08,2019, Elapsed time: 0:00:52
# Errors: 3, Warnings: 1
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 22:55:02 on Aug 08,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:20 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 23:01:20 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:20 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 23:01:20 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:20 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 23:01:20 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:20 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# ** Warning: ../tbs/divisorUnit/tb_divisorUnit.sv(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 23:01:20 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 23:01:20 on Aug 08,2019, Elapsed time: 0:06:18
# Errors: 0, Warnings: 3
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 23:01:20 on Aug 08,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 23:03:27 on Aug 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:27 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 23:03:27 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:27 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 23:03:27 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:27 on Aug 08,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 23:03:27 on Aug 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:03:27 on Aug 08,2019, Elapsed time: 0:02:07
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 23:03:27 on Aug 08,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:30 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:10:30 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:30 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# ** Error: (vlog-13069) ../src/DivisorUnit.sv(118): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: ../src/DivisorUnit.sv(138): 'correctUp' already exists - must not be redefined.
# ** Error: (vlog-13069) ../src/DivisorUnit.sv(138): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ../src/DivisorUnit.sv(139): 'remCorrection' already exists - must not be redefined.
# ** Error: (vlog-13069) ../src/DivisorUnit.sv(139): near "if": syntax error, unexpected if, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ../src/DivisorUnit.sv(153): (vlog-13205) Syntax error found in the scope following 'divisor_lShift'. Is there a missing '::'?
# End time: 11:10:30 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./divisor.do line 4
# /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv"
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:53 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:11:53 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:53 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:11:53 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:53 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:11:53 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:53 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:11:53 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:11:54 on Aug 09,2019, Elapsed time: 12:08:27
# Errors: 9, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:11:54 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:50 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:14:50 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:51 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:14:51 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:51 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:14:51 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:51 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:14:51 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:14:51 on Aug 09,2019, Elapsed time: 0:02:57
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:14:51 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:27 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:17:27 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:27 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:17:27 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:27 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:17:27 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:27 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:17:27 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:17:28 on Aug 09,2019, Elapsed time: 0:02:37
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:17:28 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:09 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:19:09 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:09 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:19:09 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:09 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:19:09 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:09 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:19:09 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:19:10 on Aug 09,2019, Elapsed time: 0:01:42
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:19:10 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:39 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:26:39 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:39 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:26:39 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:39 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:26:39 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:39 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:26:39 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:26:40 on Aug 09,2019, Elapsed time: 0:07:30
# Errors: 0, Warnings: 2
# vsim -c -t 10ns ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:26:40 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
run
run
run
run
run
run
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:40 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:27:40 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:40 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:27:40 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:40 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:27:40 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:40 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:27:40 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:27:40 on Aug 09,2019, Elapsed time: 0:01:00
# Errors: 5, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:27:40 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:51 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:31:52 on Aug 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:52 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:31:52 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:52 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:31:52 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:52 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:31:52 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:31:52 on Aug 09,2019, Elapsed time: 0:04:12
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:31:52 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:29 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:34:29 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:29 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:34:29 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:29 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:34:29 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:29 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:34:29 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:34:30 on Aug 09,2019, Elapsed time: 0:02:38
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:34:30 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:21 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:42:21 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:21 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:42:21 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:21 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:42:21 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:21 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:42:21 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:42:21 on Aug 09,2019, Elapsed time: 0:07:51
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:42:21 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Error: (vish-4014) No objects found matching '/tb_divisorUnit/DUT/divisorDP/signZ'.
# Error in macro ./divisor.do line 41
# (vish-4014) No objects found matching '/tb_divisorUnit/DUT/divisorDP/signZ'.
#     while executing
# "add wave sim:/tb_divisorUnit/DUT/divisorDP/signZ"
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:03 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:43:03 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:03 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:43:03 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:03 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:43:03 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:03 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:43:03 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:03 on Aug 09,2019, Elapsed time: 0:00:42
# Errors: 3, Warnings: 1
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:43:03 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:14 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:46:14 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:14 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:46:14 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:14 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:46:14 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:14 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:46:14 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:46:14 on Aug 09,2019, Elapsed time: 0:03:11
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:46:14 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:49 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:50:50 on Aug 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:50 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:50:50 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:50 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:50:50 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:50 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:50:50 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:50:50 on Aug 09,2019, Elapsed time: 0:04:36
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:50:50 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:53 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:39:54 on Aug 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:54 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:39:54 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:54 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:39:54 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:54 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:39:54 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:39:54 on Aug 09,2019, Elapsed time: 0:49:04
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:39:54 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:56 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:42:56 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:56 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:42:56 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:56 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:42:56 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:56 on Aug 09,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:42:56 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:42:56 on Aug 09,2019, Elapsed time: 0:03:02
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:42:56 on Aug 09,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
