#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun 19 20:10:59 2023
# Process ID: 130608
# Current directory: /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivadosyn.tcl
# Log file: /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/vivado.log
# Journal file: /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivadosyn.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2019.2/data/ip'.
Wrote  : </home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=100000000.0 
Wrote  : </home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Mon Jun 19 20:11:10 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Jun 19 20:11:10 2023] Launched synth_1...
Run output will be captured here: /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/synth_1/runme.log
[Mon Jun 19 20:11:10 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcvu47p-fsvh2892-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu47p'
INFO: [Device 21-403] Loading part xcvu47p-fsvh2892-3-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 131255 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2845.914 ; gain = 122.719 ; free physical = 3944 ; free virtual = 18228
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-131210-PSC-Home-Linux/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-131210-PSC-Home-Linux/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2918.633 ; gain = 195.438 ; free physical = 3970 ; free virtual = 18254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2921.602 ; gain = 198.406 ; free physical = 3972 ; free virtual = 18257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2921.602 ; gain = 198.406 ; free physical = 3972 ; free virtual = 18257
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.602 ; gain = 0.000 ; free physical = 3967 ; free virtual = 18251
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/DCT.xdc]
Finished Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/DCT.xdc]
Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3032.195 ; gain = 0.000 ; free physical = 3851 ; free virtual = 18135
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3032.195 ; gain = 0.000 ; free physical = 3850 ; free virtual = 18135
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3032.195 ; gain = 309.000 ; free physical = 3948 ; free virtual = 18233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu47p-fsvh2892-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3032.195 ; gain = 309.000 ; free physical = 3948 ; free virtual = 18233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3032.195 ; gain = 309.000 ; free physical = 3948 ; free virtual = 18233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3032.195 ; gain = 309.000 ; free physical = 3948 ; free virtual = 18234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3032.195 ; gain = 309.000 ; free physical = 3942 ; free virtual = 18230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3411.047 ; gain = 687.852 ; free physical = 3437 ; free virtual = 17702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3411.047 ; gain = 687.852 ; free physical = 3437 ; free virtual = 17702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3421.062 ; gain = 697.867 ; free physical = 3430 ; free virtual = 17694
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   403|
|2     |  bd_0_i |bd_0   |   403|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 3435.938 ; gain = 602.148 ; free physical = 3466 ; free virtual = 17731
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.945 ; gain = 712.742 ; free physical = 3466 ; free virtual = 17731
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00 . Memory (MB): peak = 3435.945 ; gain = 0.000 ; free physical = 3538 ; free virtual = 17803
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3504.320 ; gain = 0.000 ; free physical = 3442 ; free virtual = 17707
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 3504.320 ; gain = 1973.980 ; free physical = 3561 ; free virtual = 17826
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3504.320 ; gain = 0.000 ; free physical = 3560 ; free virtual = 17826
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 19 20:13:49 2023...
[Mon Jun 19 20:14:00 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:27 ; elapsed = 00:02:50 . Memory (MB): peak = 2065.852 ; gain = 0.000 ; free physical = 5667 ; free virtual = 19955
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu47p-fsvh2892-3-e
INFO: [Device 21-403] Loading part xcvu47p-fsvh2892-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2941.645 ; gain = 0.000 ; free physical = 4664 ; free virtual = 18952
INFO: [Netlist 29-17] Analyzing 446 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/DCT.xdc]
Finished Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/DCT.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.531 ; gain = 0.000 ; free physical = 4478 ; free virtual = 18776
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 114 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2977.531 ; gain = 911.680 ; free physical = 4478 ; free virtual = 18776
Running report: report_utilization -file ./report/DCT_utilization_synth.rpt
Contents of report file './report/DCT_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 19 20:14:26 2023
| Host         : PSC-Home-Linux running 64-bit Manjaro Linux
| Command      : report_utilization -file ./report/DCT_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu47pfsvh2892-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 2897 |     0 |   1303680 |  0.22 |
|   LUT as Logic             | 2641 |     0 |   1303680 |  0.20 |
|   LUT as Memory            |  256 |     0 |    600960 |  0.04 |
|     LUT as Distributed RAM |  256 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| CLB Registers              | 1266 |     0 |   2607360 |  0.05 |
|   Register as Flip Flop    | 1266 |     0 |   2607360 |  0.05 |
|   Register as Latch        |    0 |     0 |   2607360 |  0.00 |
| CARRY8                     |  204 |     0 |    162960 |  0.13 |
| F7 Muxes                   |    0 |     0 |    651840 |  0.00 |
| F8 Muxes                   |    0 |     0 |    325920 |  0.00 |
| F9 Muxes                   |    0 |     0 |    162960 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 6     |          Yes |         Set |            - |
| 1260  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   16 |     0 |      2016 |  0.79 |
|   RAMB36/FIFO*    |    0 |     0 |      2016 |  0.00 |
|   RAMB18          |   32 |     0 |      4032 |  0.79 |
|     RAMB18E2 only |   32 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  114 |     0 |      9024 |  1.26 |
|   DSP48E2 only |  114 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       624 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1008 |  0.00 |
|   BUFGCE             |    0 |     0 |       288 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    0 |     0 |       576 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLL                  |    0 |     0 |        24 |  0.00 |
| MMCM                 |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| CMACE4               |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL        |    0 |     0 |        96 |  0.00 |
| GTYE4_COMMON         |    0 |     0 |        24 |  0.00 |
| HBM_REF_CLK          |    0 |     0 |         2 |  0.00 |
| HBM_SNGLBLI_INTF_APB |    0 |     0 |        32 |  0.00 |
| HBM_SNGLBLI_INTF_AXI |    0 |     0 |        32 |  0.00 |
| ILKNE4               |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |        48 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |        48 |  0.00 |
| PCIE40E4             |    0 |     0 |         2 |  0.00 |
| PCIE4CE4             |    0 |     0 |         4 |  0.00 |
| SYSMONE4             |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT2     | 1699 |                 CLB |
| FDRE     | 1260 |            Register |
| LUT5     |  480 |                 CLB |
| LUT3     |  294 |                 CLB |
| RAMD32   |  256 |                 CLB |
| LUT6     |  249 |                 CLB |
| LUT4     |  214 |                 CLB |
| CARRY8   |  204 |                 CLB |
| DSP48E2  |  114 |          Arithmetic |
| RAMB18E2 |   32 |           Block Ram |
| LUT1     |   16 |                 CLB |
| FDSE     |    6 |            Register |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     23040 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



Running report: report_timing_summary -file ./report/DCT_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 4778.605 ; gain = 1801.074 ; free physical = 2884 ; free virtual = 17301
Contents of report file './report/DCT_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Mon Jun 19 20:15:06 2023
| Host              : PSC-Home-Linux running 64-bit Manjaro Linux
| Command           : report_timing_summary -file ./report/DCT_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu47p-fsvh2892
| Speed File        : -3  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 371 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.295        0.000                      0                 4794        0.066        0.000                      0                 4794        4.505        0.000                       0                  1586  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.295        0.000                      0                 4794        0.066        0.000                      0                 4794        4.505        0.000                       0                  1586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0/DINBDIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 3.218ns (72.315%)  route 1.232ns (27.685%))
  Logic Levels:           16  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1585, unset)         0.000     0.000    bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[4])
                                                      0.788     0.788 f  bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0/DOUTADOUT[4]
                         net (fo=9, unplaced)         0.282     1.070    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/A[4]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[4]_A2_DATA[4])
                                                      0.155     1.225 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, unplaced)         0.000     1.225    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_A_B_DATA.A2_DATA<4>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[4]_A2A1[4])
                                                      0.060     1.285 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, unplaced)         0.000     1.285    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_PREADD_DATA.A2A1<4>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[4]_U[5])
                                                      0.403     1.688 f  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, unplaced)         0.000     1.688    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_MULTIPLIER.U<5>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.035     1.723 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, unplaced)         0.000     1.723    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_M_DATA.U_DATA<5>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[5])
                                                      0.451     2.174 f  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, unplaced)         0.000     2.174    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_ALU.ALU_OUT<5>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[5]_P[5])
                                                      0.089     2.263 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_OUTPUT_INST/P[5]
                         net (fo=1, unplaced)         0.097     2.360    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/C[5]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[5]_C_DATA[5])
                                                      0.088     2.448 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, unplaced)         0.000     2.448    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_C_DATA.C_DATA<5>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[5]_ALU_OUT[5])
                                                      0.472     2.920 f  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_ALU.ALU_OUT<5>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[5]_P[5])
                                                      0.089     3.009 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_OUTPUT_INST/P[5]
                         net (fo=1, unplaced)         0.235     3.244    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/add_ln52_3_fu_614_p2__84_carry__2[5]
                         LUT2 (Prop_LUT2_I1_O)        0.031     3.275 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/add_ln52_3_fu_614_p2__84_carry_i_3/O
                         net (fo=1, unplaced)         0.032     3.307    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16cud_U38_n_31
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.143     3.450 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__84_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.455    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__84_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.067     3.522 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__84_carry__0/O[1]
                         net (fo=1, unplaced)         0.182     3.704    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_28_fu_610_p2[9]
                         LUT2 (Prop_LUT2_I1_O)        0.031     3.735 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0_i_7/O
                         net (fo=1, unplaced)         0.026     3.761    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.176     3.937 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     3.942    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.076     4.018 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__1/O[4]
                         net (fo=1, unplaced)         0.178     4.196    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/grp_DCT_1D_1_fu_828_output_3_d0[7]
                         LUT2 (Prop_LUT2_I0_O)        0.064     4.260 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/ram_reg_bram_0_i_9__16/O
                         net (fo=1, unplaced)         0.190     4.450    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/DINBDIN[7]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1585, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINBDIN[7])
                                                     -0.220     9.745    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  5.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1585, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=2, unplaced)         0.074     0.112    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1585, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         10.000      8.608                bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         5.000       4.505                bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         5.000       4.505                bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0/CLKARDCLK




HLS EXTRACTION: calculating BRAM count: (32 bram18) + 2 * (0 bram36)
HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 {0 } 960
HLS EXTRACTION: synth area_current: 0 2897 1266 114 32 0 0 0 0 960
HLS EXTRACTION: generated /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/report/verilog/DCT_export.xml


Implementation tool: Xilinx Vivado v.2019.2
Project:             dct
Solution:            solution1
Device target:       xcvu47p-fsvh2892-3-e
Report date:         Mon Jun 19 20:15:06 CST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2897
FF:            1266
DSP:            114
BRAM:            32
SRL:              0
URAM:             0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.705
Timing met

HLS EXTRACTION: generated /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/report/verilog/DCT_export.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Jun 19 20:15:06 2023...
