{"Source Block": ["hdl/library/axi_dmac/data_mover.v@109:151@HdlStmIf", "assign s_axi_ready = (pending_burst & active) & ~transfer_abort_s;\nassign m_axi_valid = (s_axi_sync_valid | transfer_abort_s) & pending_burst & active;\nassign m_axi_data = transfer_abort_s == 1'b1 ? {DATA_WIDTH{1'b0}} : s_axi_data;\nassign m_axi_last = last;\n\ngenerate if (ALLOW_ABORT == 1) begin\n  reg transfer_abort = 1'b0;\n  reg req_xlast_d = 1'b0;\n\n  /*\n   * A 'last' on the external interface indicates the end of an packet. If such a\n   * 'last' indicator is observed before the end of the current transfer stop\n   * accepting data on the external interface and complete the current transfer by\n   * writing zeros to the buffer.\n   */\n  always @(posedge clk) begin\n    if (resetn == 1'b0) begin\n      transfer_abort <= 1'b0;\n    end else if (m_axi_valid == 1'b1) begin\n      if (last == 1'b1 && eot == 1'b1 && req_xlast_d == 1'b1) begin\n        transfer_abort <= 1'b0;\n      end else if (s_axi_last == 1'b1) begin\n        transfer_abort <= 1'b1;\n      end\n    end\n  end\n\n  always @(posedge clk) begin\n    if (req_ready == 1'b1) begin\n      req_xlast_d <= req_xlast;\n    end\n  end\n\n  assign transfer_abort_s = transfer_abort;\n\nend else begin\n  assign transfer_abort_s = 1'b0;\nend endgenerate\n\n/*\n * If req_sync_transfer_start is set all incoming beats will be skipped until\n * one has s_axi_sync set. This will be the first beat that is passsed through.\n */\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[142, "  assign m_axi_partial_burst = (transfer_abort == 1'b0) && (s_axi_last == 1'b1) &&\n"], [142, "                              !(last == 1'b1 && eot == 1'b1 && req_xlast_d == 1'b1);\n"], [145, "  assign m_axi_partial_burst = 1'b0;\n"]]}}