WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1250621 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 22 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1250621 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 2762979 heartbeat IPC: 3.619 cumulative IPC: 3.306 (Simulation time: 00 hr 01 min 13 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 1512359 cumulative IPC: 3.306 (Simulation time: 00 hr 01 min 13 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 1512359 cumulative IPC: 3.306 (Simulation time: 00 hr 01 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/hmmer_7B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.306 instructions: 5000001 cycles: 1512359
CPU 0 Branch Prediction Accuracy: 99.42% MPKI: 0.216 Average ROB Occupancy at Mispredict: 311.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.216
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      30607 HIT:      15220 MISS:      15387
LLC LOAD         ACCESS:        990 HIT:        888 MISS:        102
LLC RFO          ACCESS:      15361 HIT:         76 MISS:      15285
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      14255 HIT:      14255 MISS:          0
LLC TRANSLATION  ACCESS:          1 HIT:          1 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 580.1 cycles
cpu0_DTLB TOTAL        ACCESS:    1211538 HIT:    1209011 MISS:       2527
cpu0_DTLB LOAD         ACCESS:    1211538 HIT:    1209011 MISS:       2527
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18.35 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1720515 HIT:    1022585 MISS:     697930
cpu0_L1D LOAD         ACCESS:     949237 HIT:     934096 MISS:      15141
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     771037 HIT:      88462 MISS:     682575
cpu0_L1D TRANSLATION  ACCESS:        241 HIT:         27 MISS:        214
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.489 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      42514 HIT:      26160 MISS:      16354
cpu0_L2C LOAD         ACCESS:      11803 HIT:      10813 MISS:        990
cpu0_L2C RFO          ACCESS:      15370 HIT:          9 MISS:      15361
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      15127 HIT:      15125 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:        214 HIT:        213 MISS:          1
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 566.8 cycles
cpu0_STLB TOTAL        ACCESS:        962 HIT:        721 MISS:        241
cpu0_STLB LOAD         ACCESS:        962 HIT:        721 MISS:        241
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 216.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13320
  ROW_BUFFER_MISS:       2064
 AVG DBUS CONGESTED CYCLE: 3.962
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        214
  FULL:        868
