Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Aug 21 16:38:47 2018
| Host         : Tung-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.736        0.000                      0                29065        0.022        0.000                      0                28536       18.750        0.000                       0                 14020  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         21.736        0.000                      0                28948        0.022        0.000                      0                28419       18.750        0.000                       0                 14020  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              33.487        0.000                      0                  117        0.340        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       21.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.736ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.691ns  (logic 9.408ns (56.366%)  route 7.283ns (43.634%))
  Logic Levels:           21  (CARRY4=14 LUT2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 42.841 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.733     3.027    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/s_axis_aclk
    SLICE_X22Y24         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.478     3.505 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.798     4.303    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/S[0]
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719     5.022 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/m_axis_tdata[8]_INST_0_i_171/O[1]
                         net (fo=1, routed)           0.434     5.456    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/partials_reg[7][7][1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.303     5.759 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_164/O
                         net (fo=1, routed)           0.000     5.759    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_164_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.339 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_152/O[2]
                         net (fo=1, routed)           0.671     7.009    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/partials_reg[7][7][2]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.302     7.311 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.000     7.311    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_143_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.709 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.709    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_132_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.043 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_126/O[1]
                         net (fo=1, routed)           0.559     8.602    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/partials_reg[7][7][5]
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.303     8.905 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_115/O
                         net (fo=1, routed)           0.000     8.905    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_115_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.455 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_106_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.789 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_97/O[1]
                         net (fo=1, routed)           0.740    10.530    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10g[9]
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.303    10.833 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    10.833    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11g/qadd_unit/partials_reg[7][11][1]
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.473 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11g/qadd_unit/m_axis_tdata[8]_INST_0_i_77/O[3]
                         net (fo=1, routed)           0.458    11.931    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11g[11]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.306    12.237 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_67/O
                         net (fo=1, routed)           0.000    12.237    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/partials_reg[7][11][3]
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.638 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.638    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_57_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_51/O[1]
                         net (fo=1, routed)           0.559    13.530    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12g[13]
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.303    13.833 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    13.833    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/partials_reg[7][15][1]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.383 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.009    14.392    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[8]_INST_0_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.614 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[9]_INST_0_i_10/O[0]
                         net (fo=1, routed)           0.690    15.304    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20g[16]
    SLICE_X44Y26         LUT2 (Prop_lut2_I0_O)        0.299    15.603 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[9]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.603    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/partials_reg[7][19][0]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.135 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[9]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.135    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[9]_INST_0_i_5_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.469 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[13]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.711    17.180    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/partials_reg[7][22][1]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    18.063 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/m_axis_tdata[13]_INST_0/O[2]
                         net (fo=1, routed)           1.655    19.718    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[7]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.662    42.841    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.970    
                         clock uncertainty           -0.601    42.369    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.915    41.454    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.454    
                         arrival time                         -19.718    
  -------------------------------------------------------------------
                         slack                                 21.736    

Slack (MET) :             21.832ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.664ns  (logic 9.479ns (56.883%)  route 7.185ns (43.117%))
  Logic Levels:           21  (CARRY4=14 LUT2=7)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 42.845 - 40.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.668     2.962    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X32Y42         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.478     3.440 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.572     4.012    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     4.735 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[16]_INST_0_i_171/O[1]
                         net (fo=1, routed)           0.751     5.486    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][7][1]
    SLICE_X38Y45         LUT2 (Prop_lut2_I1_O)        0.306     5.792 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[16]_INST_0_i_164/O
                         net (fo=1, routed)           0.000     5.792    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[16]_INST_0_i_164_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.370 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[16]_INST_0_i_152/O[2]
                         net (fo=1, routed)           0.761     7.131    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][7][2]
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.301     7.432 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_143/O
                         net (fo=1, routed)           0.000     7.432    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_143_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.830 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.830    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_132_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.164 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_126/O[1]
                         net (fo=1, routed)           0.703     8.867    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/partials_reg[7][7][5]
    SLICE_X49Y46         LUT2 (Prop_lut2_I1_O)        0.303     9.170 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_115/O
                         net (fo=1, routed)           0.000     9.170    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_115_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_106_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_97/O[1]
                         net (fo=1, routed)           0.698    10.752    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[9]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.303    11.055 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[16]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    11.055    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11r/qadd_unit/partials_reg[7][11][1]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11r/qadd_unit/m_axis_tdata[16]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11r/qadd_unit/m_axis_tdata[16]_INST_0_i_77_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.939 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11r/qadd_unit/m_axis_tdata[16]_INST_0_i_71/O[1]
                         net (fo=1, routed)           0.803    12.742    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[13]
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.303    13.045 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[16]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    13.045    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/partials_reg[7][15][1]
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.595 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/m_axis_tdata[16]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/m_axis_tdata[16]_INST_0_i_51_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.929 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/m_axis_tdata[17]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.714    14.643    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[17]
    SLICE_X60Y46         LUT2 (Prop_lut2_I0_O)        0.303    14.946 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[17]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    14.946    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qadd_unit/partials_reg[7][19][1]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.526 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qadd_unit/m_axis_tdata[17]_INST_0_i_10/O[2]
                         net (fo=1, routed)           0.564    16.090    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[18]
    SLICE_X65Y46         LUT2 (Prop_lut2_I0_O)        0.302    16.392 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[17]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    16.392    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21r/qadd_unit/partials_reg[7][19][2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.790 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21r/qadd_unit/m_axis_tdata[17]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.790    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21r/qadd_unit/m_axis_tdata[17]_INST_0_i_5_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.124 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21r/qadd_unit/m_axis_tdata[21]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.544    17.668    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qadd_unit/partials_reg[7][22][1]
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    18.551 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qadd_unit/m_axis_tdata[21]_INST_0/O[2]
                         net (fo=1, routed)           1.075    19.626    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[6]
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.666    42.845    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.974    
                         clock uncertainty           -0.601    42.373    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.915    41.458    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.458    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                 21.832    

Slack (MET) :             21.898ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.532ns  (logic 9.128ns (55.216%)  route 7.404ns (44.784%))
  Logic Levels:           22  (CARRY4=14 LUT2=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 42.841 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.733     3.027    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/s_axis_aclk
    SLICE_X22Y24         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.478     3.505 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.798     4.303    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/S[0]
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719     5.022 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/m_axis_tdata[8]_INST_0_i_171/O[1]
                         net (fo=1, routed)           0.434     5.456    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/partials_reg[7][7][1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.303     5.759 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_164/O
                         net (fo=1, routed)           0.000     5.759    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_164_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.339 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_152/O[2]
                         net (fo=1, routed)           0.671     7.009    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/partials_reg[7][7][2]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.302     7.311 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.000     7.311    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_143_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.709 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.709    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_132_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.043 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_126/O[1]
                         net (fo=1, routed)           0.559     8.602    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/partials_reg[7][7][5]
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.303     8.905 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_115/O
                         net (fo=1, routed)           0.000     8.905    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_115_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.455 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_106_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.789 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_97/O[1]
                         net (fo=1, routed)           0.740    10.530    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10g[9]
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.303    10.833 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    10.833    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11g/qadd_unit/partials_reg[7][11][1]
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.473 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11g/qadd_unit/m_axis_tdata[8]_INST_0_i_77/O[3]
                         net (fo=1, routed)           0.458    11.931    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11g[11]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.306    12.237 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_67/O
                         net (fo=1, routed)           0.000    12.237    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/partials_reg[7][11][3]
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.638 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.638    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_57_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_51/O[1]
                         net (fo=1, routed)           0.559    13.530    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12g[13]
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.303    13.833 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    13.833    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/partials_reg[7][15][1]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.383 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.009    14.392    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[8]_INST_0_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.614 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[9]_INST_0_i_10/O[0]
                         net (fo=1, routed)           0.690    15.304    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20g[16]
    SLICE_X44Y26         LUT2 (Prop_lut2_I0_O)        0.299    15.603 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[9]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.603    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/partials_reg[7][19][0]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.150 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[9]_INST_0_i_5/O[2]
                         net (fo=1, routed)           0.703    16.853    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21g[18]
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.302    17.155 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.155    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/partials_reg[7][19][2]
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.553 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/m_axis_tdata[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    17.553    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/m_axis_tdata[9]_INST_0_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.775 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/m_axis_tdata[13]_INST_0/O[0]
                         net (fo=1, routed)           1.784    19.559    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.662    42.841    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.970    
                         clock uncertainty           -0.601    42.369    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.912    41.457    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.457    
                         arrival time                         -19.559    
  -------------------------------------------------------------------
                         slack                                 21.898    

Slack (MET) :             21.977ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.445ns  (logic 9.149ns (55.633%)  route 7.296ns (44.367%))
  Logic Levels:           20  (CARRY4=14 LUT2=6)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 42.844 - 40.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.741     3.035    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/s_axis_aclk
    SLICE_X22Y30         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.478     3.513 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/Q
                         net (fo=2, routed)           0.868     4.381    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qadd_unit/S[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.878     5.259 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qadd_unit/m_axis_tdata[0]_INST_0_i_171/O[2]
                         net (fo=1, routed)           0.807     6.065    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/partials_reg[7][7][2]
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.302     6.367 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/m_axis_tdata[0]_INST_0_i_163/O
                         net (fo=1, routed)           0.000     6.367    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/m_axis_tdata[0]_INST_0_i_163_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.765 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/m_axis_tdata[0]_INST_0_i_152/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/m_axis_tdata[0]_INST_0_i_152_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.099 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/m_axis_tdata[0]_INST_0_i_146/O[1]
                         net (fo=1, routed)           0.597     7.696    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02b/qadd_unit/partials_reg[7][7][5]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.303     7.999 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02b/qadd_unit/m_axis_tdata[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000     7.999    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02b/qadd_unit/m_axis_tdata[0]_INST_0_i_135_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.549 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02b/qadd_unit/m_axis_tdata[0]_INST_0_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.549    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02b/qadd_unit/m_axis_tdata[0]_INST_0_i_126_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.883 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02b/qadd_unit/m_axis_tdata[0]_INST_0_i_117/O[1]
                         net (fo=1, routed)           0.429     9.312    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02b[9]
    SLICE_X39Y35         LUT2 (Prop_lut2_I0_O)        0.303     9.615 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[0]_INST_0_i_109/O
                         net (fo=1, routed)           0.000     9.615    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qadd_unit/partials_reg[7][11][1]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.165 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qadd_unit/m_axis_tdata[0]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.165    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qadd_unit/m_axis_tdata[0]_INST_0_i_97_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.499 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qadd_unit/m_axis_tdata[0]_INST_0_i_91/O[1]
                         net (fo=1, routed)           0.726    11.225    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10b[13]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303    11.528 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.528    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11b/qadd_unit/partials_reg[7][15][1]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.078 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11b/qadd_unit/m_axis_tdata[0]_INST_0_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.078    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11b/qadd_unit/m_axis_tdata[0]_INST_0_i_71_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.412 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11b/qadd_unit/m_axis_tdata[1]_INST_0_i_20/O[1]
                         net (fo=1, routed)           0.470    12.882    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11b[17]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.303    13.185 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    13.185    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qadd_unit/partials_reg[7][19][1]
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.765 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qadd_unit/m_axis_tdata[1]_INST_0_i_15/O[2]
                         net (fo=1, routed)           0.618    14.383    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12b[18]
    SLICE_X52Y36         LUT2 (Prop_lut2_I0_O)        0.302    14.685 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    14.685    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qadd_unit/partials_reg[7][19][2]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.083 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qadd_unit/m_axis_tdata[1]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.083    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qadd_unit/m_axis_tdata[1]_INST_0_i_10_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.305 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qadd_unit/m_axis_tdata[5]_INST_0_i_8/O[0]
                         net (fo=1, routed)           0.781    16.086    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21b/qadd_unit/partials_reg[7][22][0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    16.637 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21b/qadd_unit/m_axis_tdata[5]_INST_0_i_4/O[0]
                         net (fo=1, routed)           0.647    17.284    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qadd_unit/partials_reg[7][22][0]
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.842    18.126 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qadd_unit/m_axis_tdata[5]_INST_0/O[2]
                         net (fo=1, routed)           1.355    19.480    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[8]
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.665    42.844    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.973    
                         clock uncertainty           -0.601    42.372    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.915    41.457    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.457    
                         arrival time                         -19.480    
  -------------------------------------------------------------------
                         slack                                 21.977    

Slack (MET) :             22.039ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.455ns  (logic 9.207ns (55.951%)  route 7.248ns (44.049%))
  Logic Levels:           21  (CARRY4=14 LUT2=7)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 42.845 - 40.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.668     2.962    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X32Y42         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.478     3.440 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.572     4.012    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     4.735 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[16]_INST_0_i_171/O[1]
                         net (fo=1, routed)           0.751     5.486    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][7][1]
    SLICE_X38Y45         LUT2 (Prop_lut2_I1_O)        0.306     5.792 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[16]_INST_0_i_164/O
                         net (fo=1, routed)           0.000     5.792    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[16]_INST_0_i_164_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.370 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[16]_INST_0_i_152/O[2]
                         net (fo=1, routed)           0.761     7.131    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][7][2]
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.301     7.432 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_143/O
                         net (fo=1, routed)           0.000     7.432    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_143_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.830 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.830    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_132_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.164 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_126/O[1]
                         net (fo=1, routed)           0.703     8.867    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/partials_reg[7][7][5]
    SLICE_X49Y46         LUT2 (Prop_lut2_I1_O)        0.303     9.170 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_115/O
                         net (fo=1, routed)           0.000     9.170    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_115_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_106_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_97/O[1]
                         net (fo=1, routed)           0.698    10.752    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[9]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.303    11.055 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[16]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    11.055    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11r/qadd_unit/partials_reg[7][11][1]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11r/qadd_unit/m_axis_tdata[16]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11r/qadd_unit/m_axis_tdata[16]_INST_0_i_77_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.939 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11r/qadd_unit/m_axis_tdata[16]_INST_0_i_71/O[1]
                         net (fo=1, routed)           0.803    12.742    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[13]
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.303    13.045 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[16]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    13.045    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/partials_reg[7][15][1]
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.595 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/m_axis_tdata[16]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/m_axis_tdata[16]_INST_0_i_51_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.929 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/m_axis_tdata[17]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.714    14.643    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[17]
    SLICE_X60Y46         LUT2 (Prop_lut2_I0_O)        0.303    14.946 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[17]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    14.946    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qadd_unit/partials_reg[7][19][1]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.526 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qadd_unit/m_axis_tdata[17]_INST_0_i_10/O[2]
                         net (fo=1, routed)           0.564    16.090    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[18]
    SLICE_X65Y46         LUT2 (Prop_lut2_I0_O)        0.302    16.392 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[17]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    16.392    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21r/qadd_unit/partials_reg[7][19][2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.790 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21r/qadd_unit/m_axis_tdata[17]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.790    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21r/qadd_unit/m_axis_tdata[17]_INST_0_i_5_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.012 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21r/qadd_unit/m_axis_tdata[21]_INST_0_i_4/O[0]
                         net (fo=1, routed)           0.549    17.561    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qadd_unit/partials_reg[7][22][0]
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.284 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qadd_unit/m_axis_tdata[21]_INST_0/O[1]
                         net (fo=1, routed)           1.134    19.417    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.666    42.845    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.974    
                         clock uncertainty           -0.601    42.373    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.916    41.457    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.457    
                         arrival time                         -19.417    
  -------------------------------------------------------------------
                         slack                                 22.039    

Slack (MET) :             22.091ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.331ns  (logic 9.145ns (55.996%)  route 7.186ns (44.004%))
  Logic Levels:           21  (CARRY4=13 LUT2=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 42.841 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.733     3.027    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/s_axis_aclk
    SLICE_X22Y24         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.478     3.505 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.798     4.303    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/S[0]
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719     5.022 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/m_axis_tdata[8]_INST_0_i_171/O[1]
                         net (fo=1, routed)           0.434     5.456    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/partials_reg[7][7][1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.303     5.759 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_164/O
                         net (fo=1, routed)           0.000     5.759    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_164_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.339 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_152/O[2]
                         net (fo=1, routed)           0.671     7.009    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/partials_reg[7][7][2]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.302     7.311 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.000     7.311    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_143_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.709 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.709    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_132_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.043 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_126/O[1]
                         net (fo=1, routed)           0.559     8.602    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/partials_reg[7][7][5]
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.303     8.905 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_115/O
                         net (fo=1, routed)           0.000     8.905    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_115_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.455 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_106_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.789 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_97/O[1]
                         net (fo=1, routed)           0.740    10.530    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10g[9]
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.303    10.833 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    10.833    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11g/qadd_unit/partials_reg[7][11][1]
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.473 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11g/qadd_unit/m_axis_tdata[8]_INST_0_i_77/O[3]
                         net (fo=1, routed)           0.458    11.931    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11g[11]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.306    12.237 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_67/O
                         net (fo=1, routed)           0.000    12.237    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/partials_reg[7][11][3]
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.638 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.638    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_57_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_51/O[1]
                         net (fo=1, routed)           0.559    13.530    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12g[13]
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.303    13.833 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    13.833    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/partials_reg[7][15][1]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.413 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[8]_INST_0_i_31/O[2]
                         net (fo=1, routed)           0.604    15.018    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20g[14]
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.302    15.320 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.320    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/partials_reg[7][15][2]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.718 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.718    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[8]_INST_0_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.052 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[9]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.641    16.693    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21g[17]
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.303    16.996 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    16.996    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/partials_reg[7][19][1]
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.636 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/m_axis_tdata[9]_INST_0/O[3]
                         net (fo=1, routed)           1.723    19.358    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[4]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.662    42.841    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.970    
                         clock uncertainty           -0.601    42.369    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.919    41.450    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.450    
                         arrival time                         -19.358    
  -------------------------------------------------------------------
                         slack                                 22.091    

Slack (MET) :             22.133ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.294ns  (logic 9.085ns (55.758%)  route 7.209ns (44.242%))
  Logic Levels:           21  (CARRY4=13 LUT2=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 42.841 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.733     3.027    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/s_axis_aclk
    SLICE_X22Y24         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.478     3.505 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.798     4.303    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/S[0]
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719     5.022 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/m_axis_tdata[8]_INST_0_i_171/O[1]
                         net (fo=1, routed)           0.434     5.456    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/partials_reg[7][7][1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.303     5.759 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_164/O
                         net (fo=1, routed)           0.000     5.759    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_164_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.339 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_152/O[2]
                         net (fo=1, routed)           0.671     7.009    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/partials_reg[7][7][2]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.302     7.311 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.000     7.311    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_143_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.709 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.709    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_132_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.043 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_126/O[1]
                         net (fo=1, routed)           0.559     8.602    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/partials_reg[7][7][5]
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.303     8.905 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_115/O
                         net (fo=1, routed)           0.000     8.905    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_115_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.455 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_106_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.789 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_97/O[1]
                         net (fo=1, routed)           0.740    10.530    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10g[9]
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.303    10.833 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    10.833    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11g/qadd_unit/partials_reg[7][11][1]
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.473 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11g/qadd_unit/m_axis_tdata[8]_INST_0_i_77/O[3]
                         net (fo=1, routed)           0.458    11.931    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11g[11]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.306    12.237 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_67/O
                         net (fo=1, routed)           0.000    12.237    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/partials_reg[7][11][3]
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.638 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.638    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_57_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_51/O[1]
                         net (fo=1, routed)           0.559    13.530    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12g[13]
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.303    13.833 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    13.833    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/partials_reg[7][15][1]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.413 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[8]_INST_0_i_31/O[2]
                         net (fo=1, routed)           0.604    15.018    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20g[14]
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.302    15.320 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.320    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/partials_reg[7][15][2]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.718 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.718    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[8]_INST_0_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.052 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[9]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.641    16.693    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21g[17]
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.303    16.996 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    16.996    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/partials_reg[7][19][1]
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.576 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/m_axis_tdata[9]_INST_0/O[2]
                         net (fo=1, routed)           1.745    19.321    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[3]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.662    42.841    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.970    
                         clock uncertainty           -0.601    42.369    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.915    41.454    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.454    
                         arrival time                         -19.321    
  -------------------------------------------------------------------
                         slack                                 22.133    

Slack (MET) :             22.195ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.226ns  (logic 9.466ns (58.338%)  route 6.760ns (41.662%))
  Logic Levels:           22  (CARRY4=14 LUT2=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 42.844 - 40.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.741     3.035    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/s_axis_aclk
    SLICE_X22Y30         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.478     3.513 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/Q
                         net (fo=2, routed)           0.868     4.381    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qadd_unit/S[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.878     5.259 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qadd_unit/m_axis_tdata[0]_INST_0_i_171/O[2]
                         net (fo=1, routed)           0.807     6.065    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/partials_reg[7][7][2]
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.302     6.367 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/m_axis_tdata[0]_INST_0_i_163/O
                         net (fo=1, routed)           0.000     6.367    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/m_axis_tdata[0]_INST_0_i_163_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.765 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/m_axis_tdata[0]_INST_0_i_152/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/m_axis_tdata[0]_INST_0_i_152_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.099 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01b/qadd_unit/m_axis_tdata[0]_INST_0_i_146/O[1]
                         net (fo=1, routed)           0.597     7.696    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02b/qadd_unit/partials_reg[7][7][5]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.303     7.999 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02b/qadd_unit/m_axis_tdata[0]_INST_0_i_135/O
                         net (fo=1, routed)           0.000     7.999    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02b/qadd_unit/m_axis_tdata[0]_INST_0_i_135_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.639 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02b/qadd_unit/m_axis_tdata[0]_INST_0_i_126/O[3]
                         net (fo=1, routed)           0.447     9.086    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qadd_unit/partials_reg[7][7][7]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.306     9.392 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qadd_unit/m_axis_tdata[0]_INST_0_i_113/O
                         net (fo=1, routed)           0.000     9.392    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qadd_unit/m_axis_tdata[0]_INST_0_i_113_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.793 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qadd_unit/m_axis_tdata[0]_INST_0_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.793    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qadd_unit/m_axis_tdata[0]_INST_0_i_106_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.127 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qadd_unit/m_axis_tdata[0]_INST_0_i_97/O[1]
                         net (fo=1, routed)           0.592    10.719    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10b[9]
    SLICE_X44Y34         LUT2 (Prop_lut2_I0_O)        0.303    11.022 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[0]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    11.022    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11b/qadd_unit/partials_reg[7][11][1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.572 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11b/qadd_unit/m_axis_tdata[0]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.572    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11b/qadd_unit/m_axis_tdata[0]_INST_0_i_77_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.906 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11b/qadd_unit/m_axis_tdata[0]_INST_0_i_71/O[1]
                         net (fo=1, routed)           0.470    12.376    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11b[13]
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.303    12.679 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[0]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.679    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qadd_unit/partials_reg[7][15][1]
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.259 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qadd_unit/m_axis_tdata[0]_INST_0_i_51/O[2]
                         net (fo=1, routed)           0.618    13.878    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12b[14]
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.302    14.180 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[0]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    14.180    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qadd_unit/partials_reg[7][15][2]
    SLICE_X52Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.578 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qadd_unit/m_axis_tdata[0]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qadd_unit/m_axis_tdata[0]_INST_0_i_31_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.912 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qadd_unit/m_axis_tdata[1]_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.536    15.448    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20b[17]
    SLICE_X54Y37         LUT2 (Prop_lut2_I0_O)        0.303    15.751 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.751    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21b/qadd_unit/partials_reg[7][19][1]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.394 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21b/qadd_unit/m_axis_tdata[1]_INST_0_i_5/O[3]
                         net (fo=1, routed)           0.597    16.991    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21b[19]
    SLICE_X55Y37         LUT2 (Prop_lut2_I0_O)        0.307    17.298 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    17.298    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qadd_unit/partials_reg[7][19][3]
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.699 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qadd_unit/m_axis_tdata[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qadd_unit/m_axis_tdata[1]_INST_0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qadd_unit/m_axis_tdata[5]_INST_0/O[1]
                         net (fo=1, routed)           1.228    19.261    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[7]
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.665    42.844    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.973    
                         clock uncertainty           -0.601    42.372    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.916    41.456    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.456    
                         arrival time                         -19.261    
  -------------------------------------------------------------------
                         slack                                 22.195    

Slack (MET) :             22.206ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.220ns  (logic 9.240ns (56.967%)  route 6.980ns (43.033%))
  Logic Levels:           22  (CARRY4=14 LUT2=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 42.841 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.733     3.027    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/s_axis_aclk
    SLICE_X22Y24         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.478     3.505 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.798     4.303    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/S[0]
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719     5.022 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/m_axis_tdata[8]_INST_0_i_171/O[1]
                         net (fo=1, routed)           0.434     5.456    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/partials_reg[7][7][1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.303     5.759 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_164/O
                         net (fo=1, routed)           0.000     5.759    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_164_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.339 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[8]_INST_0_i_152/O[2]
                         net (fo=1, routed)           0.671     7.009    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/partials_reg[7][7][2]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.302     7.311 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.000     7.311    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_143_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.709 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.709    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_132_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.043 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[8]_INST_0_i_126/O[1]
                         net (fo=1, routed)           0.559     8.602    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/partials_reg[7][7][5]
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.303     8.905 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_115/O
                         net (fo=1, routed)           0.000     8.905    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_115_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.455 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_106_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.789 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qadd_unit/m_axis_tdata[8]_INST_0_i_97/O[1]
                         net (fo=1, routed)           0.740    10.530    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10g[9]
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.303    10.833 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    10.833    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11g/qadd_unit/partials_reg[7][11][1]
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.473 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11g/qadd_unit/m_axis_tdata[8]_INST_0_i_77/O[3]
                         net (fo=1, routed)           0.458    11.931    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11g[11]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.306    12.237 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_67/O
                         net (fo=1, routed)           0.000    12.237    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/partials_reg[7][11][3]
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.638 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.638    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_57_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qadd_unit/m_axis_tdata[8]_INST_0_i_51/O[1]
                         net (fo=1, routed)           0.559    13.530    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12g[13]
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.303    13.833 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    13.833    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/partials_reg[7][15][1]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.383 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.009    14.392    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[8]_INST_0_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.614 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qadd_unit/m_axis_tdata[9]_INST_0_i_10/O[0]
                         net (fo=1, routed)           0.690    15.304    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20g[16]
    SLICE_X44Y26         LUT2 (Prop_lut2_I0_O)        0.299    15.603 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[9]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.603    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/partials_reg[7][19][0]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.150 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21g/qadd_unit/m_axis_tdata[9]_INST_0_i_5/O[2]
                         net (fo=1, routed)           0.703    16.853    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21g[18]
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.302    17.155 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.155    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/partials_reg[7][19][2]
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.553 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/m_axis_tdata[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    17.553    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/m_axis_tdata[9]_INST_0_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.887 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qadd_unit/m_axis_tdata[13]_INST_0/O[1]
                         net (fo=1, routed)           1.360    19.247    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[6]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.662    42.841    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.970    
                         clock uncertainty           -0.601    42.369    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.916    41.453    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.453    
                         arrival time                         -19.247    
  -------------------------------------------------------------------
                         slack                                 22.206    

Slack (MET) :             22.215ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.284ns  (logic 9.348ns (57.407%)  route 6.936ns (42.593%))
  Logic Levels:           22  (CARRY4=14 LUT2=8)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 42.845 - 40.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.668     2.962    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X32Y42         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.478     3.440 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.572     4.012    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     4.735 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[16]_INST_0_i_171/O[1]
                         net (fo=1, routed)           0.751     5.486    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][7][1]
    SLICE_X38Y45         LUT2 (Prop_lut2_I1_O)        0.306     5.792 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[16]_INST_0_i_164/O
                         net (fo=1, routed)           0.000     5.792    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[16]_INST_0_i_164_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.370 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[16]_INST_0_i_152/O[2]
                         net (fo=1, routed)           0.761     7.131    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][7][2]
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.301     7.432 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_143/O
                         net (fo=1, routed)           0.000     7.432    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_143_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.830 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.830    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_132_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.164 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[16]_INST_0_i_126/O[1]
                         net (fo=1, routed)           0.703     8.867    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/partials_reg[7][7][5]
    SLICE_X49Y46         LUT2 (Prop_lut2_I1_O)        0.303     9.170 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_115/O
                         net (fo=1, routed)           0.000     9.170    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_115_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_106_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10r/qadd_unit/m_axis_tdata[16]_INST_0_i_97/O[1]
                         net (fo=1, routed)           0.698    10.752    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[9]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.303    11.055 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[16]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    11.055    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11r/qadd_unit/partials_reg[7][11][1]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.695 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_11r/qadd_unit/m_axis_tdata[16]_INST_0_i_77/O[3]
                         net (fo=1, routed)           0.700    12.395    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[11]
    SLICE_X59Y46         LUT2 (Prop_lut2_I0_O)        0.306    12.701 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[16]_INST_0_i_67/O
                         net (fo=1, routed)           0.000    12.701    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/partials_reg[7][11][3]
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.102 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/m_axis_tdata[16]_INST_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.102    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/m_axis_tdata[16]_INST_0_i_57_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.436 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12r/qadd_unit/m_axis_tdata[16]_INST_0_i_51/O[1]
                         net (fo=1, routed)           0.714    14.150    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[13]
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303    14.453 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[16]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    14.453    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qadd_unit/partials_reg[7][15][1]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qadd_unit/m_axis_tdata[16]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.003    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qadd_unit/m_axis_tdata[16]_INST_0_i_31_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.337 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qadd_unit/m_axis_tdata[17]_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.493    15.830    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[17]
    SLICE_X65Y46         LUT2 (Prop_lut2_I0_O)        0.303    16.133 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[17]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.133    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21r/qadd_unit/partials_reg[7][19][1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.773 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_21r/qadd_unit/m_axis_tdata[17]_INST_0_i_5/O[3]
                         net (fo=1, routed)           0.448    17.221    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21r[19]
    SLICE_X67Y46         LUT2 (Prop_lut2_I0_O)        0.306    17.527 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    17.527    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qadd_unit/partials_reg[7][19][3]
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.928 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qadd_unit/m_axis_tdata[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    17.928    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qadd_unit/m_axis_tdata[17]_INST_0_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.150 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qadd_unit/m_axis_tdata[21]_INST_0/O[0]
                         net (fo=1, routed)           1.096    19.246    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[4]
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.666    42.845    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.974    
                         clock uncertainty           -0.601    42.373    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912    41.461    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.461    
                         arrival time                         -19.246    
  -------------------------------------------------------------------
                         slack                                 22.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.552     0.888    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y56         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[6]/Q
                         net (fo=1, routed)           0.159     1.195    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[50]
    SLICE_X49Y56         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.824     1.190    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X49Y56         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.018     1.173    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/partials_reg[6][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/partials_reg[7][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.379%)  route 0.179ns (41.621%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.580     0.916    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/s_axis_aclk
    SLICE_X60Y50         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/partials_reg[6][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/partials_reg[6][16]/Q
                         net (fo=1, routed)           0.179     1.236    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/partials_reg[6]_152[16]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.346 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/partials_reg[7][17]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.346    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/p_1_out[16]
    SLICE_X58Y49         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/partials_reg[7][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.853     1.219    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/s_axis_aclk
    SLICE_X58Y49         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/partials_reg[7][16]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.134     1.323    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/partials_reg[7][16]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.249ns (60.504%)  route 0.163ns (39.496%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.557     0.893    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/s_axis_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials_reg[5][12]/Q
                         net (fo=1, routed)           0.163     1.196    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials_reg[5]_169[12]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.241 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials[6][12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.241    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials[6][12]_i_2__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.304 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials_reg[6][12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.304    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/p_3_out[12]
    SLICE_X40Y49         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.830     1.196    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/s_axis_aclk
    SLICE_X40Y49         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials_reg[6][12]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qmults_unit/partials_reg[6][12]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.388%)  route 0.226ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.542     0.878    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X49Y74         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7]/Q
                         net (fo=2, routed)           0.226     1.245    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31][7]
    SLICE_X53Y73         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.805     1.171    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X53Y73         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X53Y73         FDRE (Hold_fdre_C_D)         0.075     1.211    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.161%)  route 0.216ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.552     0.888    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y55         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.216     1.268    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[9]
    SLICE_X47Y54         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.824     1.190    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X47Y54         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.078     1.233    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.760%)  route 0.149ns (50.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.551     0.887    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y57         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[1]/Q
                         net (fo=1, routed)           0.149     1.184    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[39]
    SLICE_X49Y56         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.824     1.190    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X49Y56         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)        -0.006     1.149    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clamp.min_Y/reg/needs_delay.shift_register_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.522%)  route 0.293ns (67.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.558     0.893    design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clamp.min_Y/reg/aclk
    SLICE_X48Y12         FDRE                                         r  design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clamp.min_Y/reg/needs_delay.shift_register_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clamp.min_Y/reg/needs_delay.shift_register_reg[1][2]/Q
                         net (fo=2, routed)           0.293     1.327    design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_2_2/D
    SLICE_X50Y19         RAMD32                                       r  design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.815     1.181    design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_2_2/WCLK
    SLICE_X50Y19         RAMD32                                       r  design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y19         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.292    design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.251ns (58.682%)  route 0.177ns (41.318%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.555     0.890    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/s_axis_aclk
    SLICE_X49Y32         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[1][7]/Q
                         net (fo=1, routed)           0.177     1.208    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[1]_299[7]
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.318 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[2][8]_i_1__17/O[2]
                         net (fo=1, routed)           0.000     1.318    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/p_11_out[7]
    SLICE_X50Y32         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.817     1.183    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/s_axis_aclk
    SLICE_X50Y32         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[2][7]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.134     1.282    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg[32][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.588     0.924    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/s_axis_aclk
    SLICE_X29Y39         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg[0][6]/Q
                         net (fo=1, routed)           0.115     1.180    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg_n_0_[0][6]
    SLICE_X26Y39         SRLC32E                                      r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg[32][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.857     1.223    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/s_axis_aclk
    SLICE_X26Y39         SRLC32E                                      r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg[32][6]_srl32/CLK
                         clock pessimism             -0.264     0.960    
    SLICE_X26Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.143    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg[32][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.362%)  route 0.242ns (59.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.581     0.916    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X58Y39         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.164     1.081 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]/Q
                         net (fo=1, routed)           0.242     1.323    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.885     1.251    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_axi_mm2s_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.988    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.284    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y14  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y14  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y8   design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y8   design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y16  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y16  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y7   design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y7   design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y10  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y10  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y54  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y54  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y54  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y54  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y54  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y54  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y54  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y54  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y53  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y53  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153c5ic/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153c5ic/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153d5id/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153d5id/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y14  design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y14  design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y14  design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y14  design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y14  design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y14  design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       33.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.487ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.580ns (10.499%)  route 4.944ns (89.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 42.839 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.688     2.982    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y84         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.413     6.851    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.975 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.531     8.506    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y43          FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.659    42.839    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y43          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    42.953    
                         clock uncertainty           -0.601    42.352    
    SLICE_X1Y43          FDPE (Recov_fdpe_C_PRE)     -0.359    41.993    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.993    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 33.487    

Slack (MET) :             33.487ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.580ns (10.499%)  route 4.944ns (89.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 42.839 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.688     2.982    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y84         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.413     6.851    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.975 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.531     8.506    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y43          FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.659    42.839    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y43          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    42.953    
                         clock uncertainty           -0.601    42.352    
    SLICE_X1Y43          FDPE (Recov_fdpe_C_PRE)     -0.359    41.993    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.993    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 33.487    

Slack (MET) :             33.521ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.580ns (10.569%)  route 4.908ns (89.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 42.836 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.688     2.982    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y84         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.413     6.851    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.975 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.495     8.470    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y40          FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.657    42.836    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y40          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    42.951    
                         clock uncertainty           -0.601    42.350    
    SLICE_X1Y40          FDPE (Recov_fdpe_C_PRE)     -0.359    41.991    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.991    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                 33.521    

Slack (MET) :             33.521ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.580ns (10.569%)  route 4.908ns (89.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 42.836 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.688     2.982    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y84         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.413     6.851    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.975 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.495     8.470    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y40          FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.657    42.836    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y40          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    42.951    
                         clock uncertainty           -0.601    42.350    
    SLICE_X1Y40          FDPE (Recov_fdpe_C_PRE)     -0.359    41.991    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.991    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                 33.521    

Slack (MET) :             33.745ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.580ns (11.019%)  route 4.684ns (88.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 42.835 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.688     2.982    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y84         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.413     6.851    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.975 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.271     8.246    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X7Y40          FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.656    42.835    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y40          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    42.950    
                         clock uncertainty           -0.601    42.349    
    SLICE_X7Y40          FDPE (Recov_fdpe_C_PRE)     -0.359    41.990    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.990    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                 33.745    

Slack (MET) :             33.745ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.580ns (11.019%)  route 4.684ns (88.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 42.835 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.688     2.982    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y84         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.413     6.851    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.975 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.271     8.246    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X7Y40          FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.656    42.835    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y40          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    42.950    
                         clock uncertainty           -0.601    42.349    
    SLICE_X7Y40          FDPE (Recov_fdpe_C_PRE)     -0.359    41.990    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.990    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                 33.745    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.580ns (11.123%)  route 4.635ns (88.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 42.836 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.688     2.982    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y84         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.413     6.851    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.975 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.222     8.197    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y41          FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.657    42.836    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y41          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    42.951    
                         clock uncertainty           -0.601    42.350    
    SLICE_X6Y41          FDPE (Recov_fdpe_C_PRE)     -0.361    41.989    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.989    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.580ns (11.123%)  route 4.635ns (88.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 42.836 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.688     2.982    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y84         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.413     6.851    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.975 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.222     8.197    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y41          FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.657    42.836    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y41          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    42.951    
                         clock uncertainty           -0.601    42.350    
    SLICE_X6Y41          FDPE (Recov_fdpe_C_PRE)     -0.361    41.989    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.989    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.835ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.580ns (11.123%)  route 4.635ns (88.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 42.836 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.688     2.982    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y84         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.413     6.851    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.975 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.222     8.197    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y41          FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.657    42.836    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y41          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    42.951    
                         clock uncertainty           -0.601    42.350    
    SLICE_X6Y41          FDPE (Recov_fdpe_C_PRE)     -0.319    42.031    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         42.031    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 33.835    

Slack (MET) :             33.835ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.580ns (11.123%)  route 4.635ns (88.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 42.836 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.688     2.982    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y84         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.413     6.851    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.975 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.222     8.197    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y41          FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       1.657    42.836    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y41          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    42.951    
                         clock uncertainty           -0.601    42.350    
    SLICE_X6Y41          FDPE (Recov_fdpe_C_PRE)     -0.319    42.031    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         42.031    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 33.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.729%)  route 0.148ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.624     0.959    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.148     1.249    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X2Y41          FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.894     1.260    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y41          FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.729%)  route 0.148ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.624     0.959    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.148     1.249    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X2Y41          FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.894     1.260    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y41          FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.729%)  route 0.148ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.624     0.959    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.148     1.249    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X2Y41          FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.894     1.260    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y41          FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.729%)  route 0.148ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.624     0.959    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.148     1.249    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X2Y41          FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.894     1.260    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y41          FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.729%)  route 0.148ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.624     0.959    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.148     1.249    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X2Y41          FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.894     1.260    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y41          FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.729%)  route 0.148ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.624     0.959    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.148     1.249    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X3Y41          FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.894     1.260    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y41          FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.729%)  route 0.148ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.624     0.959    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.148     1.249    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X3Y41          FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.894     1.260    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y41          FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.729%)  route 0.148ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.624     0.959    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.148     1.249    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X3Y41          FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.894     1.260    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y41          FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.729%)  route 0.148ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.624     0.959    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.148     1.249    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X3Y41          FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.894     1.260    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y41          FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.015%)  route 0.165ns (53.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.626     0.962    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y47          FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.165     1.268    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X3Y47          FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14021, routed)       0.896     1.262    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y47          FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.285     0.977    
    SLICE_X3Y47          FDCE (Remov_fdce_C_CLR)     -0.092     0.885    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.382    





