// Seed: 3329308383
module module_0;
  wire id_1;
  assign module_2.id_2 = 0;
  assign module_3.id_1 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  always
  `define pp_2 0
  module_0 modCall_1 ();
  assign id_1 = 1;
  always_ff if (1) if (`pp_2[1+:`pp_2]) $display;
  wire id_3, id_4;
endmodule
module module_2 (
    output logic id_0
);
  module_0 modCall_1 ();
  assign id_0 = 1;
  initial id_0 <= id_2;
  wire id_3;
  assign id_0 = 1;
endmodule
module module_3 (
    output uwire id_0,
    input  wand  id_1,
    input  tri0  id_2
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign id_0 = 1;
endmodule
