5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd multi_exp2.1.vcd -o multi_exp2.1.cdd -v multi_exp2.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" multi_exp2.1.v 1 24 1
2 1 5 110011 2 1 c 0 0 d
2 2 5 d000d 2 1 c 0 0 c
2 3 5 90009 2 1 c 0 0 b
2 4 5 9000d 2 8 2024c 2 3 1 34 11102
2 5 5 90011 2 8 2024c 1 4 1 34 11102
2 6 5 50005 0 1 400 0 0 a
2 7 5 50011 2 36 f00e 5 6
2 8 6 100010 2 1 c 0 0 b
2 9 6 9000c 1 0 20004 0 0 1 36 0
2 10 6 90010 3 8 200c4 8 9 1 34 1102
2 11 6 50005 0 1 400 0 0 e
2 12 6 50010 1 36 f006 10 11
1 b 3 30005 1 0 0 0 1 33 102
1 c 3 30008 1 0 0 0 1 33 102
1 d 3 3000b 1 0 0 0 1 33 102
1 a 5 30005 1 0 0 0 1 33 102
1 e 6 30005 1 0 0 0 1 33 2
4 7 7 7
4 12 12 12
3 1 main.$u0 "main.$u0" multi_exp2.1.v 0 22 1
