Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 21 10:16:09 2023
| Host         : Joshuas-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file part2_timing_summary_routed.rpt -pb part2_timing_summary_routed.pb -rpx part2_timing_summary_routed.rpx
| Design       : part2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10527)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8679)
5. checking no_input_delay (7)
6. checking no_output_delay (26)
7. checking multiple_clock (3376)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10527)
----------------------------
 There are 3499 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: apple_should_move_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display/clock_divide_reg[15]/Q (HIGH)

 There are 3499 register/latch pins with no clock driven by root clock pin: graphics/hd/v_sync_reg/Q (HIGH)

 There are 3499 register/latch pins with no clock driven by root clock pin: graphics/sd/v_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8679)
---------------------------------------------------
 There are 8679 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3376)
---------------------------------
 There are 3376 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.897       -8.018                     46                 3412        0.011        0.000                      0                 3412        0.000        0.000                       0                  3388  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clkfbout_vga_clock      {0.000 25.000}       50.000          20.000          
  tile_clock_vga_clock    {0.000 13.468}       26.936          37.125          
  vga_hd_vga_clock        {0.000 3.367}        6.734           148.500         
  vga_sd_vga_clock        {0.000 20.202}       40.404          24.750          
sys_clk_pin               {0.000 10.000}       20.000          50.000          
  clkfbout_vga_clock_1    {0.000 50.000}       100.000         10.000          
  tile_clock_vga_clock_1  {0.000 26.936}       53.872          18.562          
  vga_hd_vga_clock_1      {0.000 6.734}        13.468          74.250          
  vga_sd_vga_clock_1      {0.000 40.404}       80.808          12.375          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_vga_clock                                                                                                                                                       47.845        0.000                       0                     3  
  tile_clock_vga_clock         12.729        0.000                      0                 1668        0.210        0.000                      0                 1668       12.968        0.000                       0                  3274  
  vga_hd_vga_clock              1.679        0.000                      0                   74        0.223        0.000                      0                   74        2.867        0.000                       0                    65  
  vga_sd_vga_clock             34.069        0.000                      0                   54        0.250        0.000                      0                   54       19.702        0.000                       0                    45  
sys_clk_pin                                                                                                                                                                 8.000        0.000                       0                     1  
  clkfbout_vga_clock_1                                                                                                                                                      0.000        0.000                       0                     3  
  tile_clock_vga_clock_1       39.676        0.000                      0                 1668        0.210        0.000                      0                 1668       26.436        0.000                       0                  3274  
  vga_hd_vga_clock_1            8.415        0.000                      0                   74        0.223        0.000                      0                   74        6.234        0.000                       0                    65  
  vga_sd_vga_clock_1           74.487        0.000                      0                   54        0.250        0.000                      0                   54       39.904        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_hd_vga_clock        tile_clock_vga_clock         -0.391       -5.312                     42                 1620        0.989        0.000                      0                 1620  
vga_sd_vga_clock        tile_clock_vga_clock          5.722        0.000                      0                 1620        1.060        0.000                      0                 1620  
tile_clock_vga_clock_1  tile_clock_vga_clock         12.729        0.000                      0                 1668        0.011        0.000                      0                 1668  
vga_hd_vga_clock_1      tile_clock_vga_clock          6.343        0.000                      0                 1620        0.989        0.000                      0                 1620  
vga_sd_vga_clock_1      tile_clock_vga_clock         19.204        0.000                      0                 1620        1.074        0.000                      0                 1620  
tile_clock_vga_clock    vga_hd_vga_clock             -0.897       -2.706                      4                   11        0.294        0.000                      0                   11  
tile_clock_vga_clock_1  vga_hd_vga_clock             -0.885       -2.660                      4                   11        0.305        0.000                      0                   11  
vga_hd_vga_clock_1      vga_hd_vga_clock              1.679        0.000                      0                   74        0.070        0.000                      0                   74  
tile_clock_vga_clock    vga_sd_vga_clock              3.772        0.000                      0                   11        0.211        0.000                      0                   11  
tile_clock_vga_clock_1  vga_sd_vga_clock              3.772        0.000                      0                   11        0.211        0.000                      0                   11  
vga_sd_vga_clock_1      vga_sd_vga_clock             34.069        0.000                      0                   54        0.037        0.000                      0                   54  
tile_clock_vga_clock    tile_clock_vga_clock_1       12.729        0.000                      0                 1668        0.011        0.000                      0                 1668  
vga_hd_vga_clock        tile_clock_vga_clock_1       -0.379       -4.838                     38                 1620        1.001        0.000                      0                 1620  
vga_sd_vga_clock        tile_clock_vga_clock_1        5.722        0.000                      0                 1620        1.060        0.000                      0                 1620  
vga_hd_vga_clock_1      tile_clock_vga_clock_1        6.355        0.000                      0                 1620        1.001        0.000                      0                 1620  
vga_sd_vga_clock_1      tile_clock_vga_clock_1       19.204        0.000                      0                 1620        1.074        0.000                      0                 1620  
tile_clock_vga_clock    vga_hd_vga_clock_1            5.837        0.000                      0                   11        0.294        0.000                      0                   11  
vga_hd_vga_clock        vga_hd_vga_clock_1            1.679        0.000                      0                   74        0.070        0.000                      0                   74  
tile_clock_vga_clock_1  vga_hd_vga_clock_1            5.849        0.000                      0                   11        0.305        0.000                      0                   11  
tile_clock_vga_clock    vga_sd_vga_clock_1           17.254        0.000                      0                   11        0.225        0.000                      0                   11  
vga_sd_vga_clock        vga_sd_vga_clock_1           34.069        0.000                      0                   54        0.037        0.000                      0                   54  
tile_clock_vga_clock_1  vga_sd_vga_clock_1           17.254        0.000                      0                   11        0.225        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clkfbout_vga_clock                              
(none)                  clkfbout_vga_clock_1                            
(none)                  tile_clock_vga_clock                            
(none)                  tile_clock_vga_clock_1                          
(none)                  vga_hd_vga_clock                                
(none)                  vga_hd_vga_clock_1                              
(none)                  vga_sd_vga_clock                                
(none)                  vga_sd_vga_clock_1                              
(none)                                          tile_clock_vga_clock    
(none)                                          tile_clock_vga_clock_1  
(none)                                          vga_hd_vga_clock        
(none)                                          vga_hd_vga_clock_1      
(none)                                          vga_sd_vga_clock        
(none)                                          vga_sd_vga_clock_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock
  To Clock:  clkfbout_vga_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       12.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.729ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        14.016ns  (logic 1.654ns (11.801%)  route 12.362ns (88.199%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.551    -0.961    snek/tile_clock
    SLICE_X46Y62         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  snek/part_number_reg[1]_rep__1/Q
                         net (fo=101, routed)         7.567     7.124    snek/part_number_reg[1]_rep__1_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.248 r  snek/found_hit_i_268/O
                         net (fo=1, routed)           0.000     7.248    snek/found_hit_i_268_n_0
    SLICE_X51Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     7.465 r  snek/found_hit_reg_i_107/O
                         net (fo=1, routed)           0.719     8.184    snek/found_hit_reg_i_107_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.299     8.483 r  snek/found_hit_i_36/O
                         net (fo=1, routed)           1.269     9.752    snek/found_hit_i_36_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.876 r  snek/found_hit_i_10/O
                         net (fo=1, routed)           0.874    10.750    snek/found_hit_i_10_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    10.874 f  snek/found_hit_i_3/O
                         net (fo=1, routed)           1.195    12.069    snek/found_hit_i_3_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.193 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.738    12.931    snek/found_hit_i_2_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I3_O)        0.124    13.055 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    13.055    snek/found_hit_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    25.374    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.576    25.950    
                         clock uncertainty           -0.199    25.751    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.032    25.783    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.783    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                 12.729    

Slack (MET) :             21.486ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.024ns (19.782%)  route 4.153ns (80.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 25.385 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365     0.859    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116     0.975 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910     1.885    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328     2.213 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.878     4.091    snek/found_hit1
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.215 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     4.215    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.444    25.385    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.484    25.868    
                         clock uncertainty           -0.199    25.670    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.031    25.701    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.701    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                 21.486    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.842ns (18.436%)  route 3.725ns (81.564%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    snek/tile_clock
    SLICE_X45Y61         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         3.549     3.008    snek/part_number_reg_n_0_[1]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.176     3.483    snek/part_number[7]_i_3_n_0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124     3.607 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000     3.607    snek/in6[7]
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    25.373    snek/tile_clock
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.576    25.949    
                         clock uncertainty           -0.199    25.750    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.077    25.827    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         25.827    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.227ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.842ns (18.448%)  route 3.722ns (81.552%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    snek/tile_clock
    SLICE_X45Y61         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         3.549     3.008    snek/part_number_reg_n_0_[1]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.173     3.480    snek/part_number[7]_i_3_n_0
    SLICE_X46Y63         LUT2 (Prop_lut2_I0_O)        0.124     3.604 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     3.604    snek/in6[6]
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    25.373    snek/tile_clock
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.576    25.949    
                         clock uncertainty           -0.199    25.750    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.081    25.831    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.831    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                 22.227    

Slack (MET) :             22.329ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.024ns (23.265%)  route 3.377ns (76.735%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365     0.859    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116     0.975 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910     1.885    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328     2.213 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.103     3.316    snek/found_hit1
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.440 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     3.440    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    25.374    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.562    25.936    
                         clock uncertainty           -0.199    25.737    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    25.768    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         25.768    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 22.329    

Slack (MET) :             22.635ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.024ns (25.003%)  route 3.071ns (74.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365     0.859    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116     0.975 f  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910     1.885    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328     2.213 f  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.797     3.010    snek/found_hit1
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.134 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     3.134    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    25.374    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.562    25.936    
                         clock uncertainty           -0.199    25.737    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    25.768    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.768    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                 22.635    

Slack (MET) :             23.327ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857     0.352    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.476 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426     1.901    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    25.375    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.576    25.951    
                         clock uncertainty           -0.199    25.752    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    25.228    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         25.228    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 23.327    

Slack (MET) :             23.327ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857     0.352    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.476 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426     1.901    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    25.375    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[4]/C
                         clock pessimism              0.576    25.951    
                         clock uncertainty           -0.199    25.752    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    25.228    snek/part_number_reg[4]
  -------------------------------------------------------------------
                         required time                         25.228    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 23.327    

Slack (MET) :             23.327ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857     0.352    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.476 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426     1.901    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    25.375    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[5]/C
                         clock pessimism              0.576    25.951    
                         clock uncertainty           -0.199    25.752    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    25.228    snek/part_number_reg[5]
  -------------------------------------------------------------------
                         required time                         25.228    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 23.327    

Slack (MET) :             23.858ns  (required time - arrival time)
  Source:                 snek/genblk1[27].part/hs/sync_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[27].part/hs/sync_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.478ns (18.295%)  route 2.135ns (81.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 25.459 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.547    -0.965    snek/genblk1[27].part/hs/tile_clock
    SLICE_X34Y63         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.487 r  snek/genblk1[27].part/hs/sync_reg[0][2]/Q
                         net (fo=1, routed)           2.135     1.648    snek/genblk1[27].part/hs/sync_reg[0]_54[2]
    SLICE_X61Y44         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.518    25.459    snek/genblk1[27].part/hs/tile_clock
    SLICE_X61Y44         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[1][2]/C
                         clock pessimism              0.484    25.942    
                         clock uncertainty           -0.199    25.744    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)       -0.238    25.506    snek/genblk1[27].part/hs/sync_reg[1][2]
  -------------------------------------------------------------------
                         required time                         25.506    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 23.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 snek/genblk1[80].part/hs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[80].part/hs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[80].part/hs/tile_clock
    SLICE_X53Y79         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  snek/genblk1[80].part/hs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.145    -0.340    snek/genblk1[80].part/hs/sync_reg[0]_160[5]
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[80].part/hs/tile_clock
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[1][5]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.063    -0.550    snek/genblk1[80].part/hs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 snek/genblk1[60].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[60].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.273%)  route 0.177ns (55.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[60].part/vs/tile_clock
    SLICE_X41Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  snek/genblk1[60].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.177    -0.308    snek/genblk1[60].part/vs/sync_reg_n_0_[0][0]
    SLICE_X39Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.868    snek/genblk1[60].part/vs/tile_clock
    SLICE_X39Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.275    -0.593    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.070    -0.523    snek/genblk1[60].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 snek/genblk1[49].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[49].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.101%)  route 0.165ns (53.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.588    -0.593    snek/genblk1[49].part/hs/tile_clock
    SLICE_X58Y63         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  snek/genblk1[49].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.165    -0.287    snek/genblk1[49].part/hs/sync_reg[0]_98[3]
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.858    -0.832    snek/genblk1[49].part/hs/tile_clock
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.255    -0.577    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.072    -0.505    snek/genblk1[49].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 snek/genblk1[17].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[17].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[17].part/vs/tile_clock
    SLICE_X41Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[17].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.157    -0.322    snek/genblk1[17].part/vs/sync_reg_n_0_[0][0]
    SLICE_X42Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[17].part/vs/tile_clock
    SLICE_X42Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.063    -0.541    snek/genblk1[17].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 snek/genblk1[22].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[22].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[22].part/vs/tile_clock
    SLICE_X41Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[22].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.157    -0.322    snek/genblk1[22].part/vs/sync_reg_n_0_[0][0]
    SLICE_X42Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[22].part/vs/tile_clock
    SLICE_X42Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.063    -0.541    snek/genblk1[22].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 snek/genblk1[16].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[16].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[16].part/vs/tile_clock
    SLICE_X37Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[16].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.153    -0.326    snek/genblk1[16].part/vs/sync_reg_n_0_[0][0]
    SLICE_X38Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[16].part/vs/tile_clock
    SLICE_X38Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.059    -0.545    snek/genblk1[16].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 snek/genblk1[26].part/vs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[26].part/vs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.539%)  route 0.125ns (49.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[26].part/vs/tile_clock
    SLICE_X45Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  snek/genblk1[26].part/vs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.125    -0.366    snek/genblk1[26].part/vs/sync_reg_n_0_[0][6]
    SLICE_X44Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[26].part/vs/tile_clock
    SLICE_X44Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[1][6]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.021    -0.585    snek/genblk1[26].part/vs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[21].part/vs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[21].part/vs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[21].part/vs/tile_clock
    SLICE_X33Y58         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/genblk1[21].part/vs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.158    -0.322    snek/genblk1[21].part/vs/sync_reg_n_0_[0][3]
    SLICE_X30Y57         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[21].part/vs/tile_clock
    SLICE_X30Y57         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[1][3]/C
                         clock pessimism              0.256    -0.605    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.063    -0.542    snek/genblk1[21].part/vs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[59].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[59].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.554    -0.627    snek/genblk1[59].part/vs/tile_clock
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  snek/genblk1[59].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.347    snek/genblk1[59].part/vs/sync_reg_n_0_[0][7]
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.868    snek/genblk1[59].part/vs/tile_clock
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.060    -0.567    snek/genblk1[59].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[86].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[86].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[86].part/vs/tile_clock
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  snek/genblk1[86].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.349    snek/genblk1[86].part/vs/sync_reg_n_0_[0][7]
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[86].part/vs/tile_clock
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X38Y79         FDRE (Hold_fdre_C_D)         0.060    -0.569    snek/genblk1[86].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         26.936      24.781     BUFGCTRL_X0Y1    graphics/clocks/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         26.936      25.687     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X60Y13     display/clock_divide_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X61Y15     display/clock_divide_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X61Y15     display/clock_divide_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X61Y15     display/clock_divide_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X61Y16     display/clock_divide_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X61Y16     display/clock_divide_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X61Y16     display/clock_divide_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X61Y13     display/clock_divide_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       26.936      186.424    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X60Y13     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X60Y13     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y16     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y16     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X60Y13     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X60Y13     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y15     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y16     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X61Y16     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 7.844 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741     6.706    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430     7.844    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.900     8.744    
                         clock uncertainty           -0.153     8.590    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.385    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 7.844 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741     6.706    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430     7.844    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.900     8.744    
                         clock uncertainty           -0.153     8.590    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.385    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 7.844 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741     6.706    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430     7.844    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.900     8.744    
                         clock uncertainty           -0.153     8.590    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.385    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 7.842 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428     7.842    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.915     8.757    
                         clock uncertainty           -0.153     8.603    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.398    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 7.842 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428     7.842    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.915     8.757    
                         clock uncertainty           -0.153     8.603    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.398    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 7.842 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428     7.842    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.915     8.757    
                         clock uncertainty           -0.153     8.603    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.398    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 7.842 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428     7.842    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.915     8.757    
                         clock uncertainty           -0.153     8.603    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.398    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.471%)  route 3.698ns (79.529%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.728     6.692    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.915     8.758    
                         clock uncertainty           -0.153     8.604    
    SLICE_X30Y65         FDCE (Setup_fdce_C_CE)      -0.169     8.435    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.471%)  route 3.698ns (79.529%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.728     6.692    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.915     8.758    
                         clock uncertainty           -0.153     8.604    
    SLICE_X30Y65         FDCE (Setup_fdce_C_CE)      -0.169     8.435    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.952ns (21.121%)  route 3.555ns (78.879%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 7.841 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.585     6.549    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y67         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.841    graphics/hd/pixel_clock01_out
    SLICE_X30Y67         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.915     8.756    
                         clock uncertainty           -0.153     8.602    
    SLICE_X30Y67         FDCE (Setup_fdce_C_CE)      -0.169     8.433    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  1.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.141     0.570 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.145     0.716    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.761 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.761    graphics/hd/h_sync_state0
    SLICE_X33Y68         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.102     0.445    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.092     0.537    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.737%)  route 0.148ns (51.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.333    food/rng/Q[10]
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.862    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X31Y60         FDPE (Hold_fdpe_C_D)         0.051    -0.571    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.135%)  route 0.178ns (55.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.178    -0.303    food/rng/Q[5]
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X28Y62         FDPE (Hold_fdpe_C_D)         0.066    -0.542    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.492%)  route 0.176ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.176    -0.305    food/rng/Q[7]
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y60         FDPE (Hold_fdpe_C_D)         0.060    -0.562    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.562     0.439    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.603 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.174     0.778    graphics/hd/sen_v_sync[1]_5
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.823 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     0.823    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.831     0.558    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.119     0.439    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     0.559    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 graphics/hd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.557     0.434    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/hd/h_video_reg/Q
                         net (fo=4, routed)           0.173     0.749    graphics/hd/h_video_reg_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.794 r  graphics/hd/h_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.794    graphics/hd/h_video_i_1__0_n_0
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.551    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/C
                         clock pessimism             -0.116     0.434    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.092     0.526    graphics/hd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.557     0.434    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.185     0.760    graphics/hd/v_video_reg_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.805 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.805    graphics/hd/v_video_i_1__0_n_0
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.551    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.116     0.434    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.091     0.525    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.454%)  route 0.226ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.226    -0.256    food/rng/Q[2]
    SLICE_X28Y59         FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X28Y59         FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.255    -0.605    
    SLICE_X28Y59         FDPE (Hold_fdpe_C_D)         0.061    -0.544    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 food/rng/value_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.294%)  route 0.218ns (60.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.558    -0.623    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDPE (Prop_fdpe_C_Q)         0.141    -0.482 r  food/rng/value_reg[4]/Q
                         net (fo=2, routed)           0.218    -0.264    food/rng/Q[4]
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[3]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X28Y62         FDPE (Hold_fdpe_C_D)         0.070    -0.553    food/rng/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 food/rng/value_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.877%)  route 0.159ns (41.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDPE (Prop_fdpe_C_Q)         0.128    -0.493 r  food/rng/value_reg[17]/Q
                         net (fo=1, routed)           0.159    -0.335    food/rng/value_reg_n_0_[17]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099    -0.236 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    food/rng/value[16]_i_1_n_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X28Y57         FDPE (Hold_fdpe_C_D)         0.092    -0.529    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y59     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X31Y60     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X33Y64     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X33Y64     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X33Y64     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y64     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y64     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y59     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y59     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X31Y60     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X31Y60     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y59     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y59     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X31Y60     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X31Y60     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X33Y64     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.899    42.407    
                         clock uncertainty           -0.213    42.194    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.989    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.989    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    42.407    
                         clock uncertainty           -0.213    42.194    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.989    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.989    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    42.407    
                         clock uncertainty           -0.213    42.194    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.989    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.989    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    42.407    
                         clock uncertainty           -0.213    42.194    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.989    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         41.989    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 41.507 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150     7.916    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    41.507    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    42.406    
                         clock uncertainty           -0.213    42.193    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.988    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         41.988    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 41.507 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150     7.916    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    41.507    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.899    42.406    
                         clock uncertainty           -0.213    42.193    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.988    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         41.988    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 41.507 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150     7.916    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    41.507    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    42.406    
                         clock uncertainty           -0.213    42.193    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.988    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         41.988    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.085ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 0.580ns (9.621%)  route 5.448ns (90.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.491 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169     3.660    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.784 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.279     8.063    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.914    42.419    
                         clock uncertainty           -0.213    42.206    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.058    42.148    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.148    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                 34.085    

Slack (MET) :             34.116ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.580ns (9.687%)  route 5.408ns (90.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.491 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169     3.660    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.784 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.238     8.023    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.914    42.419    
                         clock uncertainty           -0.213    42.206    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.067    42.139    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         42.139    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                 34.116    

Slack (MET) :             34.127ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 0.580ns (9.694%)  route 5.403ns (90.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.491 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169     3.660    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.784 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.234     8.018    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.914    42.419    
                         clock uncertainty           -0.213    42.206    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.061    42.145    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.145    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 34.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.437    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.578 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.184     0.762    graphics/sd/h_sync_state
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.555    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.118     0.437    
    SLICE_X28Y70         FDCE (Hold_fdce_C_D)         0.075     0.512    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.941%)  route 0.172ns (48.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.172     0.752    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X29Y68         LUT6 (Prop_lut6_I1_O)        0.045     0.797 r  graphics/sd/h_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.797    graphics/sd/h_count[4]
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.105     0.452    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.092     0.544    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.195     0.774    graphics/sd/Q[3]
    SLICE_X29Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.819 r  graphics/sd/h_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.819    graphics/sd/h_count[10]
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.105     0.452    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.091     0.543    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=4, routed)           0.185     0.762    graphics/sd/sen_h_count[0]_6[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.807 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.807    graphics/sd/h_count[0]
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.819     0.554    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.118     0.436    
    SLICE_X28Y71         FDCE (Hold_fdce_C_D)         0.092     0.528    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.563     0.448    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.773    graphics/sd/sen_v_sync[0]_4
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.818 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.818    graphics/sd/v_sync_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.832     0.567    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.120     0.448    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.091     0.539    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.007%)  route 0.227ns (54.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 f  graphics/sd/h_count_reg[9]/Q
                         net (fo=6, routed)           0.227     0.804    graphics/sd/Q[5]
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.849 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/h_video_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.818     0.554    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.084     0.470    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.091     0.561    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.513%)  route 0.197ns (51.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.197     0.777    graphics/sd/Q[3]
    SLICE_X28Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.822 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.822    graphics/sd/h_count[7]
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.118     0.439    
    SLICE_X28Y68         FDCE (Hold_fdce_C_D)         0.092     0.531    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.268%)  route 0.199ns (51.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.199     0.779    graphics/sd/Q[7]
    SLICE_X28Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.824 r  graphics/sd/h_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.824    graphics/sd/h_count[3]
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/C
                         clock pessimism             -0.118     0.439    
    SLICE_X28Y68         FDCE (Hold_fdce_C_D)         0.092     0.531    graphics/sd/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.147%)  route 0.200ns (51.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.437    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           0.200     0.778    graphics/sd/Q[1]
    SLICE_X28Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.823 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.823    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.555    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.118     0.437    
    SLICE_X28Y70         FDPE (Hold_fdpe_C_D)         0.092     0.529    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 f  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.252     0.835    graphics/sd/v_count_reg[11]_0[4]
    SLICE_X30Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.880 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.880    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X30Y64         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.560    graphics/sd/pixel_clock0
    SLICE_X30Y64         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.103     0.457    
    SLICE_X30Y64         FDPE (Hold_fdpe_C_D)         0.120     0.577    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock
Waveform(ns):       { 0.000 20.202 }
Period(ns):         40.404
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.404      39.155     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X28Y66     graphics/sd/blue_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X28Y66     graphics/sd/blue_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X28Y66     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X28Y66     graphics/sd/green_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X29Y68     graphics/sd/green_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X29Y68     graphics/sd/green_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X29Y68     graphics/sd/green_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.404      172.956    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X29Y68     graphics/sd/green_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X29Y68     graphics/sd/green_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/green_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y66     graphics/sd/green_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X29Y68     graphics/sd/green_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X29Y68     graphics/sd/green_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock_1
  To Clock:  clkfbout_vga_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       39.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.676ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        14.016ns  (logic 1.654ns (11.801%)  route 12.362ns (88.199%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.551    -0.961    snek/tile_clock
    SLICE_X46Y62         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  snek/part_number_reg[1]_rep__1/Q
                         net (fo=101, routed)         7.567     7.124    snek/part_number_reg[1]_rep__1_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.248 r  snek/found_hit_i_268/O
                         net (fo=1, routed)           0.000     7.248    snek/found_hit_i_268_n_0
    SLICE_X51Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     7.465 r  snek/found_hit_reg_i_107/O
                         net (fo=1, routed)           0.719     8.184    snek/found_hit_reg_i_107_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.299     8.483 r  snek/found_hit_i_36/O
                         net (fo=1, routed)           1.269     9.752    snek/found_hit_i_36_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.876 r  snek/found_hit_i_10/O
                         net (fo=1, routed)           0.874    10.750    snek/found_hit_i_10_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    10.874 f  snek/found_hit_i_3/O
                         net (fo=1, routed)           1.195    12.069    snek/found_hit_i_3_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.193 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.738    12.931    snek/found_hit_i_2_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I3_O)        0.124    13.055 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    13.055    snek/found_hit_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    52.310    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.576    52.886    
                         clock uncertainty           -0.187    52.699    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.032    52.731    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.731    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                 39.676    

Slack (MET) :             48.434ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.024ns (19.782%)  route 4.153ns (80.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 52.321 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365     0.859    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116     0.975 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910     1.885    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328     2.213 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.878     4.091    snek/found_hit1
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.215 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     4.215    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.444    52.321    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.484    52.805    
                         clock uncertainty           -0.187    52.617    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.031    52.648    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.648    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                 48.434    

Slack (MET) :             49.168ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.842ns (18.436%)  route 3.725ns (81.564%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    snek/tile_clock
    SLICE_X45Y61         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         3.549     3.008    snek/part_number_reg_n_0_[1]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.176     3.483    snek/part_number[7]_i_3_n_0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124     3.607 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000     3.607    snek/in6[7]
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    52.309    snek/tile_clock
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.576    52.885    
                         clock uncertainty           -0.187    52.698    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.077    52.775    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         52.775    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                 49.168    

Slack (MET) :             49.175ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.842ns (18.448%)  route 3.722ns (81.552%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    snek/tile_clock
    SLICE_X45Y61         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         3.549     3.008    snek/part_number_reg_n_0_[1]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.173     3.480    snek/part_number[7]_i_3_n_0
    SLICE_X46Y63         LUT2 (Prop_lut2_I0_O)        0.124     3.604 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     3.604    snek/in6[6]
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    52.309    snek/tile_clock
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.576    52.885    
                         clock uncertainty           -0.187    52.698    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.081    52.779    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.779    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                 49.175    

Slack (MET) :             49.276ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.024ns (23.265%)  route 3.377ns (76.735%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365     0.859    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116     0.975 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910     1.885    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328     2.213 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.103     3.316    snek/found_hit1
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.440 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     3.440    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    52.310    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.562    52.872    
                         clock uncertainty           -0.187    52.685    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    52.716    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 49.276    

Slack (MET) :             49.582ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.024ns (25.003%)  route 3.071ns (74.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365     0.859    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116     0.975 f  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910     1.885    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328     2.213 f  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.797     3.010    snek/found_hit1
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.134 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     3.134    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    52.310    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.562    52.872    
                         clock uncertainty           -0.187    52.685    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    52.716    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                 49.582    

Slack (MET) :             50.275ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857     0.352    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.476 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426     1.901    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    52.311    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.576    52.887    
                         clock uncertainty           -0.187    52.700    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    52.176    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         52.176    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 50.275    

Slack (MET) :             50.275ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857     0.352    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.476 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426     1.901    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    52.311    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[4]/C
                         clock pessimism              0.576    52.887    
                         clock uncertainty           -0.187    52.700    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    52.176    snek/part_number_reg[4]
  -------------------------------------------------------------------
                         required time                         52.176    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 50.275    

Slack (MET) :             50.275ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857     0.352    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.476 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426     1.901    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    52.311    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[5]/C
                         clock pessimism              0.576    52.887    
                         clock uncertainty           -0.187    52.700    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    52.176    snek/part_number_reg[5]
  -------------------------------------------------------------------
                         required time                         52.176    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 50.275    

Slack (MET) :             50.806ns  (required time - arrival time)
  Source:                 snek/genblk1[27].part/hs/sync_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[27].part/hs/sync_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.478ns (18.295%)  route 2.135ns (81.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 52.395 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.547    -0.965    snek/genblk1[27].part/hs/tile_clock
    SLICE_X34Y63         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.487 r  snek/genblk1[27].part/hs/sync_reg[0][2]/Q
                         net (fo=1, routed)           2.135     1.648    snek/genblk1[27].part/hs/sync_reg[0]_54[2]
    SLICE_X61Y44         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.518    52.395    snek/genblk1[27].part/hs/tile_clock
    SLICE_X61Y44         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[1][2]/C
                         clock pessimism              0.484    52.879    
                         clock uncertainty           -0.187    52.691    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)       -0.238    52.453    snek/genblk1[27].part/hs/sync_reg[1][2]
  -------------------------------------------------------------------
                         required time                         52.453    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 50.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 snek/genblk1[80].part/hs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[80].part/hs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[80].part/hs/tile_clock
    SLICE_X53Y79         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  snek/genblk1[80].part/hs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.145    -0.340    snek/genblk1[80].part/hs/sync_reg[0]_160[5]
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[80].part/hs/tile_clock
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[1][5]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.063    -0.550    snek/genblk1[80].part/hs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 snek/genblk1[60].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[60].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.273%)  route 0.177ns (55.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[60].part/vs/tile_clock
    SLICE_X41Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  snek/genblk1[60].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.177    -0.308    snek/genblk1[60].part/vs/sync_reg_n_0_[0][0]
    SLICE_X39Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.868    snek/genblk1[60].part/vs/tile_clock
    SLICE_X39Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.275    -0.593    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.070    -0.523    snek/genblk1[60].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 snek/genblk1[49].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[49].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.101%)  route 0.165ns (53.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.588    -0.593    snek/genblk1[49].part/hs/tile_clock
    SLICE_X58Y63         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  snek/genblk1[49].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.165    -0.287    snek/genblk1[49].part/hs/sync_reg[0]_98[3]
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.858    -0.832    snek/genblk1[49].part/hs/tile_clock
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.255    -0.577    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.072    -0.505    snek/genblk1[49].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 snek/genblk1[17].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[17].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[17].part/vs/tile_clock
    SLICE_X41Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[17].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.157    -0.322    snek/genblk1[17].part/vs/sync_reg_n_0_[0][0]
    SLICE_X42Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[17].part/vs/tile_clock
    SLICE_X42Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.063    -0.541    snek/genblk1[17].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 snek/genblk1[22].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[22].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[22].part/vs/tile_clock
    SLICE_X41Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[22].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.157    -0.322    snek/genblk1[22].part/vs/sync_reg_n_0_[0][0]
    SLICE_X42Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[22].part/vs/tile_clock
    SLICE_X42Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.063    -0.541    snek/genblk1[22].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 snek/genblk1[16].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[16].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[16].part/vs/tile_clock
    SLICE_X37Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[16].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.153    -0.326    snek/genblk1[16].part/vs/sync_reg_n_0_[0][0]
    SLICE_X38Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[16].part/vs/tile_clock
    SLICE_X38Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.059    -0.545    snek/genblk1[16].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 snek/genblk1[26].part/vs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[26].part/vs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.539%)  route 0.125ns (49.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[26].part/vs/tile_clock
    SLICE_X45Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  snek/genblk1[26].part/vs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.125    -0.366    snek/genblk1[26].part/vs/sync_reg_n_0_[0][6]
    SLICE_X44Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[26].part/vs/tile_clock
    SLICE_X44Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[1][6]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.021    -0.585    snek/genblk1[26].part/vs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[21].part/vs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[21].part/vs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[21].part/vs/tile_clock
    SLICE_X33Y58         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/genblk1[21].part/vs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.158    -0.322    snek/genblk1[21].part/vs/sync_reg_n_0_[0][3]
    SLICE_X30Y57         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[21].part/vs/tile_clock
    SLICE_X30Y57         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[1][3]/C
                         clock pessimism              0.256    -0.605    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.063    -0.542    snek/genblk1[21].part/vs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[59].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[59].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.554    -0.627    snek/genblk1[59].part/vs/tile_clock
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  snek/genblk1[59].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.347    snek/genblk1[59].part/vs/sync_reg_n_0_[0][7]
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.868    snek/genblk1[59].part/vs/tile_clock
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.060    -0.567    snek/genblk1[59].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[86].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[86].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[86].part/vs/tile_clock
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  snek/genblk1[86].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.349    snek/genblk1[86].part/vs/sync_reg_n_0_[0][7]
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[86].part/vs/tile_clock
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X38Y79         FDRE (Hold_fdre_C_D)         0.060    -0.569    snek/genblk1[86].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock_1
Waveform(ns):       { 0.000 26.936 }
Period(ns):         53.872
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         53.872      51.717     BUFGCTRL_X0Y1    graphics/clocks/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         53.872      52.623     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X60Y13     display/clock_divide_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X61Y15     display/clock_divide_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X61Y15     display/clock_divide_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X61Y15     display/clock_divide_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X61Y16     display/clock_divide_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X61Y16     display/clock_divide_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X61Y16     display/clock_divide_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X61Y13     display/clock_divide_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       53.872      159.488    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X60Y13     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X60Y13     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y16     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y16     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X60Y13     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X60Y13     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y15     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y16     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X61Y16     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        8.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 14.578 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741     6.706    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430    14.578    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.900    15.478    
                         clock uncertainty           -0.151    15.326    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.121    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 14.578 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741     6.706    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430    14.578    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.900    15.478    
                         clock uncertainty           -0.151    15.326    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.121    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 14.578 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741     6.706    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430    14.578    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.900    15.478    
                         clock uncertainty           -0.151    15.326    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.121    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 14.576 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428    14.576    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.915    15.491    
                         clock uncertainty           -0.151    15.339    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.134    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 14.576 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428    14.576    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.915    15.491    
                         clock uncertainty           -0.151    15.339    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.134    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 14.576 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428    14.576    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.915    15.491    
                         clock uncertainty           -0.151    15.339    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.134    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 14.576 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428    14.576    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.915    15.491    
                         clock uncertainty           -0.151    15.339    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.134    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.471%)  route 3.698ns (79.529%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.728     6.692    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.915    15.492    
                         clock uncertainty           -0.151    15.340    
    SLICE_X30Y65         FDCE (Setup_fdce_C_CE)      -0.169    15.171    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.471%)  route 3.698ns (79.529%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.728     6.692    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.915    15.492    
                         clock uncertainty           -0.151    15.340    
    SLICE_X30Y65         FDCE (Setup_fdce_C_CE)      -0.169    15.171    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.620ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.952ns (21.121%)  route 3.555ns (78.879%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 14.575 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.585     6.549    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y67         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.575    graphics/hd/pixel_clock01_out
    SLICE_X30Y67         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.915    15.490    
                         clock uncertainty           -0.151    15.338    
    SLICE_X30Y67         FDCE (Setup_fdce_C_CE)      -0.169    15.169    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  8.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.141     0.570 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.145     0.716    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.761 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.761    graphics/hd/h_sync_state0
    SLICE_X33Y68         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.102     0.445    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.092     0.537    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.737%)  route 0.148ns (51.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.333    food/rng/Q[10]
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.862    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X31Y60         FDPE (Hold_fdpe_C_D)         0.051    -0.571    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.135%)  route 0.178ns (55.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.178    -0.303    food/rng/Q[5]
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X28Y62         FDPE (Hold_fdpe_C_D)         0.066    -0.542    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.492%)  route 0.176ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.176    -0.305    food/rng/Q[7]
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y60         FDPE (Hold_fdpe_C_D)         0.060    -0.562    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.562     0.439    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.603 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.174     0.778    graphics/hd/sen_v_sync[1]_5
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.823 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     0.823    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.831     0.558    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.119     0.439    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     0.559    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 graphics/hd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.557     0.434    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/hd/h_video_reg/Q
                         net (fo=4, routed)           0.173     0.749    graphics/hd/h_video_reg_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.794 r  graphics/hd/h_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.794    graphics/hd/h_video_i_1__0_n_0
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.551    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/C
                         clock pessimism             -0.116     0.434    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.092     0.526    graphics/hd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.557     0.434    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.185     0.760    graphics/hd/v_video_reg_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.805 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.805    graphics/hd/v_video_i_1__0_n_0
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.551    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.116     0.434    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.091     0.525    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.454%)  route 0.226ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.226    -0.256    food/rng/Q[2]
    SLICE_X28Y59         FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X28Y59         FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.255    -0.605    
    SLICE_X28Y59         FDPE (Hold_fdpe_C_D)         0.061    -0.544    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 food/rng/value_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.294%)  route 0.218ns (60.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.558    -0.623    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDPE (Prop_fdpe_C_Q)         0.141    -0.482 r  food/rng/value_reg[4]/Q
                         net (fo=2, routed)           0.218    -0.264    food/rng/Q[4]
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[3]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X28Y62         FDPE (Hold_fdpe_C_D)         0.070    -0.553    food/rng/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 food/rng/value_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.877%)  route 0.159ns (41.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDPE (Prop_fdpe_C_Q)         0.128    -0.493 r  food/rng/value_reg[17]/Q
                         net (fo=1, routed)           0.159    -0.335    food/rng/value_reg_n_0_[17]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099    -0.236 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    food/rng/value[16]_i_1_n_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X28Y57         FDPE (Hold_fdpe_C_D)         0.092    -0.529    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y59     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X31Y60     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X33Y64     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X33Y64     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X33Y64     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y64     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y64     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y59     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y59     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X31Y60     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X31Y60     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y59     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y59     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X31Y60     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X31Y60     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X33Y64     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       74.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.487ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.899    82.811    
                         clock uncertainty           -0.199    82.612    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    82.407    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         82.407    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 74.487    

Slack (MET) :             74.487ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    82.811    
                         clock uncertainty           -0.199    82.612    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    82.407    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         82.407    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 74.487    

Slack (MET) :             74.487ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    82.811    
                         clock uncertainty           -0.199    82.612    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    82.407    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.407    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 74.487    

Slack (MET) :             74.487ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    82.811    
                         clock uncertainty           -0.199    82.612    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    82.407    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         82.407    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 74.487    

Slack (MET) :             74.490ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 81.911 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150     7.916    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    81.911    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    82.810    
                         clock uncertainty           -0.199    82.611    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    82.406    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         82.406    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 74.490    

Slack (MET) :             74.490ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 81.911 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150     7.916    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    81.911    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.899    82.810    
                         clock uncertainty           -0.199    82.611    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    82.406    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         82.406    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 74.490    

Slack (MET) :             74.490ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 81.911 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150     7.916    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    81.911    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    82.810    
                         clock uncertainty           -0.199    82.611    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    82.406    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.406    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 74.490    

Slack (MET) :             74.503ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 0.580ns (9.621%)  route 5.448ns (90.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.491 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169     3.660    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.784 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.279     8.063    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.914    82.823    
                         clock uncertainty           -0.199    82.624    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.058    82.566    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.566    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                 74.503    

Slack (MET) :             74.534ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.580ns (9.687%)  route 5.408ns (90.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.491 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169     3.660    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.784 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.238     8.023    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.914    82.823    
                         clock uncertainty           -0.199    82.624    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.067    82.557    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         82.557    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                 74.534    

Slack (MET) :             74.545ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 0.580ns (9.694%)  route 5.403ns (90.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.491 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169     3.660    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.784 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.234     8.018    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.914    82.823    
                         clock uncertainty           -0.199    82.624    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.061    82.563    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.563    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 74.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.437    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.578 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.184     0.762    graphics/sd/h_sync_state
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.555    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.118     0.437    
    SLICE_X28Y70         FDCE (Hold_fdce_C_D)         0.075     0.512    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.941%)  route 0.172ns (48.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.172     0.752    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X29Y68         LUT6 (Prop_lut6_I1_O)        0.045     0.797 r  graphics/sd/h_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.797    graphics/sd/h_count[4]
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.105     0.452    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.092     0.544    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.195     0.774    graphics/sd/Q[3]
    SLICE_X29Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.819 r  graphics/sd/h_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.819    graphics/sd/h_count[10]
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.105     0.452    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.091     0.543    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=4, routed)           0.185     0.762    graphics/sd/sen_h_count[0]_6[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.807 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.807    graphics/sd/h_count[0]
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.819     0.554    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.118     0.436    
    SLICE_X28Y71         FDCE (Hold_fdce_C_D)         0.092     0.528    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.563     0.448    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.773    graphics/sd/sen_v_sync[0]_4
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.818 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.818    graphics/sd/v_sync_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.832     0.567    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.120     0.448    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.091     0.539    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.007%)  route 0.227ns (54.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 f  graphics/sd/h_count_reg[9]/Q
                         net (fo=6, routed)           0.227     0.804    graphics/sd/Q[5]
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.849 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/h_video_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.818     0.554    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.084     0.470    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.091     0.561    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.513%)  route 0.197ns (51.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.197     0.777    graphics/sd/Q[3]
    SLICE_X28Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.822 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.822    graphics/sd/h_count[7]
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.118     0.439    
    SLICE_X28Y68         FDCE (Hold_fdce_C_D)         0.092     0.531    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.268%)  route 0.199ns (51.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.199     0.779    graphics/sd/Q[7]
    SLICE_X28Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.824 r  graphics/sd/h_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.824    graphics/sd/h_count[3]
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/C
                         clock pessimism             -0.118     0.439    
    SLICE_X28Y68         FDCE (Hold_fdce_C_D)         0.092     0.531    graphics/sd/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.147%)  route 0.200ns (51.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.437    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           0.200     0.778    graphics/sd/Q[1]
    SLICE_X28Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.823 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.823    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.555    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.118     0.437    
    SLICE_X28Y70         FDPE (Hold_fdpe_C_D)         0.092     0.529    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 f  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.252     0.835    graphics/sd/v_count_reg[11]_0[4]
    SLICE_X30Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.880 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.880    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X30Y64         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.560    graphics/sd/pixel_clock0
    SLICE_X30Y64         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.103     0.457    
    SLICE_X30Y64         FDPE (Hold_fdpe_C_D)         0.120     0.577    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock_1
Waveform(ns):       { 0.000 40.404 }
Period(ns):         80.808
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.808      79.559     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X28Y66     graphics/sd/blue_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X28Y66     graphics/sd/blue_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X28Y66     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X28Y66     graphics/sd/green_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X29Y68     graphics/sd/green_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X29Y68     graphics/sd/green_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X29Y68     graphics/sd/green_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.808      132.552    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X29Y68     graphics/sd/green_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X29Y68     graphics/sd/green_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/green_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y66     graphics/sd/green_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X29Y68     graphics/sd/green_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X29Y68     graphics/sd/green_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :           42  Failing Endpoints,  Worst Slack       -0.391ns,  Total Violation       -5.312ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.391ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[46].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.582ns  (logic 0.716ns (19.990%)  route 2.866ns (80.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 25.448 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.244 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    19.916    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    20.040 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    20.608    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.704 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.244    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    22.663 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    23.106    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    23.403 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.422    25.825    snek/genblk1[46].part/hs/h_count[4]
    SLICE_X63Y57         FDRE                                         r  snek/genblk1[46].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.508    25.448    snek/genblk1[46].part/hs/tile_clock
    SLICE_X63Y57         FDRE                                         r  snek/genblk1[46].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.846    
                         clock uncertainty           -0.319    25.528    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)       -0.093    25.435    snek/genblk1[46].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                         -25.825    
  -------------------------------------------------------------------
                         slack                                 -0.391    

Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[60].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.566ns  (logic 0.716ns (20.076%)  route 2.850ns (79.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 25.442 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.244 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    19.916    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    20.040 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    20.608    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.704 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.244    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    22.663 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    23.106    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    23.403 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.407    25.810    snek/genblk1[60].part/hs/h_count[4]
    SLICE_X63Y66         FDRE                                         r  snek/genblk1[60].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.502    25.442    snek/genblk1[60].part/hs/tile_clock
    SLICE_X63Y66         FDRE                                         r  snek/genblk1[60].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.840    
                         clock uncertainty           -0.319    25.522    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.093    25.429    snek/genblk1[60].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.429    
                         arrival time                         -25.810    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[56].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.556ns  (logic 0.716ns (20.134%)  route 2.840ns (79.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 25.441 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.244 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    19.916    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    20.040 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    20.608    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.704 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.244    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    22.663 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    23.106    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    23.403 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.397    25.800    snek/genblk1[56].part/hs/h_count[4]
    SLICE_X65Y67         FDRE                                         r  snek/genblk1[56].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.501    25.441    snek/genblk1[56].part/hs/tile_clock
    SLICE_X65Y67         FDRE                                         r  snek/genblk1[56].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.839    
                         clock uncertainty           -0.319    25.521    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)       -0.093    25.428    snek/genblk1[56].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.428    
                         arrival time                         -25.800    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[77].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.533ns  (logic 0.716ns (20.269%)  route 2.817ns (79.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 25.437 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.244 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    19.916    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    20.040 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    20.608    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.704 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.244    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    22.663 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    23.106    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    23.403 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.373    25.776    snek/genblk1[77].part/hs/h_count[4]
    SLICE_X62Y78         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.497    25.437    snek/genblk1[77].part/hs/tile_clock
    SLICE_X62Y78         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.517    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)       -0.093    25.424    snek/genblk1[77].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.424    
                         arrival time                         -25.776    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.567ns  (logic 0.716ns (20.072%)  route 2.851ns (79.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 25.441 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.244 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    19.916    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    20.040 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    20.608    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.704 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.244    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    22.663 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    23.106    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    23.403 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.408    25.811    snek/genblk1[55].part/hs/h_count[4]
    SLICE_X64Y67         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.501    25.441    snek/genblk1[55].part/hs/tile_clock
    SLICE_X64Y67         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.839    
                         clock uncertainty           -0.319    25.521    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)       -0.043    25.478    snek/genblk1[55].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.478    
                         arrival time                         -25.811    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[38].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.541ns  (logic 0.716ns (20.221%)  route 2.825ns (79.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 25.449 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.244 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    19.916    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    20.040 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    20.608    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.704 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.244    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    22.663 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    23.106    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    23.403 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.381    25.785    snek/genblk1[38].part/hs/h_count[4]
    SLICE_X58Y50         FDRE                                         r  snek/genblk1[38].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.509    25.449    snek/genblk1[38].part/hs/tile_clock
    SLICE_X58Y50         FDRE                                         r  snek/genblk1[38].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.847    
                         clock uncertainty           -0.319    25.529    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)       -0.047    25.482    snek/genblk1[38].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.482    
                         arrival time                         -25.785    
  -------------------------------------------------------------------
                         slack                                 -0.303    

Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[51].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.521ns  (logic 0.716ns (20.337%)  route 2.805ns (79.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 25.444 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.244 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    19.916    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    20.040 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    20.608    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.704 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.244    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    22.663 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    23.106    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    23.403 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.361    25.764    snek/genblk1[51].part/hs/h_count[4]
    SLICE_X62Y63         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    25.444    snek/genblk1[51].part/hs/tile_clock
    SLICE_X62Y63         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.842    
                         clock uncertainty           -0.319    25.524    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)       -0.058    25.466    snek/genblk1[51].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                         -25.764    
  -------------------------------------------------------------------
                         slack                                 -0.298    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[69].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.434ns  (logic 0.716ns (20.853%)  route 2.718ns (79.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 25.432 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.244 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    19.916    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    20.040 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    20.608    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.704 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.244    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    22.663 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    23.106    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    23.403 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.274    25.677    snek/genblk1[69].part/hs/h_count[4]
    SLICE_X63Y74         FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.492    25.432    snek/genblk1[69].part/hs/tile_clock
    SLICE_X63Y74         FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.830    
                         clock uncertainty           -0.319    25.512    
    SLICE_X63Y74         FDRE (Setup_fdre_C_D)       -0.093    25.419    snek/genblk1[69].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.419    
                         arrival time                         -25.677    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[76].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.424ns  (logic 0.716ns (20.910%)  route 2.708ns (79.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 25.438 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.244 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    19.916    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    20.040 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    20.608    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.704 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.244    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    22.663 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    23.106    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    23.403 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.265    25.668    snek/genblk1[76].part/hs/h_count[4]
    SLICE_X65Y80         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.498    25.438    snek/genblk1[76].part/hs/tile_clock
    SLICE_X65Y80         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.836    
                         clock uncertainty           -0.319    25.518    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)       -0.081    25.437    snek/genblk1[76].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.437    
                         arrival time                         -25.668    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[66].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.413ns  (logic 0.716ns (20.979%)  route 2.697ns (79.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 25.434 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.244 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    19.916    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    20.040 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    20.608    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.704 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.244    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    22.663 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    23.106    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    23.403 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.253    25.657    snek/genblk1[66].part/hs/h_count[4]
    SLICE_X65Y73         FDRE                                         r  snek/genblk1[66].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.494    25.434    snek/genblk1[66].part/hs/tile_clock
    SLICE_X65Y73         FDRE                                         r  snek/genblk1[66].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.832    
                         clock uncertainty           -0.319    25.514    
    SLICE_X65Y73         FDRE (Setup_fdre_C_D)       -0.081    25.433    snek/genblk1[66].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.433    
                         arrival time                         -25.657    
  -------------------------------------------------------------------
                         slack                                 -0.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.319ns (48.576%)  route 0.338ns (51.424%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.562     0.439    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.603 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.093     0.697    graphics/hd/sen_v_sync[1]_5
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.048     0.745 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.244     0.989    snek/v_sync
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.107     1.096 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.096    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.319     0.015    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.107    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[57].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.226ns (33.863%)  route 0.441ns (66.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.269     1.097    snek/genblk1[57].part/hs/h_count[4]
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.870    snek/genblk1[57].part/hs/tile_clock
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.004    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.076     0.080    snek/genblk1[57].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.189ns (30.190%)  route 0.437ns (69.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.430    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141     0.571 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.179     0.750    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.048     0.798 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.258     1.056    snek/genblk1[55].part/hs/h_count[6]
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[55].part/hs/tile_clock
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.004    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.008     0.012    snek/genblk1[55].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[28].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.226ns (33.203%)  route 0.455ns (66.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.282     1.110    snek/genblk1[28].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[28].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.048    snek/genblk1[28].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[29].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.226ns (33.057%)  route 0.458ns (66.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.285     1.113    snek/genblk1[29].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[29].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.048    snek/genblk1[29].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[26].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.189ns (29.197%)  route 0.458ns (70.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.430    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141     0.571 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.179     0.750    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.048     0.798 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.280     1.078    snek/genblk1[26].part/hs/h_count[6]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[26].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)        -0.015    -0.014    snek/genblk1[26].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[73].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.226ns (30.042%)  route 0.526ns (69.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.354     1.182    snek/genblk1[73].part/hs/h_count[4]
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[73].part/hs/tile_clock
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.319     0.002    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.075     0.077    snek/genblk1[73].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[46].part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.605%)  route 0.570ns (75.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.433    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.272     0.847    graphics/hd/sen_v_count[1]_12[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.045     0.892 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=101, routed)         0.298     1.189    snek/genblk1[46].part/vs/v_count[1]
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[46].part/vs/tile_clock
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.319     0.010    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.071     0.081    snek/genblk1[46].part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[54].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.777%)  route 0.533ns (70.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.360     1.188    snek/genblk1[54].part/hs/h_count[4]
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.871    snek/genblk1[54].part/hs/tile_clock
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.076     0.079    snek/genblk1[54].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.190ns (27.406%)  route 0.503ns (72.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.433    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.232     0.807    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.049     0.856 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.127    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[41].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.319     0.008    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.006     0.014    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  1.113    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[68].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.890%)  route 3.596ns (86.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.767    46.618    snek/genblk1[68].part/hs/h_count[3]
    SLICE_X58Y76         FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493    52.369    snek/genblk1[68].part/hs/tile_clock
    SLICE_X58Y76         FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.333    52.434    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)       -0.095    52.339    snek/genblk1[68].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.339    
                         arrival time                         -46.618    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[70].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.915%)  route 3.588ns (86.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.759    46.610    snek/genblk1[70].part/hs/h_count[3]
    SLICE_X59Y76         FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493    52.369    snek/genblk1[70].part/hs/tile_clock
    SLICE_X59Y76         FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.333    52.434    
    SLICE_X59Y76         FDRE (Setup_fdre_C_D)       -0.095    52.339    snek/genblk1[70].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.339    
                         arrival time                         -46.610    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[51].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.916%)  route 3.588ns (86.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 52.381 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.759    46.610    snek/genblk1[51].part/hs/h_count[3]
    SLICE_X63Y62         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.505    52.381    snek/genblk1[51].part/hs/tile_clock
    SLICE_X63Y62         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.780    
                         clock uncertainty           -0.333    52.446    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)       -0.095    52.351    snek/genblk1[51].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.351    
                         arrival time                         -46.610    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.167%)  route 3.514ns (85.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 52.308 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.685    46.536    snek/genblk1[79].part/hs/h_count[3]
    SLICE_X55Y81         FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.432    52.308    snek/genblk1[79].part/hs/tile_clock
    SLICE_X55Y81         FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.707    
                         clock uncertainty           -0.333    52.373    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)       -0.093    52.280    snek/genblk1[79].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.280    
                         arrival time                         -46.536    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[71].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.214ns  (logic 0.580ns (13.765%)  route 3.634ns (86.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.805    46.656    snek/genblk1[71].part/hs/h_count[3]
    SLICE_X60Y76         FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493    52.369    snek/genblk1[71].part/hs/tile_clock
    SLICE_X60Y76         FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.333    52.434    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)       -0.031    52.403    snek/genblk1[71].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.403    
                         arrival time                         -46.656    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[83].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.138ns  (logic 0.580ns (14.015%)  route 3.558ns (85.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 52.313 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.730    46.580    snek/genblk1[83].part/hs/h_count[3]
    SLICE_X52Y86         FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.437    52.313    snek/genblk1[83].part/hs/tile_clock
    SLICE_X52Y86         FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.712    
                         clock uncertainty           -0.333    52.378    
    SLICE_X52Y86         FDRE (Setup_fdre_C_D)       -0.047    52.331    snek/genblk1[83].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.331    
                         arrival time                         -46.580    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[39].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.911%)  route 3.589ns (86.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 52.384 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.761    46.611    snek/genblk1[39].part/hs/h_count[3]
    SLICE_X60Y54         FDRE                                         r  snek/genblk1[39].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.508    52.384    snek/genblk1[39].part/hs/tile_clock
    SLICE_X60Y54         FDRE                                         r  snek/genblk1[39].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.783    
                         clock uncertainty           -0.333    52.449    
    SLICE_X60Y54         FDRE (Setup_fdre_C_D)       -0.047    52.402    snek/genblk1[39].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.402    
                         arrival time                         -46.611    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[35].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.111ns  (logic 0.580ns (14.110%)  route 3.531ns (85.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 52.385 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.702    46.553    snek/genblk1[35].part/hs/h_count[3]
    SLICE_X59Y51         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.509    52.385    snek/genblk1[35].part/hs/tile_clock
    SLICE_X59Y51         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.784    
                         clock uncertainty           -0.333    52.450    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.095    52.355    snek/genblk1[35].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.355    
                         arrival time                         -46.553    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[58].part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.926ns  (logic 0.606ns (15.434%)  route 3.320ns (84.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 52.373 - 53.872 ) 
    Source Clock Delay      (SCD):    2.036ns = ( 42.440 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541    42.440    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.456    42.896 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           1.475    44.371    graphics/hd/sync_reg[0][7][1]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.150    44.521 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=101, routed)         1.845    46.366    snek/genblk1[58].part/hs/h_count[1]
    SLICE_X62Y71         FDRE                                         r  snek/genblk1[58].part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.497    52.373    snek/genblk1[58].part/hs/tile_clock
    SLICE_X62Y71         FDRE                                         r  snek/genblk1[58].part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398    52.772    
                         clock uncertainty           -0.333    52.438    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)       -0.269    52.169    snek/genblk1[58].part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         52.169    
                         arrival time                         -46.366    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.125ns  (logic 0.580ns (14.062%)  route 3.545ns (85.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.716    46.567    snek/genblk1[72].part/hs/h_count[3]
    SLICE_X58Y78         FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.496    52.372    snek/genblk1[72].part/hs/tile_clock
    SLICE_X58Y78         FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.333    52.437    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.067    52.370    snek/genblk1[72].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.370    
                         arrival time                         -46.567    
  -------------------------------------------------------------------
                         slack                                  5.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[57].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.899%)  route 0.532ns (74.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.269     1.154    snek/genblk1[57].part/hs/h_count[4]
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.870    snek/genblk1[57].part/hs/tile_clock
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.333     0.018    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.076     0.094    snek/genblk1[57].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[28].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.282     1.167    snek/genblk1[28].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[28].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.333     0.015    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.062    snek/genblk1[28].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[29].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.325%)  route 0.548ns (74.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.285     1.170    snek/genblk1[29].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[29].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.333     0.015    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.062    snek/genblk1[29].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.183ns (25.307%)  route 0.540ns (74.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.282     0.862    graphics/hd/sync_reg[0][7][6]
    SLICE_X33Y70         LUT3 (Prop_lut3_I2_O)        0.042     0.904 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.258     1.162    snek/genblk1[55].part/hs/h_count[6]
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[55].part/hs/tile_clock
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.333     0.018    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.008     0.026    snek/genblk1[55].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[73].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.161%)  route 0.617ns (76.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.354     1.239    snek/genblk1[73].part/hs/h_count[4]
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[73].part/hs/tile_clock
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.333     0.016    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.075     0.091    snek/genblk1[73].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[54].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.970%)  route 0.624ns (77.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.360     1.246    snek/genblk1[54].part/hs/h_count[4]
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.871    snek/genblk1[54].part/hs/tile_clock
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.333     0.017    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.076     0.093    snek/genblk1[54].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.292ns (35.136%)  route 0.539ns (64.864%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.563     0.448    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.295     0.883    graphics/hd/sen_v_sync[0]_4
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.044     0.927 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.244     1.172    snek/v_sync
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.107     1.279 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.279    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.333     0.029    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.121    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[42].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.588%)  route 0.637ns (77.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.374     1.259    snek/genblk1[42].part/hs/h_count[4]
    SLICE_X30Y72         FDRE                                         r  snek/genblk1[42].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[42].part/hs/tile_clock
    SLICE_X30Y72         FDRE                                         r  snek/genblk1[42].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.333     0.015    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.075     0.090    snek/genblk1[42].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.479%)  route 0.574ns (75.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.303     0.886    graphics/hd/sync_reg[0][7]_0[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.202    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[41].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.333     0.022    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.006     0.028    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[31].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.479%)  route 0.574ns (75.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.303     0.886    graphics/hd/sync_reg[0][7]_0[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.202    snek/genblk1[31].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[31].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.333     0.022    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.004     0.026    snek/genblk1[31].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  1.175    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       12.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.729ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        14.016ns  (logic 1.654ns (11.801%)  route 12.362ns (88.199%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.551    -0.961    snek/tile_clock
    SLICE_X46Y62         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  snek/part_number_reg[1]_rep__1/Q
                         net (fo=101, routed)         7.567     7.124    snek/part_number_reg[1]_rep__1_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.248 r  snek/found_hit_i_268/O
                         net (fo=1, routed)           0.000     7.248    snek/found_hit_i_268_n_0
    SLICE_X51Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     7.465 r  snek/found_hit_reg_i_107/O
                         net (fo=1, routed)           0.719     8.184    snek/found_hit_reg_i_107_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.299     8.483 r  snek/found_hit_i_36/O
                         net (fo=1, routed)           1.269     9.752    snek/found_hit_i_36_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.876 r  snek/found_hit_i_10/O
                         net (fo=1, routed)           0.874    10.750    snek/found_hit_i_10_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    10.874 f  snek/found_hit_i_3/O
                         net (fo=1, routed)           1.195    12.069    snek/found_hit_i_3_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.193 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.738    12.931    snek/found_hit_i_2_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I3_O)        0.124    13.055 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    13.055    snek/found_hit_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    25.374    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.576    25.950    
                         clock uncertainty           -0.199    25.751    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.032    25.783    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.783    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                 12.729    

Slack (MET) :             21.486ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.024ns (19.782%)  route 4.153ns (80.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 25.385 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365     0.859    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116     0.975 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910     1.885    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328     2.213 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.878     4.091    snek/found_hit1
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.215 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     4.215    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.444    25.385    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.484    25.868    
                         clock uncertainty           -0.199    25.670    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.031    25.701    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.701    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                 21.486    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.842ns (18.436%)  route 3.725ns (81.564%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    snek/tile_clock
    SLICE_X45Y61         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         3.549     3.008    snek/part_number_reg_n_0_[1]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.176     3.483    snek/part_number[7]_i_3_n_0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124     3.607 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000     3.607    snek/in6[7]
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    25.373    snek/tile_clock
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.576    25.949    
                         clock uncertainty           -0.199    25.750    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.077    25.827    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         25.827    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.227ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.842ns (18.448%)  route 3.722ns (81.552%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    snek/tile_clock
    SLICE_X45Y61         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         3.549     3.008    snek/part_number_reg_n_0_[1]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.173     3.480    snek/part_number[7]_i_3_n_0
    SLICE_X46Y63         LUT2 (Prop_lut2_I0_O)        0.124     3.604 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     3.604    snek/in6[6]
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    25.373    snek/tile_clock
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.576    25.949    
                         clock uncertainty           -0.199    25.750    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.081    25.831    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.831    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                 22.227    

Slack (MET) :             22.329ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.024ns (23.265%)  route 3.377ns (76.735%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365     0.859    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116     0.975 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910     1.885    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328     2.213 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.103     3.316    snek/found_hit1
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.440 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     3.440    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    25.374    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.562    25.936    
                         clock uncertainty           -0.199    25.737    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    25.768    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         25.768    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 22.329    

Slack (MET) :             22.635ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.024ns (25.003%)  route 3.071ns (74.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365     0.859    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116     0.975 f  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910     1.885    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328     2.213 f  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.797     3.010    snek/found_hit1
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.134 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     3.134    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    25.374    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.562    25.936    
                         clock uncertainty           -0.199    25.737    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    25.768    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.768    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                 22.635    

Slack (MET) :             23.327ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857     0.352    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.476 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426     1.901    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    25.375    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.576    25.951    
                         clock uncertainty           -0.199    25.752    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    25.228    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         25.228    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 23.327    

Slack (MET) :             23.327ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857     0.352    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.476 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426     1.901    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    25.375    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[4]/C
                         clock pessimism              0.576    25.951    
                         clock uncertainty           -0.199    25.752    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    25.228    snek/part_number_reg[4]
  -------------------------------------------------------------------
                         required time                         25.228    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 23.327    

Slack (MET) :             23.327ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    -0.962    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857     0.352    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.476 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426     1.901    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    25.375    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[5]/C
                         clock pessimism              0.576    25.951    
                         clock uncertainty           -0.199    25.752    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    25.228    snek/part_number_reg[5]
  -------------------------------------------------------------------
                         required time                         25.228    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 23.327    

Slack (MET) :             23.858ns  (required time - arrival time)
  Source:                 snek/genblk1[27].part/hs/sync_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[27].part/hs/sync_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.478ns (18.295%)  route 2.135ns (81.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 25.459 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.547    -0.965    snek/genblk1[27].part/hs/tile_clock
    SLICE_X34Y63         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.487 r  snek/genblk1[27].part/hs/sync_reg[0][2]/Q
                         net (fo=1, routed)           2.135     1.648    snek/genblk1[27].part/hs/sync_reg[0]_54[2]
    SLICE_X61Y44         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.518    25.459    snek/genblk1[27].part/hs/tile_clock
    SLICE_X61Y44         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[1][2]/C
                         clock pessimism              0.484    25.942    
                         clock uncertainty           -0.199    25.744    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)       -0.238    25.506    snek/genblk1[27].part/hs/sync_reg[1][2]
  -------------------------------------------------------------------
                         required time                         25.506    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 23.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 snek/genblk1[80].part/hs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[80].part/hs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[80].part/hs/tile_clock
    SLICE_X53Y79         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  snek/genblk1[80].part/hs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.145    -0.340    snek/genblk1[80].part/hs/sync_reg[0]_160[5]
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[80].part/hs/tile_clock
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[1][5]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.199    -0.415    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.063    -0.352    snek/genblk1[80].part/hs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 snek/genblk1[60].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[60].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.273%)  route 0.177ns (55.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[60].part/vs/tile_clock
    SLICE_X41Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  snek/genblk1[60].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.177    -0.308    snek/genblk1[60].part/vs/sync_reg_n_0_[0][0]
    SLICE_X39Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.868    snek/genblk1[60].part/vs/tile_clock
    SLICE_X39Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.275    -0.593    
                         clock uncertainty            0.199    -0.395    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.070    -0.325    snek/genblk1[60].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 snek/genblk1[49].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[49].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.101%)  route 0.165ns (53.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.588    -0.593    snek/genblk1[49].part/hs/tile_clock
    SLICE_X58Y63         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  snek/genblk1[49].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.165    -0.287    snek/genblk1[49].part/hs/sync_reg[0]_98[3]
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.858    -0.832    snek/genblk1[49].part/hs/tile_clock
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.255    -0.577    
                         clock uncertainty            0.199    -0.379    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.072    -0.307    snek/genblk1[49].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 snek/genblk1[17].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[17].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[17].part/vs/tile_clock
    SLICE_X41Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[17].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.157    -0.322    snek/genblk1[17].part/vs/sync_reg_n_0_[0][0]
    SLICE_X42Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[17].part/vs/tile_clock
    SLICE_X42Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.199    -0.406    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.063    -0.343    snek/genblk1[17].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 snek/genblk1[22].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[22].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[22].part/vs/tile_clock
    SLICE_X41Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[22].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.157    -0.322    snek/genblk1[22].part/vs/sync_reg_n_0_[0][0]
    SLICE_X42Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[22].part/vs/tile_clock
    SLICE_X42Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.199    -0.406    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.063    -0.343    snek/genblk1[22].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 snek/genblk1[16].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[16].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[16].part/vs/tile_clock
    SLICE_X37Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[16].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.153    -0.326    snek/genblk1[16].part/vs/sync_reg_n_0_[0][0]
    SLICE_X38Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[16].part/vs/tile_clock
    SLICE_X38Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.199    -0.406    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.059    -0.347    snek/genblk1[16].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[26].part/vs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[26].part/vs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.539%)  route 0.125ns (49.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[26].part/vs/tile_clock
    SLICE_X45Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  snek/genblk1[26].part/vs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.125    -0.366    snek/genblk1[26].part/vs/sync_reg_n_0_[0][6]
    SLICE_X44Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[26].part/vs/tile_clock
    SLICE_X44Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[1][6]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.199    -0.408    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.021    -0.387    snek/genblk1[26].part/vs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[21].part/vs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[21].part/vs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[21].part/vs/tile_clock
    SLICE_X33Y58         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/genblk1[21].part/vs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.158    -0.322    snek/genblk1[21].part/vs/sync_reg_n_0_[0][3]
    SLICE_X30Y57         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[21].part/vs/tile_clock
    SLICE_X30Y57         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[1][3]/C
                         clock pessimism              0.256    -0.605    
                         clock uncertainty            0.199    -0.407    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.063    -0.344    snek/genblk1[21].part/vs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[59].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[59].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.554    -0.627    snek/genblk1[59].part/vs/tile_clock
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  snek/genblk1[59].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.347    snek/genblk1[59].part/vs/sync_reg_n_0_[0][7]
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.868    snek/genblk1[59].part/vs/tile_clock
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.199    -0.429    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.060    -0.369    snek/genblk1[59].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[86].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[86].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[86].part/vs/tile_clock
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  snek/genblk1[86].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.349    snek/genblk1[86].part/vs/sync_reg_n_0_[0][7]
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[86].part/vs/tile_clock
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.199    -0.431    
    SLICE_X38Y79         FDRE (Hold_fdre_C_D)         0.060    -0.371    snek/genblk1[86].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[46].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.582ns  (logic 0.716ns (19.990%)  route 2.866ns (80.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 25.448 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 15.510 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    13.182    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.306 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    13.874    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.970 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.510    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    15.929 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    16.372    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    16.669 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.422    19.091    snek/genblk1[46].part/hs/h_count[4]
    SLICE_X63Y57         FDRE                                         r  snek/genblk1[46].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.508    25.448    snek/genblk1[46].part/hs/tile_clock
    SLICE_X63Y57         FDRE                                         r  snek/genblk1[46].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.846    
                         clock uncertainty           -0.319    25.528    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)       -0.093    25.435    snek/genblk1[46].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                         -19.091    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[60].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.566ns  (logic 0.716ns (20.076%)  route 2.850ns (79.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 25.442 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 15.510 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    13.182    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.306 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    13.874    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.970 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.510    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    15.929 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    16.372    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    16.669 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.407    19.076    snek/genblk1[60].part/hs/h_count[4]
    SLICE_X63Y66         FDRE                                         r  snek/genblk1[60].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.502    25.442    snek/genblk1[60].part/hs/tile_clock
    SLICE_X63Y66         FDRE                                         r  snek/genblk1[60].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.840    
                         clock uncertainty           -0.319    25.522    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.093    25.429    snek/genblk1[60].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.429    
                         arrival time                         -19.076    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[56].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.556ns  (logic 0.716ns (20.134%)  route 2.840ns (79.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 25.441 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 15.510 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    13.182    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.306 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    13.874    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.970 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.510    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    15.929 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    16.372    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    16.669 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.397    19.066    snek/genblk1[56].part/hs/h_count[4]
    SLICE_X65Y67         FDRE                                         r  snek/genblk1[56].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.501    25.441    snek/genblk1[56].part/hs/tile_clock
    SLICE_X65Y67         FDRE                                         r  snek/genblk1[56].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.839    
                         clock uncertainty           -0.319    25.521    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)       -0.093    25.428    snek/genblk1[56].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.428    
                         arrival time                         -19.066    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[77].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.533ns  (logic 0.716ns (20.269%)  route 2.817ns (79.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 25.437 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 15.510 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    13.182    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.306 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    13.874    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.970 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.510    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    15.929 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    16.372    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    16.669 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.373    19.042    snek/genblk1[77].part/hs/h_count[4]
    SLICE_X62Y78         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.497    25.437    snek/genblk1[77].part/hs/tile_clock
    SLICE_X62Y78         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.517    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)       -0.093    25.424    snek/genblk1[77].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.424    
                         arrival time                         -19.042    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.567ns  (logic 0.716ns (20.072%)  route 2.851ns (79.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 25.441 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 15.510 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    13.182    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.306 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    13.874    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.970 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.510    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    15.929 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    16.372    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    16.669 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.408    19.077    snek/genblk1[55].part/hs/h_count[4]
    SLICE_X64Y67         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.501    25.441    snek/genblk1[55].part/hs/tile_clock
    SLICE_X64Y67         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.839    
                         clock uncertainty           -0.319    25.521    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)       -0.043    25.478    snek/genblk1[55].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.478    
                         arrival time                         -19.077    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[38].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.541ns  (logic 0.716ns (20.221%)  route 2.825ns (79.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 25.449 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 15.510 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    13.182    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.306 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    13.874    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.970 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.510    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    15.929 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    16.372    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    16.669 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.381    19.051    snek/genblk1[38].part/hs/h_count[4]
    SLICE_X58Y50         FDRE                                         r  snek/genblk1[38].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.509    25.449    snek/genblk1[38].part/hs/tile_clock
    SLICE_X58Y50         FDRE                                         r  snek/genblk1[38].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.847    
                         clock uncertainty           -0.319    25.529    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)       -0.047    25.482    snek/genblk1[38].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.482    
                         arrival time                         -19.051    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[51].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.521ns  (logic 0.716ns (20.337%)  route 2.805ns (79.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 25.444 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 15.510 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    13.182    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.306 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    13.874    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.970 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.510    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    15.929 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    16.372    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    16.669 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.361    19.030    snek/genblk1[51].part/hs/h_count[4]
    SLICE_X62Y63         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    25.444    snek/genblk1[51].part/hs/tile_clock
    SLICE_X62Y63         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.842    
                         clock uncertainty           -0.319    25.524    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)       -0.058    25.466    snek/genblk1[51].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                         -19.030    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[69].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.434ns  (logic 0.716ns (20.853%)  route 2.718ns (79.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 25.432 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 15.510 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    13.182    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.306 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    13.874    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.970 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.510    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    15.929 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    16.372    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    16.669 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.274    18.943    snek/genblk1[69].part/hs/h_count[4]
    SLICE_X63Y74         FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.492    25.432    snek/genblk1[69].part/hs/tile_clock
    SLICE_X63Y74         FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.830    
                         clock uncertainty           -0.319    25.512    
    SLICE_X63Y74         FDRE (Setup_fdre_C_D)       -0.093    25.419    snek/genblk1[69].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.419    
                         arrival time                         -18.943    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[76].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.424ns  (logic 0.716ns (20.910%)  route 2.708ns (79.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 25.438 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 15.510 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    13.182    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.306 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    13.874    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.970 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.510    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    15.929 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    16.372    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    16.669 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.265    18.934    snek/genblk1[76].part/hs/h_count[4]
    SLICE_X65Y80         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.498    25.438    snek/genblk1[76].part/hs/tile_clock
    SLICE_X65Y80         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.836    
                         clock uncertainty           -0.319    25.518    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)       -0.081    25.437    snek/genblk1[76].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.437    
                         arrival time                         -18.934    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[66].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.413ns  (logic 0.716ns (20.979%)  route 2.697ns (79.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 25.434 - 26.936 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 15.510 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    13.182    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.306 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    13.874    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.970 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.510    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    15.929 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    16.372    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    16.669 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.253    18.923    snek/genblk1[66].part/hs/h_count[4]
    SLICE_X65Y73         FDRE                                         r  snek/genblk1[66].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.494    25.434    snek/genblk1[66].part/hs/tile_clock
    SLICE_X65Y73         FDRE                                         r  snek/genblk1[66].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.832    
                         clock uncertainty           -0.319    25.514    
    SLICE_X65Y73         FDRE (Setup_fdre_C_D)       -0.081    25.433    snek/genblk1[66].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.433    
                         arrival time                         -18.923    
  -------------------------------------------------------------------
                         slack                                  6.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.319ns (48.576%)  route 0.338ns (51.424%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.562     0.439    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.603 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.093     0.697    graphics/hd/sen_v_sync[1]_5
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.048     0.745 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.244     0.989    snek/v_sync
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.107     1.096 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.096    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.319     0.015    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.107    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[57].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.226ns (33.863%)  route 0.441ns (66.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.269     1.097    snek/genblk1[57].part/hs/h_count[4]
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.870    snek/genblk1[57].part/hs/tile_clock
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.004    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.076     0.080    snek/genblk1[57].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.189ns (30.190%)  route 0.437ns (69.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.430    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141     0.571 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.179     0.750    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.048     0.798 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.258     1.056    snek/genblk1[55].part/hs/h_count[6]
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[55].part/hs/tile_clock
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.004    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.008     0.012    snek/genblk1[55].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[28].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.226ns (33.203%)  route 0.455ns (66.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.282     1.110    snek/genblk1[28].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[28].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.048    snek/genblk1[28].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[29].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.226ns (33.057%)  route 0.458ns (66.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.285     1.113    snek/genblk1[29].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[29].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.048    snek/genblk1[29].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[26].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.189ns (29.197%)  route 0.458ns (70.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.430    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141     0.571 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.179     0.750    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.048     0.798 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.280     1.078    snek/genblk1[26].part/hs/h_count[6]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[26].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)        -0.015    -0.014    snek/genblk1[26].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[73].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.226ns (30.042%)  route 0.526ns (69.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.354     1.182    snek/genblk1[73].part/hs/h_count[4]
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[73].part/hs/tile_clock
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.319     0.002    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.075     0.077    snek/genblk1[73].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[46].part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.605%)  route 0.570ns (75.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.433    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.272     0.847    graphics/hd/sen_v_count[1]_12[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.045     0.892 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=101, routed)         0.298     1.189    snek/genblk1[46].part/vs/v_count[1]
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[46].part/vs/tile_clock
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.319     0.010    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.071     0.081    snek/genblk1[46].part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[54].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.777%)  route 0.533ns (70.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.360     1.188    snek/genblk1[54].part/hs/h_count[4]
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.871    snek/genblk1[54].part/hs/tile_clock
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.076     0.079    snek/genblk1[54].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.190ns (27.406%)  route 0.503ns (72.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.433    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.232     0.807    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.049     0.856 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.127    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[41].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.319     0.008    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.006     0.014    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  1.113    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       19.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.204ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[68].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.890%)  route 3.596ns (86.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 25.433 - 26.936 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456     2.494 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829     4.323    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.447 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.767     6.214    snek/genblk1[68].part/hs/h_count[3]
    SLICE_X58Y76         FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493    25.433    snek/genblk1[68].part/hs/tile_clock
    SLICE_X58Y76         FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.831    
                         clock uncertainty           -0.319    25.512    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)       -0.095    25.417    snek/genblk1[68].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.417    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                 19.204    

Slack (MET) :             19.211ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[70].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.915%)  route 3.588ns (86.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 25.433 - 26.936 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456     2.494 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829     4.323    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.447 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.759     6.206    snek/genblk1[70].part/hs/h_count[3]
    SLICE_X59Y76         FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493    25.433    snek/genblk1[70].part/hs/tile_clock
    SLICE_X59Y76         FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.831    
                         clock uncertainty           -0.319    25.512    
    SLICE_X59Y76         FDRE (Setup_fdre_C_D)       -0.095    25.417    snek/genblk1[70].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.417    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 19.211    

Slack (MET) :             19.223ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[51].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.916%)  route 3.588ns (86.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 25.445 - 26.936 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456     2.494 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829     4.323    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.447 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.759     6.206    snek/genblk1[51].part/hs/h_count[3]
    SLICE_X63Y62         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.505    25.445    snek/genblk1[51].part/hs/tile_clock
    SLICE_X63Y62         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.843    
                         clock uncertainty           -0.319    25.524    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)       -0.095    25.429    snek/genblk1[51].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.429    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 19.223    

Slack (MET) :             19.226ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.167%)  route 3.514ns (85.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 25.372 - 26.936 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456     2.494 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829     4.323    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.447 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.685     6.132    snek/genblk1[79].part/hs/h_count[3]
    SLICE_X55Y81         FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.432    25.372    snek/genblk1[79].part/hs/tile_clock
    SLICE_X55Y81         FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.770    
                         clock uncertainty           -0.319    25.451    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)       -0.093    25.358    snek/genblk1[79].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                 19.226    

Slack (MET) :             19.230ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[71].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.580ns (13.765%)  route 3.634ns (86.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 25.433 - 26.936 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456     2.494 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829     4.323    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.447 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.805     6.252    snek/genblk1[71].part/hs/h_count[3]
    SLICE_X60Y76         FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493    25.433    snek/genblk1[71].part/hs/tile_clock
    SLICE_X60Y76         FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.831    
                         clock uncertainty           -0.319    25.512    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)       -0.031    25.481    snek/genblk1[71].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.481    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 19.230    

Slack (MET) :             19.233ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[83].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.580ns (14.015%)  route 3.558ns (85.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 25.377 - 26.936 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456     2.494 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829     4.323    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.447 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.730     6.176    snek/genblk1[83].part/hs/h_count[3]
    SLICE_X52Y86         FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.437    25.377    snek/genblk1[83].part/hs/tile_clock
    SLICE_X52Y86         FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.775    
                         clock uncertainty           -0.319    25.456    
    SLICE_X52Y86         FDRE (Setup_fdre_C_D)       -0.047    25.409    snek/genblk1[83].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.409    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                 19.233    

Slack (MET) :             19.273ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[39].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.911%)  route 3.589ns (86.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 25.448 - 26.936 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456     2.494 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829     4.323    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.447 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.761     6.207    snek/genblk1[39].part/hs/h_count[3]
    SLICE_X60Y54         FDRE                                         r  snek/genblk1[39].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.508    25.448    snek/genblk1[39].part/hs/tile_clock
    SLICE_X60Y54         FDRE                                         r  snek/genblk1[39].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.846    
                         clock uncertainty           -0.319    25.527    
    SLICE_X60Y54         FDRE (Setup_fdre_C_D)       -0.047    25.480    snek/genblk1[39].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.480    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                 19.273    

Slack (MET) :             19.285ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[35].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.580ns (14.110%)  route 3.531ns (85.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 25.449 - 26.936 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456     2.494 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829     4.323    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.447 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.702     6.149    snek/genblk1[35].part/hs/h_count[3]
    SLICE_X59Y51         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.509    25.449    snek/genblk1[35].part/hs/tile_clock
    SLICE_X59Y51         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.847    
                         clock uncertainty           -0.319    25.528    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.095    25.433    snek/genblk1[35].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.433    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 19.285    

Slack (MET) :             19.285ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[58].part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.606ns (15.434%)  route 3.320ns (84.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 25.437 - 26.936 ) 
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     2.036    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.456     2.492 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           1.475     3.967    graphics/hd/sync_reg[0][7][1]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.150     4.117 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=101, routed)         1.845     5.962    snek/genblk1[58].part/hs/h_count[1]
    SLICE_X62Y71         FDRE                                         r  snek/genblk1[58].part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.497    25.437    snek/genblk1[58].part/hs/tile_clock
    SLICE_X62Y71         FDRE                                         r  snek/genblk1[58].part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)       -0.269    25.247    snek/genblk1[58].part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         25.247    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                 19.285    

Slack (MET) :             19.286ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.580ns (14.062%)  route 3.545ns (85.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456     2.494 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829     4.323    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.447 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.716     6.163    snek/genblk1[72].part/hs/h_count[3]
    SLICE_X58Y78         FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.496    25.436    snek/genblk1[72].part/hs/tile_clock
    SLICE_X58Y78         FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.067    25.448    snek/genblk1[72].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.448    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 19.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[57].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.899%)  route 0.532ns (74.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.269     1.154    snek/genblk1[57].part/hs/h_count[4]
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.870    snek/genblk1[57].part/hs/tile_clock
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.004    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.076     0.080    snek/genblk1[57].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[28].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.282     1.167    snek/genblk1[28].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[28].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.048    snek/genblk1[28].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[29].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.325%)  route 0.548ns (74.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.285     1.170    snek/genblk1[29].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[29].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.048    snek/genblk1[29].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.183ns (25.307%)  route 0.540ns (74.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.282     0.862    graphics/hd/sync_reg[0][7][6]
    SLICE_X33Y70         LUT3 (Prop_lut3_I2_O)        0.042     0.904 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.258     1.162    snek/genblk1[55].part/hs/h_count[6]
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[55].part/hs/tile_clock
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.004    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.008     0.012    snek/genblk1[55].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[73].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.161%)  route 0.617ns (76.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.354     1.239    snek/genblk1[73].part/hs/h_count[4]
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[73].part/hs/tile_clock
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.319     0.002    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.075     0.077    snek/genblk1[73].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[54].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.970%)  route 0.624ns (77.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.360     1.246    snek/genblk1[54].part/hs/h_count[4]
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.871    snek/genblk1[54].part/hs/tile_clock
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.076     0.079    snek/genblk1[54].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.292ns (35.136%)  route 0.539ns (64.864%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.563     0.448    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.295     0.883    graphics/hd/sen_v_sync[0]_4
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.044     0.927 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.244     1.172    snek/v_sync
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.107     1.279 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.279    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.319     0.016    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.108    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[42].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.588%)  route 0.637ns (77.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.374     1.259    snek/genblk1[42].part/hs/h_count[4]
    SLICE_X30Y72         FDRE                                         r  snek/genblk1[42].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[42].part/hs/tile_clock
    SLICE_X30Y72         FDRE                                         r  snek/genblk1[42].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.075     0.076    snek/genblk1[42].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.479%)  route 0.574ns (75.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.303     0.886    graphics/hd/sync_reg[0][7]_0[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.202    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[41].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.319     0.008    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.006     0.014    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[31].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.479%)  route 0.574ns (75.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.303     0.886    graphics/hd/sync_reg[0][7]_0[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.202    snek/genblk1[31].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[31].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.319     0.008    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.004     0.012    snek/genblk1[31].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  1.189    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            4  Failing Endpoints,  Worst Slack       -0.897ns,  Total Violation       -2.706ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.281%)  route 7.097ns (73.719%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 7.838 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.752    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.838    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.236    
                         clock uncertainty           -0.319     7.917    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.062     7.855    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.855    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 -0.897    

Slack (VIOLATED) :        -0.878ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.281%)  route 7.097ns (73.719%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 7.838 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.752    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.838    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398     8.236    
                         clock uncertainty           -0.319     7.917    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.043     7.874    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 -0.878    

Slack (VIOLATED) :        -0.878ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.279%)  route 7.097ns (73.721%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 7.839 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.753    graphics/hd/blue_out0[2]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     7.839    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398     8.237    
                         clock uncertainty           -0.319     7.918    
    SLICE_X33Y68         FDCE (Setup_fdce_C_D)       -0.043     7.875    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.875    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                 -0.878    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.406ns (27.373%)  route 6.384ns (72.627%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.434     7.915    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398     8.241    
                         clock uncertainty           -0.319     7.922    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.061     7.861    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 2.406ns (27.823%)  route 6.242ns (72.177%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.292     7.773    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398     8.241    
                         clock uncertainty           -0.319     7.922    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.047     7.875    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.875    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 2.406ns (27.876%)  route 6.225ns (72.124%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.275     7.757    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.241    
                         clock uncertainty           -0.319     7.922    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.058     7.864    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 2.406ns (27.975%)  route 6.194ns (72.025%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.244     7.726    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398     8.241    
                         clock uncertainty           -0.319     7.922    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.081     7.841    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 0.828ns (9.936%)  route 7.505ns (90.064%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 7.841 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.927     7.367    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.841    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.398     8.239    
                         clock uncertainty           -0.319     7.920    
    SLICE_X31Y67         FDCE (Setup_fdce_C_D)       -0.075     7.845    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 0.828ns (9.937%)  route 7.504ns (90.063%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 7.841 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.926     7.366    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.841    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.239    
                         clock uncertainty           -0.319     7.920    
    SLICE_X31Y67         FDCE (Setup_fdce_C_D)       -0.069     7.851    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 0.828ns (10.060%)  route 7.403ns (89.940%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 7.839 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.825     7.265    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     7.839    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.398     8.237    
                         clock uncertainty           -0.319     7.918    
    SLICE_X33Y68         FDCE (Setup_fdce_C_D)       -0.066     7.852    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  0.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.545ns (22.588%)  route 1.868ns (77.412%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.458     1.783    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.319     1.424    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.066     1.490    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.545ns (22.273%)  route 1.902ns (77.727%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.493     1.818    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.319     1.424    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.075     1.499    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.545ns (22.295%)  route 1.899ns (77.705%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.490     1.815    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.319     1.424    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.072     1.496    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.545ns (22.038%)  route 1.928ns (77.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.519     1.844    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.319     1.424    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.070     1.494    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.254ns (9.454%)  route 2.433ns (90.546%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     2.061    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.073     1.495    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.254ns (9.454%)  route 2.433ns (90.546%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     2.061    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.071     1.493    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.254ns (9.386%)  route 2.452ns (90.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     2.081    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.319     1.423    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.055     1.478    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.254ns (9.386%)  route 2.452ns (90.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     2.081    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.319     1.423    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.051     1.474    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.590ns (20.928%)  route 2.229ns (79.072%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.510     1.680    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.465     2.190    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.819     0.547    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.102    
                         clock uncertainty            0.319     1.421    
    SLICE_X33Y69         FDCE (Hold_fdce_C_D)         0.076     1.497    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.590ns (20.901%)  route 2.233ns (79.099%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.510     1.680    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.468     2.194    graphics/hd/blue_out0[2]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.076     1.498    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.696    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            4  Failing Endpoints,  Worst Slack       -0.885ns,  Total Violation       -2.660ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.281%)  route 7.097ns (73.719%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 7.838 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.752    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.838    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.236    
                         clock uncertainty           -0.307     7.929    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.062     7.867    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.866ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.281%)  route 7.097ns (73.719%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 7.838 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.752    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.838    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398     8.236    
                         clock uncertainty           -0.307     7.929    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.043     7.886    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 -0.866    

Slack (VIOLATED) :        -0.866ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.279%)  route 7.097ns (73.721%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 7.839 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.753    graphics/hd/blue_out0[2]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     7.839    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398     8.237    
                         clock uncertainty           -0.307     7.930    
    SLICE_X33Y68         FDCE (Setup_fdce_C_D)       -0.043     7.887    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                 -0.866    

Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.406ns (27.373%)  route 6.384ns (72.627%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.434     7.915    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398     8.241    
                         clock uncertainty           -0.307     7.934    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.061     7.873    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 2.406ns (27.823%)  route 6.242ns (72.177%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.292     7.773    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398     8.241    
                         clock uncertainty           -0.307     7.934    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.047     7.887    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 2.406ns (27.876%)  route 6.225ns (72.124%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.275     7.757    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.241    
                         clock uncertainty           -0.307     7.934    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.058     7.876    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 2.406ns (27.975%)  route 6.194ns (72.025%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.244     7.726    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398     8.241    
                         clock uncertainty           -0.307     7.934    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.081     7.853    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 0.828ns (9.936%)  route 7.505ns (90.064%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 7.841 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.927     7.367    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.841    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.398     8.239    
                         clock uncertainty           -0.307     7.932    
    SLICE_X31Y67         FDCE (Setup_fdce_C_D)       -0.075     7.857    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 0.828ns (9.937%)  route 7.504ns (90.063%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 7.841 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.926     7.366    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.841    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.239    
                         clock uncertainty           -0.307     7.932    
    SLICE_X31Y67         FDCE (Setup_fdce_C_D)       -0.069     7.863    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.863    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 0.828ns (10.060%)  route 7.403ns (89.940%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 7.839 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.825     7.265    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     7.839    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.398     8.237    
                         clock uncertainty           -0.307     7.930    
    SLICE_X33Y68         FDCE (Setup_fdce_C_D)       -0.066     7.864    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  0.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.545ns (22.588%)  route 1.868ns (77.412%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.458     1.783    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.307     1.412    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.066     1.478    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.545ns (22.273%)  route 1.902ns (77.727%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.493     1.818    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.307     1.412    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.075     1.487    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.545ns (22.295%)  route 1.899ns (77.705%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.490     1.815    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.307     1.412    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.072     1.484    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.545ns (22.038%)  route 1.928ns (77.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.519     1.844    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.307     1.412    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.070     1.482    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.254ns (9.454%)  route 2.433ns (90.546%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     2.061    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.307     1.410    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.073     1.483    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.254ns (9.454%)  route 2.433ns (90.546%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     2.061    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.307     1.410    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.071     1.481    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.254ns (9.386%)  route 2.452ns (90.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     2.081    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.307     1.411    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.055     1.466    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.254ns (9.386%)  route 2.452ns (90.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     2.081    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.307     1.411    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.051     1.462    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.590ns (20.928%)  route 2.229ns (79.072%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.510     1.680    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.465     2.190    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.819     0.547    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.102    
                         clock uncertainty            0.307     1.409    
    SLICE_X33Y69         FDCE (Hold_fdce_C_D)         0.076     1.485    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.590ns (20.901%)  route 2.233ns (79.099%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.510     1.680    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.468     2.194    graphics/hd/blue_out0[2]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.307     1.410    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.076     1.486    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.707    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 7.844 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741     6.706    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430     7.844    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.900     8.744    
                         clock uncertainty           -0.153     8.590    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.385    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 7.844 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741     6.706    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430     7.844    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.900     8.744    
                         clock uncertainty           -0.153     8.590    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.385    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 7.844 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741     6.706    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430     7.844    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.900     8.744    
                         clock uncertainty           -0.153     8.590    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.385    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 7.842 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428     7.842    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.915     8.757    
                         clock uncertainty           -0.153     8.603    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.398    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 7.842 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428     7.842    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.915     8.757    
                         clock uncertainty           -0.153     8.603    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.398    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 7.842 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428     7.842    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.915     8.757    
                         clock uncertainty           -0.153     8.603    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.398    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 7.842 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     6.677    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428     7.842    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.915     8.757    
                         clock uncertainty           -0.153     8.603    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205     8.398    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.471%)  route 3.698ns (79.529%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.728     6.692    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.915     8.758    
                         clock uncertainty           -0.153     8.604    
    SLICE_X30Y65         FDCE (Setup_fdce_C_CE)      -0.169     8.435    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.471%)  route 3.698ns (79.529%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 7.843 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.728     6.692    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     7.843    graphics/hd/pixel_clock01_out
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.915     8.758    
                         clock uncertainty           -0.153     8.604    
    SLICE_X30Y65         FDCE (Setup_fdce_C_CE)      -0.169     8.435    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.952ns (21.121%)  route 3.555ns (78.879%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 7.841 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     2.042    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013     3.510    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124     3.634 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722     4.356    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606     5.086    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.210 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631     5.841    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.585     6.549    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y67         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975     5.714    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.814 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509     6.323    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.414 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.841    graphics/hd/pixel_clock01_out
    SLICE_X30Y67         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.915     8.756    
                         clock uncertainty           -0.153     8.602    
    SLICE_X30Y67         FDCE (Setup_fdce_C_CE)      -0.169     8.433    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  1.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.141     0.570 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.145     0.716    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.761 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.761    graphics/hd/h_sync_state0
    SLICE_X33Y68         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.102     0.445    
                         clock uncertainty            0.153     0.599    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.092     0.691    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.737%)  route 0.148ns (51.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.333    food/rng/Q[10]
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.862    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.153    -0.469    
    SLICE_X31Y60         FDPE (Hold_fdpe_C_D)         0.051    -0.418    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.135%)  route 0.178ns (55.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.178    -0.303    food/rng/Q[5]
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.153    -0.455    
    SLICE_X28Y62         FDPE (Hold_fdpe_C_D)         0.066    -0.389    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.492%)  route 0.176ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.176    -0.305    food/rng/Q[7]
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.153    -0.469    
    SLICE_X28Y60         FDPE (Hold_fdpe_C_D)         0.060    -0.409    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.562     0.439    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.603 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.174     0.778    graphics/hd/sen_v_sync[1]_5
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.823 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     0.823    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.831     0.558    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.119     0.439    
                         clock uncertainty            0.153     0.593    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     0.713    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 graphics/hd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.557     0.434    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/hd/h_video_reg/Q
                         net (fo=4, routed)           0.173     0.749    graphics/hd/h_video_reg_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.794 r  graphics/hd/h_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.794    graphics/hd/h_video_i_1__0_n_0
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.551    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/C
                         clock pessimism             -0.116     0.434    
                         clock uncertainty            0.153     0.588    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.092     0.680    graphics/hd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.557     0.434    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.185     0.760    graphics/hd/v_video_reg_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.805 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.805    graphics/hd/v_video_i_1__0_n_0
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.551    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.116     0.434    
                         clock uncertainty            0.153     0.588    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.091     0.679    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.454%)  route 0.226ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.226    -0.256    food/rng/Q[2]
    SLICE_X28Y59         FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X28Y59         FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.255    -0.605    
                         clock uncertainty            0.153    -0.452    
    SLICE_X28Y59         FDPE (Hold_fdpe_C_D)         0.061    -0.391    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 food/rng/value_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.294%)  route 0.218ns (60.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.558    -0.623    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDPE (Prop_fdpe_C_Q)         0.141    -0.482 r  food/rng/value_reg[4]/Q
                         net (fo=2, routed)           0.218    -0.264    food/rng/Q[4]
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[3]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.153    -0.470    
    SLICE_X28Y62         FDPE (Hold_fdpe_C_D)         0.070    -0.400    food/rng/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 food/rng/value_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.877%)  route 0.159ns (41.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDPE (Prop_fdpe_C_Q)         0.128    -0.493 r  food/rng/value_reg[17]/Q
                         net (fo=1, routed)           0.159    -0.335    food/rng/value_reg_n_0_[17]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099    -0.236 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    food/rng/value[16]_i_1_n_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.153    -0.468    
    SLICE_X28Y57         FDPE (Hold_fdpe_C_D)         0.092    -0.376    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.771ns  (logic 0.890ns (7.561%)  route 10.881ns (92.439%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 25.969 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    25.969    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518    26.487 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811    28.298    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124    28.422 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794    30.216    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.340 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997    33.337    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    33.461 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.279    37.740    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    41.903    
                         clock uncertainty           -0.333    41.570    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.058    41.512    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.512    
                         arrival time                         -37.740    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.730ns  (logic 0.890ns (7.587%)  route 10.840ns (92.413%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 25.969 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    25.969    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518    26.487 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811    28.298    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124    28.422 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794    30.216    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.340 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997    33.337    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    33.461 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.238    37.700    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.398    41.903    
                         clock uncertainty           -0.333    41.570    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.067    41.503    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.503    
                         arrival time                         -37.700    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.726ns  (logic 0.890ns (7.590%)  route 10.836ns (92.410%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 25.969 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    25.969    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518    26.487 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811    28.298    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124    28.422 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794    30.216    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    30.340 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997    33.337    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    33.461 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.234    37.695    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.398    41.903    
                         clock uncertainty           -0.333    41.570    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.061    41.509    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                         -37.695    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.230ns  (logic 2.525ns (22.484%)  route 8.705ns (77.516%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 26.061 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    26.061    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    26.517 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    27.242    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.366 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    27.857    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.981 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    29.607    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.731 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    30.563    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    30.687 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    30.687    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.085 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.085    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.199 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.199    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.313 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.313    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.427 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.427    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.541    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.655    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.812 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977    32.790    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329    33.119 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154    34.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119    34.392 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.900    37.292    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398    41.906    
                         clock uncertainty           -0.333    41.573    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.311    41.262    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                         -37.292    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.157ns  (logic 2.525ns (22.631%)  route 8.632ns (77.369%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 26.061 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    26.061    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    26.517 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    27.242    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.366 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    27.857    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.981 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    29.607    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.731 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    30.563    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    30.687 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    30.687    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.085 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.085    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.199 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.199    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.313 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.313    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.427 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.427    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.541    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.655    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.812 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977    32.790    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329    33.119 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154    34.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119    34.392 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.827    37.219    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398    41.906    
                         clock uncertainty           -0.333    41.573    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.311    41.262    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                         -37.219    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.053ns  (logic 2.525ns (22.844%)  route 8.528ns (77.156%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 26.061 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    26.061    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    26.517 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    27.242    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.366 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    27.857    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.981 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    29.607    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.731 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    30.563    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    30.687 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    30.687    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.085 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.085    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.199 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.199    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.313 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.313    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.427 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.427    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.541    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.655    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.812 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977    32.790    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329    33.119 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154    34.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119    34.392 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.723    37.115    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    41.906    
                         clock uncertainty           -0.333    41.573    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.317    41.256    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.256    
                         arrival time                         -37.115    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.305ns  (logic 2.406ns (21.282%)  route 8.899ns (78.718%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 26.061 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    26.061    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    26.517 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    27.242    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.366 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    27.857    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.981 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    29.607    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.731 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    30.563    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    30.687 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    30.687    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.085 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.085    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.199 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.199    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.313 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.313    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.427 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.427    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.541    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.655    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.812 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    33.714    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    34.043 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.324    37.367    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    41.903    
                         clock uncertainty           -0.333    41.570    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.061    41.509    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                         -37.367    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.927ns  (logic 2.406ns (22.019%)  route 8.521ns (77.981%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 26.061 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    26.061    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    26.517 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    27.242    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.366 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    27.857    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.981 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    29.607    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.731 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    30.563    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    30.687 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    30.687    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.085 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.085    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.199 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.199    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.313 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.313    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.427 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.427    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.541    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.655    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.812 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    33.714    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    34.043 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.946    36.988    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398    41.903    
                         clock uncertainty           -0.333    41.570    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.047    41.523    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.523    
                         arrival time                         -36.988    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.771ns  (logic 2.406ns (22.338%)  route 8.365ns (77.662%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 26.061 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    26.061    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    26.517 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    27.242    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.366 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    27.857    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.981 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    29.607    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.731 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    30.563    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    30.687 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    30.687    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.085 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.085    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.199 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.199    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.313 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.313    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.427 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.427    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.541    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.655    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.812 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    33.714    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    34.043 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.789    36.832    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398    41.903    
                         clock uncertainty           -0.333    41.570    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.062    41.508    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.508    
                         arrival time                         -36.832    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.541ns  (logic 2.406ns (22.824%)  route 8.135ns (77.176%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 26.061 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    26.061    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    26.517 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    27.242    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.366 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    27.857    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.981 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    29.607    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.731 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    30.563    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    30.687 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    30.687    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.085 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.085    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.199 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.199    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.313 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.313    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.427 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.427    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.541    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.655    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.812 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    33.714    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    34.043 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.560    36.603    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398    41.906    
                         clock uncertainty           -0.333    41.573    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.101    41.472    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.472    
                         arrival time                         -36.603    
  -------------------------------------------------------------------
                         slack                                  4.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.231ns (9.732%)  route 2.143ns (90.268%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           0.000     1.748    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.092     1.537    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.545ns (17.497%)  route 2.570ns (82.503%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.952     2.486    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.333     1.447    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)         0.060     1.507    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.545ns (16.977%)  route 2.665ns (83.023%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.047     2.581    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.071     1.516    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.545ns (16.701%)  route 2.718ns (83.299%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.101     2.634    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.075     1.520    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.545ns (16.106%)  route 2.839ns (83.894%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.221     2.755    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.070     1.515    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.594ns (17.344%)  route 2.831ns (82.656%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.127     2.795    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.333     1.447    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.009     1.438    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.594ns (17.164%)  route 2.867ns (82.836%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.163     2.831    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.333     1.447    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.008     1.439    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.420ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.594ns (17.006%)  route 2.899ns (82.994%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.195     2.864    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.333     1.447    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.004     1.443    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             2.013ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.231ns (5.559%)  route 3.925ns (94.441%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.782     3.530    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.072     1.517    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.034ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.231ns (5.533%)  route 3.944ns (94.467%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.802     3.550    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.070     1.515    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  2.034    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.771ns  (logic 0.890ns (7.561%)  route 10.881ns (92.439%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 122.313 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 106.777 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545   106.777    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518   107.295 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811   109.106    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124   109.230 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794   111.024    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124   111.148 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997   114.145    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124   114.269 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.279   118.548    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979   120.196    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.296 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500   120.796    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.887 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   122.313    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398   122.712    
                         clock uncertainty           -0.333   122.378    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.058   122.320    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.320    
                         arrival time                        -118.548    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.730ns  (logic 0.890ns (7.587%)  route 10.840ns (92.413%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 122.313 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 106.777 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545   106.777    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518   107.295 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811   109.106    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124   109.230 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794   111.024    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124   111.148 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997   114.145    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124   114.269 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.238   118.508    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979   120.196    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.296 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500   120.796    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.887 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   122.313    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.398   122.712    
                         clock uncertainty           -0.333   122.378    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.067   122.311    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                        122.311    
                         arrival time                        -118.508    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.726ns  (logic 0.890ns (7.590%)  route 10.836ns (92.410%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 122.313 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 106.777 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545   106.777    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518   107.295 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811   109.106    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124   109.230 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794   111.024    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124   111.148 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997   114.145    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124   114.269 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.234   118.503    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979   120.196    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.296 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500   120.796    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.887 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   122.313    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.398   122.712    
                         clock uncertainty           -0.333   122.378    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.061   122.317    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                        122.317    
                         arrival time                        -118.503    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.230ns  (logic 2.525ns (22.484%)  route 8.705ns (77.516%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 122.316 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 106.870 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637   106.870    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456   107.326 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724   108.050    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124   108.174 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492   108.665    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124   108.789 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625   110.415    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124   110.539 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833   111.371    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124   111.495 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000   111.495    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   111.893 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   111.893    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.007 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.007    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.121 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.121    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.235 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.235    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.349 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.349    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.463 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.463    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.620 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977   113.598    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329   113.927 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154   115.081    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119   115.200 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.900   118.100    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979   120.196    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.296 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500   120.796    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.887 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430   122.316    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398   122.715    
                         clock uncertainty           -0.333   122.381    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.311   122.070    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                        122.070    
                         arrival time                        -118.100    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.157ns  (logic 2.525ns (22.631%)  route 8.632ns (77.369%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 122.316 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 106.870 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637   106.870    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456   107.326 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724   108.050    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124   108.174 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492   108.665    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124   108.789 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625   110.415    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124   110.539 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833   111.371    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124   111.495 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000   111.495    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   111.893 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   111.893    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.007 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.007    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.121 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.121    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.235 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.235    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.349 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.349    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.463 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.463    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.620 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977   113.598    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329   113.927 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154   115.081    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119   115.200 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.827   118.027    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979   120.196    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.296 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500   120.796    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.887 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430   122.316    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398   122.715    
                         clock uncertainty           -0.333   122.381    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.311   122.070    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                        122.070    
                         arrival time                        -118.027    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.053ns  (logic 2.525ns (22.844%)  route 8.528ns (77.156%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 122.316 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 106.870 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637   106.870    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456   107.326 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724   108.050    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124   108.174 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492   108.665    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124   108.789 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625   110.415    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124   110.539 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833   111.371    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124   111.495 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000   111.495    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   111.893 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   111.893    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.007 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.007    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.121 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.121    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.235 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.235    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.349 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.349    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.463 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.463    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.620 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977   113.598    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329   113.927 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154   115.081    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119   115.200 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.723   117.923    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979   120.196    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.296 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500   120.796    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.887 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430   122.316    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398   122.715    
                         clock uncertainty           -0.333   122.381    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.317   122.064    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                        122.064    
                         arrival time                        -117.923    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.305ns  (logic 2.406ns (21.282%)  route 8.899ns (78.718%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 122.313 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 106.870 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637   106.870    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456   107.326 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724   108.050    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124   108.174 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492   108.665    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124   108.789 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625   110.415    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124   110.539 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833   111.371    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124   111.495 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000   111.495    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   111.893 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   111.893    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.007 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.007    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.121 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.121    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.235 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.235    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.349 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.349    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.463 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.463    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.620 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902   114.522    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329   114.851 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.324   118.175    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979   120.196    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.296 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500   120.796    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.887 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   122.313    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398   122.712    
                         clock uncertainty           -0.333   122.378    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.061   122.317    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.317    
                         arrival time                        -118.175    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.927ns  (logic 2.406ns (22.019%)  route 8.521ns (77.981%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 122.313 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 106.870 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637   106.870    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456   107.326 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724   108.050    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124   108.174 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492   108.665    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124   108.789 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625   110.415    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124   110.539 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833   111.371    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124   111.495 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000   111.495    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   111.893 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   111.893    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.007 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.007    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.121 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.121    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.235 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.235    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.349 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.349    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.463 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.463    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.620 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902   114.522    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329   114.851 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.946   117.796    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979   120.196    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.296 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500   120.796    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.887 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   122.313    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398   122.712    
                         clock uncertainty           -0.333   122.378    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.047   122.331    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                        122.331    
                         arrival time                        -117.796    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.771ns  (logic 2.406ns (22.338%)  route 8.365ns (77.662%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 122.313 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 106.870 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637   106.870    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456   107.326 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724   108.050    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124   108.174 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492   108.665    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124   108.789 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625   110.415    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124   110.539 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833   111.371    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124   111.495 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000   111.495    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   111.893 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   111.893    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.007 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.007    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.121 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.121    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.235 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.235    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.349 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.349    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.463 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.463    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.620 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902   114.522    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329   114.851 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.789   117.640    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979   120.196    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.296 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500   120.796    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.887 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   122.313    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398   122.712    
                         clock uncertainty           -0.333   122.378    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.062   122.316    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                        122.316    
                         arrival time                        -117.640    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.541ns  (logic 2.406ns (22.824%)  route 8.135ns (77.176%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 122.316 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 106.870 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637   106.870    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456   107.326 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724   108.050    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124   108.174 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492   108.665    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124   108.789 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625   110.415    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124   110.539 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833   111.371    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124   111.495 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000   111.495    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   111.893 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   111.893    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.007 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.007    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.121 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.121    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.235 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.235    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.349 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.349    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.463 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.463    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.620 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902   114.522    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329   114.851 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.560   117.411    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979   120.196    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.296 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500   120.796    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.887 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430   122.316    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398   122.715    
                         clock uncertainty           -0.333   122.381    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.101   122.280    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                        122.280    
                         arrival time                        -117.411    
  -------------------------------------------------------------------
                         slack                                  4.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.231ns (9.732%)  route 2.143ns (90.268%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           0.000     1.748    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.092     1.537    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.545ns (17.497%)  route 2.570ns (82.503%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.952     2.486    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.333     1.447    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)         0.060     1.507    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.545ns (16.977%)  route 2.665ns (83.023%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.047     2.581    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.071     1.516    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.545ns (16.701%)  route 2.718ns (83.299%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.101     2.634    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.075     1.520    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.545ns (16.106%)  route 2.839ns (83.894%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.221     2.755    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.070     1.515    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.594ns (17.344%)  route 2.831ns (82.656%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.127     2.795    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.333     1.447    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.009     1.438    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.594ns (17.164%)  route 2.867ns (82.836%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.163     2.831    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.333     1.447    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.008     1.439    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.420ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.594ns (17.006%)  route 2.899ns (82.994%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.195     2.864    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.333     1.447    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.004     1.443    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             2.013ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.231ns (5.559%)  route 3.925ns (94.441%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.782     3.530    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.072     1.517    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.034ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.231ns (5.533%)  route 3.944ns (94.467%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.802     3.550    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.333     1.445    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.070     1.515    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  2.034    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.899    42.407    
                         clock uncertainty           -0.213    42.194    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.989    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.989    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    42.407    
                         clock uncertainty           -0.213    42.194    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.989    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.989    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    42.407    
                         clock uncertainty           -0.213    42.194    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.989    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.989    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 41.508 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153     7.919    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    41.508    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    42.407    
                         clock uncertainty           -0.213    42.194    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.989    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         41.989    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 41.507 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150     7.916    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    41.507    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    42.406    
                         clock uncertainty           -0.213    42.193    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.988    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         41.988    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 41.507 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150     7.916    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    41.507    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.899    42.406    
                         clock uncertainty           -0.213    42.193    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.988    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         41.988    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 41.507 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     2.491 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848     3.339    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.463 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801     4.263    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     4.387 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786     5.174    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.298 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345     6.643    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150     7.916    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    41.507    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    42.406    
                         clock uncertainty           -0.213    42.193    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.988    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         41.988    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.085ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 0.580ns (9.621%)  route 5.448ns (90.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.491 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169     3.660    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.784 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.279     8.063    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.914    42.419    
                         clock uncertainty           -0.213    42.206    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.058    42.148    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.148    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                 34.085    

Slack (MET) :             34.116ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.580ns (9.687%)  route 5.408ns (90.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.491 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169     3.660    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.784 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.238     8.023    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.914    42.419    
                         clock uncertainty           -0.213    42.206    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.067    42.139    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         42.139    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                 34.116    

Slack (MET) :             34.127ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 0.580ns (9.694%)  route 5.403ns (90.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 41.505 - 40.404 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540     2.035    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.491 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169     3.660    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.784 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.234     8.018    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    39.388    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.488 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    39.987    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.078 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.505    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.914    42.419    
                         clock uncertainty           -0.213    42.206    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.061    42.145    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.145    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 34.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.437    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.578 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.184     0.762    graphics/sd/h_sync_state
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.555    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.118     0.437    
                         clock uncertainty            0.213     0.650    
    SLICE_X28Y70         FDCE (Hold_fdce_C_D)         0.075     0.725    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.941%)  route 0.172ns (48.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.172     0.752    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X29Y68         LUT6 (Prop_lut6_I1_O)        0.045     0.797 r  graphics/sd/h_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.797    graphics/sd/h_count[4]
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.105     0.452    
                         clock uncertainty            0.213     0.665    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.092     0.757    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.195     0.774    graphics/sd/Q[3]
    SLICE_X29Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.819 r  graphics/sd/h_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.819    graphics/sd/h_count[10]
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.105     0.452    
                         clock uncertainty            0.213     0.665    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.091     0.756    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=4, routed)           0.185     0.762    graphics/sd/sen_h_count[0]_6[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.807 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.807    graphics/sd/h_count[0]
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.819     0.554    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.118     0.436    
                         clock uncertainty            0.213     0.649    
    SLICE_X28Y71         FDCE (Hold_fdce_C_D)         0.092     0.741    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.563     0.448    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.773    graphics/sd/sen_v_sync[0]_4
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.818 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.818    graphics/sd/v_sync_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.832     0.567    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.120     0.448    
                         clock uncertainty            0.213     0.661    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.091     0.752    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.007%)  route 0.227ns (54.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 f  graphics/sd/h_count_reg[9]/Q
                         net (fo=6, routed)           0.227     0.804    graphics/sd/Q[5]
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.849 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/h_video_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.818     0.554    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.084     0.470    
                         clock uncertainty            0.213     0.683    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.091     0.774    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.513%)  route 0.197ns (51.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.197     0.777    graphics/sd/Q[3]
    SLICE_X28Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.822 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.822    graphics/sd/h_count[7]
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.118     0.439    
                         clock uncertainty            0.213     0.652    
    SLICE_X28Y68         FDCE (Hold_fdce_C_D)         0.092     0.744    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.268%)  route 0.199ns (51.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.199     0.779    graphics/sd/Q[7]
    SLICE_X28Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.824 r  graphics/sd/h_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.824    graphics/sd/h_count[3]
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/C
                         clock pessimism             -0.118     0.439    
                         clock uncertainty            0.213     0.652    
    SLICE_X28Y68         FDCE (Hold_fdce_C_D)         0.092     0.744    graphics/sd/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.147%)  route 0.200ns (51.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.437    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           0.200     0.778    graphics/sd/Q[1]
    SLICE_X28Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.823 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.823    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.555    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.118     0.437    
                         clock uncertainty            0.213     0.650    
    SLICE_X28Y70         FDPE (Hold_fdpe_C_D)         0.092     0.742    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 f  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.252     0.835    graphics/sd/v_count_reg[11]_0[4]
    SLICE_X30Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.880 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.880    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X30Y64         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.560    graphics/sd/pixel_clock0
    SLICE_X30Y64         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.103     0.457    
                         clock uncertainty            0.213     0.670    
    SLICE_X30Y64         FDPE (Hold_fdpe_C_D)         0.120     0.790    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       12.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.729ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        14.016ns  (logic 1.654ns (11.801%)  route 12.362ns (88.199%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 25.975 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.551    25.975    snek/tile_clock
    SLICE_X46Y62         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518    26.493 r  snek/part_number_reg[1]_rep__1/Q
                         net (fo=101, routed)         7.567    34.061    snek/part_number_reg[1]_rep__1_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.185 r  snek/found_hit_i_268/O
                         net (fo=1, routed)           0.000    34.185    snek/found_hit_i_268_n_0
    SLICE_X51Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    34.402 r  snek/found_hit_reg_i_107/O
                         net (fo=1, routed)           0.719    35.120    snek/found_hit_reg_i_107_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.299    35.419 r  snek/found_hit_i_36/O
                         net (fo=1, routed)           1.269    36.688    snek/found_hit_i_36_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    36.812 r  snek/found_hit_i_10/O
                         net (fo=1, routed)           0.874    37.686    snek/found_hit_i_10_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    37.810 f  snek/found_hit_i_3/O
                         net (fo=1, routed)           1.195    39.005    snek/found_hit_i_3_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    39.129 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.738    39.867    snek/found_hit_i_2_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I3_O)        0.124    39.991 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    39.991    snek/found_hit_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    52.310    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.576    52.886    
                         clock uncertainty           -0.199    52.687    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.032    52.719    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.719    
                         arrival time                         -39.991    
  -------------------------------------------------------------------
                         slack                                 12.729    

Slack (MET) :             21.486ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        5.177ns  (logic 1.024ns (19.782%)  route 4.153ns (80.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 52.321 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 25.974 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    25.974    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    26.430 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365    27.795    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116    27.911 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910    28.821    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328    29.149 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.878    31.027    snek/found_hit1
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.151 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    31.151    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.444    52.321    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.484    52.805    
                         clock uncertainty           -0.199    52.606    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.031    52.637    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.637    
                         arrival time                         -31.151    
  -------------------------------------------------------------------
                         slack                                 21.486    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.567ns  (logic 0.842ns (18.436%)  route 3.725ns (81.564%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 25.976 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    25.976    snek/tile_clock
    SLICE_X45Y61         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.419    26.395 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         3.549    29.944    snek/part_number_reg_n_0_[1]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.299    30.243 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.176    30.419    snek/part_number[7]_i_3_n_0
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.124    30.543 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000    30.543    snek/in6[7]
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    52.309    snek/tile_clock
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.576    52.885    
                         clock uncertainty           -0.199    52.686    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.077    52.763    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         52.763    
                         arrival time                         -30.543    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.227ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.564ns  (logic 0.842ns (18.448%)  route 3.722ns (81.552%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 25.976 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    25.976    snek/tile_clock
    SLICE_X45Y61         FDRE                                         r  snek/part_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.419    26.395 r  snek/part_number_reg[1]/Q
                         net (fo=110, routed)         3.549    29.944    snek/part_number_reg_n_0_[1]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.299    30.243 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.173    30.416    snek/part_number[7]_i_3_n_0
    SLICE_X46Y63         LUT2 (Prop_lut2_I0_O)        0.124    30.540 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000    30.540    snek/in6[6]
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.433    52.309    snek/tile_clock
    SLICE_X46Y63         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.576    52.885    
                         clock uncertainty           -0.199    52.686    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.081    52.767    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.767    
                         arrival time                         -30.540    
  -------------------------------------------------------------------
                         slack                                 22.227    

Slack (MET) :             22.329ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.401ns  (logic 1.024ns (23.265%)  route 3.377ns (76.735%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 25.974 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    25.974    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    26.430 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365    27.795    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116    27.911 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910    28.821    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328    29.149 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           1.103    30.252    snek/found_hit1
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.376 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000    30.376    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    52.310    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.562    52.872    
                         clock uncertainty           -0.199    52.673    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    52.704    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         52.704    
                         arrival time                         -30.376    
  -------------------------------------------------------------------
                         slack                                 22.329    

Slack (MET) :             22.635ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.095ns  (logic 1.024ns (25.003%)  route 3.071ns (74.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 25.974 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    25.974    snek/tile_clock
    SLICE_X43Y62         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    26.430 f  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.365    27.795    snek/part_number_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.116    27.911 f  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.910    28.821    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.328    29.149 f  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.797    29.946    snek/found_hit1
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.070 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    30.070    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.434    52.310    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.562    52.872    
                         clock uncertainty           -0.199    52.673    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    52.704    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.704    
                         arrival time                         -30.070    
  -------------------------------------------------------------------
                         slack                                 22.635    

Slack (MET) :             23.327ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 25.974 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    25.974    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    26.430 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857    27.288    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124    27.412 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426    28.837    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    52.311    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.576    52.887    
                         clock uncertainty           -0.199    52.688    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    52.164    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         52.164    
                         arrival time                         -28.837    
  -------------------------------------------------------------------
                         slack                                 23.327    

Slack (MET) :             23.327ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 25.974 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    25.974    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    26.430 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857    27.288    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124    27.412 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426    28.837    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    52.311    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[4]/C
                         clock pessimism              0.576    52.887    
                         clock uncertainty           -0.199    52.688    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    52.164    snek/part_number_reg[4]
  -------------------------------------------------------------------
                         required time                         52.164    
                         arrival time                         -28.837    
  -------------------------------------------------------------------
                         slack                                 23.327    

Slack (MET) :             23.327ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.863ns  (logic 0.580ns (20.258%)  route 2.283ns (79.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 25.974 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.550    25.974    snek/tile_clock
    SLICE_X45Y63         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456    26.430 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.857    27.288    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124    27.412 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.426    28.837    snek/part_number[7]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    52.311    snek/tile_clock
    SLICE_X46Y61         FDRE                                         r  snek/part_number_reg[5]/C
                         clock pessimism              0.576    52.887    
                         clock uncertainty           -0.199    52.688    
    SLICE_X46Y61         FDRE (Setup_fdre_C_R)       -0.524    52.164    snek/part_number_reg[5]
  -------------------------------------------------------------------
                         required time                         52.164    
                         arrival time                         -28.837    
  -------------------------------------------------------------------
                         slack                                 23.327    

Slack (MET) :             23.858ns  (required time - arrival time)
  Source:                 snek/genblk1[27].part/hs/sync_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[27].part/hs/sync_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.613ns  (logic 0.478ns (18.295%)  route 2.135ns (81.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 52.395 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 25.971 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.547    25.971    snek/genblk1[27].part/hs/tile_clock
    SLICE_X34Y63         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.478    26.449 r  snek/genblk1[27].part/hs/sync_reg[0][2]/Q
                         net (fo=1, routed)           2.135    28.584    snek/genblk1[27].part/hs/sync_reg[0]_54[2]
    SLICE_X61Y44         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.518    52.395    snek/genblk1[27].part/hs/tile_clock
    SLICE_X61Y44         FDRE                                         r  snek/genblk1[27].part/hs/sync_reg[1][2]/C
                         clock pessimism              0.484    52.879    
                         clock uncertainty           -0.199    52.680    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)       -0.238    52.442    snek/genblk1[27].part/hs/sync_reg[1][2]
  -------------------------------------------------------------------
                         required time                         52.442    
                         arrival time                         -28.584    
  -------------------------------------------------------------------
                         slack                                 23.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 snek/genblk1[80].part/hs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[80].part/hs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[80].part/hs/tile_clock
    SLICE_X53Y79         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  snek/genblk1[80].part/hs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.145    -0.340    snek/genblk1[80].part/hs/sync_reg[0]_160[5]
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[80].part/hs/tile_clock
    SLICE_X52Y78         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[1][5]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.199    -0.415    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.063    -0.352    snek/genblk1[80].part/hs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 snek/genblk1[60].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[60].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.273%)  route 0.177ns (55.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[60].part/vs/tile_clock
    SLICE_X41Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  snek/genblk1[60].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.177    -0.308    snek/genblk1[60].part/vs/sync_reg_n_0_[0][0]
    SLICE_X39Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.868    snek/genblk1[60].part/vs/tile_clock
    SLICE_X39Y67         FDRE                                         r  snek/genblk1[60].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.275    -0.593    
                         clock uncertainty            0.199    -0.395    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.070    -0.325    snek/genblk1[60].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 snek/genblk1[49].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[49].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.101%)  route 0.165ns (53.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.588    -0.593    snek/genblk1[49].part/hs/tile_clock
    SLICE_X58Y63         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  snek/genblk1[49].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.165    -0.287    snek/genblk1[49].part/hs/sync_reg[0]_98[3]
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.858    -0.832    snek/genblk1[49].part/hs/tile_clock
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[49].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.255    -0.577    
                         clock uncertainty            0.199    -0.379    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.072    -0.307    snek/genblk1[49].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 snek/genblk1[17].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[17].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[17].part/vs/tile_clock
    SLICE_X41Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[17].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.157    -0.322    snek/genblk1[17].part/vs/sync_reg_n_0_[0][0]
    SLICE_X42Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[17].part/vs/tile_clock
    SLICE_X42Y54         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.199    -0.406    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.063    -0.343    snek/genblk1[17].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 snek/genblk1[22].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[22].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[22].part/vs/tile_clock
    SLICE_X41Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[22].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.157    -0.322    snek/genblk1[22].part/vs/sync_reg_n_0_[0][0]
    SLICE_X42Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/genblk1[22].part/vs/tile_clock
    SLICE_X42Y55         FDRE                                         r  snek/genblk1[22].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.199    -0.406    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.063    -0.343    snek/genblk1[22].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 snek/genblk1[16].part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[16].part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[16].part/vs/tile_clock
    SLICE_X37Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[16].part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           0.153    -0.326    snek/genblk1[16].part/vs/sync_reg_n_0_[0][0]
    SLICE_X38Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[16].part/vs/tile_clock
    SLICE_X38Y54         FDRE                                         r  snek/genblk1[16].part/vs/sync_reg[1][0]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.199    -0.406    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.059    -0.347    snek/genblk1[16].part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[26].part/vs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[26].part/vs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.539%)  route 0.125ns (49.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[26].part/vs/tile_clock
    SLICE_X45Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  snek/genblk1[26].part/vs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.125    -0.366    snek/genblk1[26].part/vs/sync_reg_n_0_[0][6]
    SLICE_X44Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[26].part/vs/tile_clock
    SLICE_X44Y56         FDRE                                         r  snek/genblk1[26].part/vs/sync_reg[1][6]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.199    -0.408    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.021    -0.387    snek/genblk1[26].part/vs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[21].part/vs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[21].part/vs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.560    -0.621    snek/genblk1[21].part/vs/tile_clock
    SLICE_X33Y58         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/genblk1[21].part/vs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.158    -0.322    snek/genblk1[21].part/vs/sync_reg_n_0_[0][3]
    SLICE_X30Y57         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.828    -0.861    snek/genblk1[21].part/vs/tile_clock
    SLICE_X30Y57         FDRE                                         r  snek/genblk1[21].part/vs/sync_reg[1][3]/C
                         clock pessimism              0.256    -0.605    
                         clock uncertainty            0.199    -0.407    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.063    -0.344    snek/genblk1[21].part/vs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[59].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[59].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.554    -0.627    snek/genblk1[59].part/vs/tile_clock
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  snek/genblk1[59].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.347    snek/genblk1[59].part/vs/sync_reg_n_0_[0][7]
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.868    snek/genblk1[59].part/vs/tile_clock
    SLICE_X42Y68         FDRE                                         r  snek/genblk1[59].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.199    -0.429    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.060    -0.369    snek/genblk1[59].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[86].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[86].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[86].part/vs/tile_clock
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  snek/genblk1[86].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.349    snek/genblk1[86].part/vs/sync_reg_n_0_[0][7]
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[86].part/vs/tile_clock
    SLICE_X38Y79         FDRE                                         r  snek/genblk1[86].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.199    -0.431    
    SLICE_X38Y79         FDRE (Hold_fdre_C_D)         0.060    -0.371    snek/genblk1[86].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :           38  Failing Endpoints,  Worst Slack       -0.379ns,  Total Violation       -4.838ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[46].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.582ns  (logic 0.716ns (19.990%)  route 2.866ns (80.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 52.384 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 49.180 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    46.852    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.976 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    47.544    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.640 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    49.180    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    49.599 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    50.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    50.339 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.422    52.761    snek/genblk1[46].part/hs/h_count[4]
    SLICE_X63Y57         FDRE                                         r  snek/genblk1[46].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.508    52.384    snek/genblk1[46].part/hs/tile_clock
    SLICE_X63Y57         FDRE                                         r  snek/genblk1[46].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.783    
                         clock uncertainty           -0.307    52.475    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)       -0.093    52.382    snek/genblk1[46].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.382    
                         arrival time                         -52.761    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[60].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.566ns  (logic 0.716ns (20.076%)  route 2.850ns (79.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 52.378 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 49.180 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    46.852    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.976 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    47.544    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.640 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    49.180    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    49.599 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    50.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    50.339 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.407    52.746    snek/genblk1[60].part/hs/h_count[4]
    SLICE_X63Y66         FDRE                                         r  snek/genblk1[60].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.502    52.378    snek/genblk1[60].part/hs/tile_clock
    SLICE_X63Y66         FDRE                                         r  snek/genblk1[60].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.777    
                         clock uncertainty           -0.307    52.469    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.093    52.376    snek/genblk1[60].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.376    
                         arrival time                         -52.746    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.360ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[56].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.556ns  (logic 0.716ns (20.134%)  route 2.840ns (79.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 52.377 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 49.180 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    46.852    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.976 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    47.544    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.640 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    49.180    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    49.599 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    50.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    50.339 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.397    52.736    snek/genblk1[56].part/hs/h_count[4]
    SLICE_X65Y67         FDRE                                         r  snek/genblk1[56].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.501    52.377    snek/genblk1[56].part/hs/tile_clock
    SLICE_X65Y67         FDRE                                         r  snek/genblk1[56].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.776    
                         clock uncertainty           -0.307    52.468    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)       -0.093    52.375    snek/genblk1[56].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.375    
                         arrival time                         -52.736    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[77].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.533ns  (logic 0.716ns (20.269%)  route 2.817ns (79.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 52.373 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 49.180 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    46.852    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.976 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    47.544    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.640 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    49.180    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    49.599 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    50.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    50.339 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.373    52.712    snek/genblk1[77].part/hs/h_count[4]
    SLICE_X62Y78         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.497    52.373    snek/genblk1[77].part/hs/tile_clock
    SLICE_X62Y78         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.772    
                         clock uncertainty           -0.307    52.464    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)       -0.093    52.371    snek/genblk1[77].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.371    
                         arrival time                         -52.712    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.321ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.567ns  (logic 0.716ns (20.072%)  route 2.851ns (79.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 52.377 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 49.180 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    46.852    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.976 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    47.544    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.640 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    49.180    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    49.599 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    50.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    50.339 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.408    52.747    snek/genblk1[55].part/hs/h_count[4]
    SLICE_X64Y67         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.501    52.377    snek/genblk1[55].part/hs/tile_clock
    SLICE_X64Y67         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.776    
                         clock uncertainty           -0.307    52.468    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)       -0.043    52.425    snek/genblk1[55].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.425    
                         arrival time                         -52.747    
  -------------------------------------------------------------------
                         slack                                 -0.321    

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[38].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.541ns  (logic 0.716ns (20.221%)  route 2.825ns (79.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 52.385 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 49.180 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    46.852    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.976 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    47.544    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.640 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    49.180    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    49.599 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    50.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    50.339 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.381    52.721    snek/genblk1[38].part/hs/h_count[4]
    SLICE_X58Y50         FDRE                                         r  snek/genblk1[38].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.509    52.385    snek/genblk1[38].part/hs/tile_clock
    SLICE_X58Y50         FDRE                                         r  snek/genblk1[38].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.784    
                         clock uncertainty           -0.307    52.476    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)       -0.047    52.429    snek/genblk1[38].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.429    
                         arrival time                         -52.721    
  -------------------------------------------------------------------
                         slack                                 -0.291    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[51].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.521ns  (logic 0.716ns (20.337%)  route 2.805ns (79.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 52.380 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 49.180 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    46.852    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.976 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    47.544    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.640 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    49.180    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    49.599 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    50.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    50.339 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.361    52.700    snek/genblk1[51].part/hs/h_count[4]
    SLICE_X62Y63         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    52.380    snek/genblk1[51].part/hs/tile_clock
    SLICE_X62Y63         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.779    
                         clock uncertainty           -0.307    52.471    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)       -0.058    52.413    snek/genblk1[51].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.413    
                         arrival time                         -52.700    
  -------------------------------------------------------------------
                         slack                                 -0.287    

Slack (VIOLATED) :        -0.247ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[69].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.434ns  (logic 0.716ns (20.853%)  route 2.718ns (79.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 52.368 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 49.180 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    46.852    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.976 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    47.544    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.640 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    49.180    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    49.599 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    50.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    50.339 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.274    52.613    snek/genblk1[69].part/hs/h_count[4]
    SLICE_X63Y74         FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.492    52.368    snek/genblk1[69].part/hs/tile_clock
    SLICE_X63Y74         FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.767    
                         clock uncertainty           -0.307    52.459    
    SLICE_X63Y74         FDRE (Setup_fdre_C_D)       -0.093    52.366    snek/genblk1[69].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.366    
                         arrival time                         -52.613    
  -------------------------------------------------------------------
                         slack                                 -0.247    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[76].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.424ns  (logic 0.716ns (20.910%)  route 2.708ns (79.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 52.374 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 49.180 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    46.852    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.976 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    47.544    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.640 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    49.180    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    49.599 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    50.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    50.339 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.265    52.604    snek/genblk1[76].part/hs/h_count[4]
    SLICE_X65Y80         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.498    52.374    snek/genblk1[76].part/hs/tile_clock
    SLICE_X65Y80         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.773    
                         clock uncertainty           -0.307    52.465    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)       -0.081    52.384    snek/genblk1[76].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.384    
                         arrival time                         -52.604    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[66].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.413ns  (logic 0.716ns (20.979%)  route 2.697ns (79.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 52.370 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 49.180 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    46.852    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.976 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    47.544    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.640 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    49.180    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    49.599 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    50.042    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    50.339 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.253    52.593    snek/genblk1[66].part/hs/h_count[4]
    SLICE_X65Y73         FDRE                                         r  snek/genblk1[66].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.494    52.370    snek/genblk1[66].part/hs/tile_clock
    SLICE_X65Y73         FDRE                                         r  snek/genblk1[66].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.769    
                         clock uncertainty           -0.307    52.461    
    SLICE_X65Y73         FDRE (Setup_fdre_C_D)       -0.081    52.380    snek/genblk1[66].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.380    
                         arrival time                         -52.593    
  -------------------------------------------------------------------
                         slack                                 -0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.319ns (48.576%)  route 0.338ns (51.424%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.562     0.439    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.603 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.093     0.697    graphics/hd/sen_v_sync[1]_5
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.048     0.745 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.244     0.989    snek/v_sync
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.107     1.096 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.096    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.307     0.003    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.095    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[57].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.226ns (33.863%)  route 0.441ns (66.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.269     1.097    snek/genblk1[57].part/hs/h_count[4]
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.870    snek/genblk1[57].part/hs/tile_clock
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.307    -0.008    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.076     0.068    snek/genblk1[57].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.189ns (30.190%)  route 0.437ns (69.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.430    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141     0.571 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.179     0.750    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.048     0.798 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.258     1.056    snek/genblk1[55].part/hs/h_count[6]
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[55].part/hs/tile_clock
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.307    -0.008    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.008     0.000    snek/genblk1[55].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[28].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.226ns (33.203%)  route 0.455ns (66.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.282     1.110    snek/genblk1[28].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[28].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.307    -0.011    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.036    snek/genblk1[28].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[29].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.226ns (33.057%)  route 0.458ns (66.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.285     1.113    snek/genblk1[29].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[29].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.307    -0.011    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.036    snek/genblk1[29].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[26].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.189ns (29.197%)  route 0.458ns (70.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.430    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141     0.571 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.179     0.750    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.048     0.798 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.280     1.078    snek/genblk1[26].part/hs/h_count[6]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[26].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.307    -0.011    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)        -0.015    -0.026    snek/genblk1[26].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[73].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.226ns (30.042%)  route 0.526ns (69.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.354     1.182    snek/genblk1[73].part/hs/h_count[4]
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[73].part/hs/tile_clock
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.307    -0.010    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.075     0.065    snek/genblk1[73].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[46].part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.605%)  route 0.570ns (75.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.433    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.272     0.847    graphics/hd/sen_v_count[1]_12[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.045     0.892 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=101, routed)         0.298     1.189    snek/genblk1[46].part/vs/v_count[1]
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[46].part/vs/tile_clock
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.307    -0.002    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.071     0.069    snek/genblk1[46].part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[54].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.777%)  route 0.533ns (70.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.360     1.188    snek/genblk1[54].part/hs/h_count[4]
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.871    snek/genblk1[54].part/hs/tile_clock
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.307    -0.009    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.076     0.067    snek/genblk1[54].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.190ns (27.406%)  route 0.503ns (72.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.433    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.232     0.807    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.049     0.856 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.127    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[41].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.307    -0.004    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.006     0.002    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  1.124    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        5.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[68].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.890%)  route 3.596ns (86.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.767    46.618    snek/genblk1[68].part/hs/h_count[3]
    SLICE_X58Y76         FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493    52.369    snek/genblk1[68].part/hs/tile_clock
    SLICE_X58Y76         FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.333    52.434    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)       -0.095    52.339    snek/genblk1[68].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.339    
                         arrival time                         -46.618    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[70].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.915%)  route 3.588ns (86.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.759    46.610    snek/genblk1[70].part/hs/h_count[3]
    SLICE_X59Y76         FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493    52.369    snek/genblk1[70].part/hs/tile_clock
    SLICE_X59Y76         FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.333    52.434    
    SLICE_X59Y76         FDRE (Setup_fdre_C_D)       -0.095    52.339    snek/genblk1[70].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.339    
                         arrival time                         -46.610    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[51].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.916%)  route 3.588ns (86.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 52.381 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.759    46.610    snek/genblk1[51].part/hs/h_count[3]
    SLICE_X63Y62         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.505    52.381    snek/genblk1[51].part/hs/tile_clock
    SLICE_X63Y62         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.780    
                         clock uncertainty           -0.333    52.446    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)       -0.095    52.351    snek/genblk1[51].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.351    
                         arrival time                         -46.610    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.167%)  route 3.514ns (85.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 52.308 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.685    46.536    snek/genblk1[79].part/hs/h_count[3]
    SLICE_X55Y81         FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.432    52.308    snek/genblk1[79].part/hs/tile_clock
    SLICE_X55Y81         FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.707    
                         clock uncertainty           -0.333    52.373    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)       -0.093    52.280    snek/genblk1[79].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.280    
                         arrival time                         -46.536    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[71].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.214ns  (logic 0.580ns (13.765%)  route 3.634ns (86.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.805    46.656    snek/genblk1[71].part/hs/h_count[3]
    SLICE_X60Y76         FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493    52.369    snek/genblk1[71].part/hs/tile_clock
    SLICE_X60Y76         FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.333    52.434    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)       -0.031    52.403    snek/genblk1[71].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.403    
                         arrival time                         -46.656    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[83].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.138ns  (logic 0.580ns (14.015%)  route 3.558ns (85.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 52.313 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.730    46.580    snek/genblk1[83].part/hs/h_count[3]
    SLICE_X52Y86         FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.437    52.313    snek/genblk1[83].part/hs/tile_clock
    SLICE_X52Y86         FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.712    
                         clock uncertainty           -0.333    52.378    
    SLICE_X52Y86         FDRE (Setup_fdre_C_D)       -0.047    52.331    snek/genblk1[83].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.331    
                         arrival time                         -46.580    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[39].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.911%)  route 3.589ns (86.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 52.384 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.761    46.611    snek/genblk1[39].part/hs/h_count[3]
    SLICE_X60Y54         FDRE                                         r  snek/genblk1[39].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.508    52.384    snek/genblk1[39].part/hs/tile_clock
    SLICE_X60Y54         FDRE                                         r  snek/genblk1[39].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.783    
                         clock uncertainty           -0.333    52.449    
    SLICE_X60Y54         FDRE (Setup_fdre_C_D)       -0.047    52.402    snek/genblk1[39].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.402    
                         arrival time                         -46.611    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[35].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.111ns  (logic 0.580ns (14.110%)  route 3.531ns (85.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 52.385 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.702    46.553    snek/genblk1[35].part/hs/h_count[3]
    SLICE_X59Y51         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.509    52.385    snek/genblk1[35].part/hs/tile_clock
    SLICE_X59Y51         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.784    
                         clock uncertainty           -0.333    52.450    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.095    52.355    snek/genblk1[35].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.355    
                         arrival time                         -46.553    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[58].part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.926ns  (logic 0.606ns (15.434%)  route 3.320ns (84.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 52.373 - 53.872 ) 
    Source Clock Delay      (SCD):    2.036ns = ( 42.440 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541    42.440    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.456    42.896 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           1.475    44.371    graphics/hd/sync_reg[0][7][1]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.150    44.521 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=101, routed)         1.845    46.366    snek/genblk1[58].part/hs/h_count[1]
    SLICE_X62Y71         FDRE                                         r  snek/genblk1[58].part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.497    52.373    snek/genblk1[58].part/hs/tile_clock
    SLICE_X62Y71         FDRE                                         r  snek/genblk1[58].part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398    52.772    
                         clock uncertainty           -0.333    52.438    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)       -0.269    52.169    snek/genblk1[58].part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         52.169    
                         arrival time                         -46.366    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.125ns  (logic 0.580ns (14.062%)  route 3.545ns (85.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 42.442 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    42.442    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    42.898 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    44.727    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    44.851 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.716    46.567    snek/genblk1[72].part/hs/h_count[3]
    SLICE_X58Y78         FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.496    52.372    snek/genblk1[72].part/hs/tile_clock
    SLICE_X58Y78         FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.333    52.437    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.067    52.370    snek/genblk1[72].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.370    
                         arrival time                         -46.567    
  -------------------------------------------------------------------
                         slack                                  5.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[57].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.899%)  route 0.532ns (74.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.269     1.154    snek/genblk1[57].part/hs/h_count[4]
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.870    snek/genblk1[57].part/hs/tile_clock
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.333     0.018    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.076     0.094    snek/genblk1[57].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[28].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.282     1.167    snek/genblk1[28].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[28].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.333     0.015    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.062    snek/genblk1[28].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[29].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.325%)  route 0.548ns (74.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.285     1.170    snek/genblk1[29].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[29].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.333     0.015    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.062    snek/genblk1[29].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.183ns (25.307%)  route 0.540ns (74.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.282     0.862    graphics/hd/sync_reg[0][7][6]
    SLICE_X33Y70         LUT3 (Prop_lut3_I2_O)        0.042     0.904 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.258     1.162    snek/genblk1[55].part/hs/h_count[6]
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[55].part/hs/tile_clock
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.333     0.018    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.008     0.026    snek/genblk1[55].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[73].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.161%)  route 0.617ns (76.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.354     1.239    snek/genblk1[73].part/hs/h_count[4]
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[73].part/hs/tile_clock
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.333     0.016    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.075     0.091    snek/genblk1[73].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[54].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.970%)  route 0.624ns (77.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.360     1.246    snek/genblk1[54].part/hs/h_count[4]
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.871    snek/genblk1[54].part/hs/tile_clock
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.333     0.017    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.076     0.093    snek/genblk1[54].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.292ns (35.136%)  route 0.539ns (64.864%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.563     0.448    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.295     0.883    graphics/hd/sen_v_sync[0]_4
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.044     0.927 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.244     1.172    snek/v_sync
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.107     1.279 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.279    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.333     0.029    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.121    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[42].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.588%)  route 0.637ns (77.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.374     1.259    snek/genblk1[42].part/hs/h_count[4]
    SLICE_X30Y72         FDRE                                         r  snek/genblk1[42].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[42].part/hs/tile_clock
    SLICE_X30Y72         FDRE                                         r  snek/genblk1[42].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.333     0.015    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.075     0.090    snek/genblk1[42].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.479%)  route 0.574ns (75.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.303     0.886    graphics/hd/sync_reg[0][7]_0[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.202    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[41].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.333     0.022    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.006     0.028    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[31].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.479%)  route 0.574ns (75.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.303     0.886    graphics/hd/sync_reg[0][7]_0[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.202    snek/genblk1[31].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[31].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.333     0.022    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.004     0.026    snek/genblk1[31].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  1.175    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[46].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.582ns  (logic 0.716ns (19.990%)  route 2.866ns (80.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 52.384 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 42.446 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    40.118    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.242 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    40.810    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.906 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.446    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    42.865 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    43.308    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    43.605 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.422    46.027    snek/genblk1[46].part/hs/h_count[4]
    SLICE_X63Y57         FDRE                                         r  snek/genblk1[46].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.508    52.384    snek/genblk1[46].part/hs/tile_clock
    SLICE_X63Y57         FDRE                                         r  snek/genblk1[46].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.783    
                         clock uncertainty           -0.307    52.475    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)       -0.093    52.382    snek/genblk1[46].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.382    
                         arrival time                         -46.027    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[60].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.566ns  (logic 0.716ns (20.076%)  route 2.850ns (79.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 52.378 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 42.446 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    40.118    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.242 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    40.810    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.906 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.446    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    42.865 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    43.308    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    43.605 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.407    46.012    snek/genblk1[60].part/hs/h_count[4]
    SLICE_X63Y66         FDRE                                         r  snek/genblk1[60].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.502    52.378    snek/genblk1[60].part/hs/tile_clock
    SLICE_X63Y66         FDRE                                         r  snek/genblk1[60].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.777    
                         clock uncertainty           -0.307    52.469    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.093    52.376    snek/genblk1[60].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.376    
                         arrival time                         -46.012    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[56].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.556ns  (logic 0.716ns (20.134%)  route 2.840ns (79.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 52.377 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 42.446 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    40.118    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.242 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    40.810    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.906 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.446    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    42.865 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    43.308    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    43.605 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.397    46.002    snek/genblk1[56].part/hs/h_count[4]
    SLICE_X65Y67         FDRE                                         r  snek/genblk1[56].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.501    52.377    snek/genblk1[56].part/hs/tile_clock
    SLICE_X65Y67         FDRE                                         r  snek/genblk1[56].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.776    
                         clock uncertainty           -0.307    52.468    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)       -0.093    52.375    snek/genblk1[56].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.375    
                         arrival time                         -46.002    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[77].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.533ns  (logic 0.716ns (20.269%)  route 2.817ns (79.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 52.373 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 42.446 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    40.118    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.242 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    40.810    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.906 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.446    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    42.865 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    43.308    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    43.605 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.373    45.978    snek/genblk1[77].part/hs/h_count[4]
    SLICE_X62Y78         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.497    52.373    snek/genblk1[77].part/hs/tile_clock
    SLICE_X62Y78         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.772    
                         clock uncertainty           -0.307    52.464    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)       -0.093    52.371    snek/genblk1[77].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.371    
                         arrival time                         -45.978    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.567ns  (logic 0.716ns (20.072%)  route 2.851ns (79.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 52.377 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 42.446 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    40.118    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.242 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    40.810    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.906 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.446    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    42.865 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    43.308    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    43.605 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.408    46.013    snek/genblk1[55].part/hs/h_count[4]
    SLICE_X64Y67         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.501    52.377    snek/genblk1[55].part/hs/tile_clock
    SLICE_X64Y67         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.776    
                         clock uncertainty           -0.307    52.468    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)       -0.043    52.425    snek/genblk1[55].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.425    
                         arrival time                         -46.013    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[38].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.541ns  (logic 0.716ns (20.221%)  route 2.825ns (79.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 52.385 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 42.446 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    40.118    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.242 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    40.810    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.906 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.446    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    42.865 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    43.308    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    43.605 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.381    45.987    snek/genblk1[38].part/hs/h_count[4]
    SLICE_X58Y50         FDRE                                         r  snek/genblk1[38].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.509    52.385    snek/genblk1[38].part/hs/tile_clock
    SLICE_X58Y50         FDRE                                         r  snek/genblk1[38].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.784    
                         clock uncertainty           -0.307    52.476    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)       -0.047    52.429    snek/genblk1[38].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.429    
                         arrival time                         -45.987    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[51].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.521ns  (logic 0.716ns (20.337%)  route 2.805ns (79.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 52.380 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 42.446 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    40.118    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.242 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    40.810    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.906 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.446    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    42.865 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    43.308    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    43.605 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.361    45.966    snek/genblk1[51].part/hs/h_count[4]
    SLICE_X62Y63         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    52.380    snek/genblk1[51].part/hs/tile_clock
    SLICE_X62Y63         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.779    
                         clock uncertainty           -0.307    52.471    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)       -0.058    52.413    snek/genblk1[51].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.413    
                         arrival time                         -45.966    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[69].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.434ns  (logic 0.716ns (20.853%)  route 2.718ns (79.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 52.368 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 42.446 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    40.118    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.242 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    40.810    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.906 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.446    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    42.865 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    43.308    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    43.605 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.274    45.879    snek/genblk1[69].part/hs/h_count[4]
    SLICE_X63Y74         FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.492    52.368    snek/genblk1[69].part/hs/tile_clock
    SLICE_X63Y74         FDRE                                         r  snek/genblk1[69].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.767    
                         clock uncertainty           -0.307    52.459    
    SLICE_X63Y74         FDRE (Setup_fdre_C_D)       -0.093    52.366    snek/genblk1[69].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.366    
                         arrival time                         -45.879    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[76].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.424ns  (logic 0.716ns (20.910%)  route 2.708ns (79.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 52.374 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 42.446 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    40.118    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.242 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    40.810    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.906 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.446    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    42.865 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    43.308    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    43.605 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.265    45.870    snek/genblk1[76].part/hs/h_count[4]
    SLICE_X65Y80         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.498    52.374    snek/genblk1[76].part/hs/tile_clock
    SLICE_X65Y80         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.773    
                         clock uncertainty           -0.307    52.465    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)       -0.081    52.384    snek/genblk1[76].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.384    
                         arrival time                         -45.870    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[66].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.413ns  (logic 0.716ns (20.979%)  route 2.697ns (79.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 52.370 - 53.872 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 42.446 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    40.118    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.242 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567    40.810    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.906 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.446    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.419    42.865 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.443    43.308    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.297    43.605 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         2.253    45.859    snek/genblk1[66].part/hs/h_count[4]
    SLICE_X65Y73         FDRE                                         r  snek/genblk1[66].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.494    52.370    snek/genblk1[66].part/hs/tile_clock
    SLICE_X65Y73         FDRE                                         r  snek/genblk1[66].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.769    
                         clock uncertainty           -0.307    52.461    
    SLICE_X65Y73         FDRE (Setup_fdre_C_D)       -0.081    52.380    snek/genblk1[66].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.380    
                         arrival time                         -45.859    
  -------------------------------------------------------------------
                         slack                                  6.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.319ns (48.576%)  route 0.338ns (51.424%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.562     0.439    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.603 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.093     0.697    graphics/hd/sen_v_sync[1]_5
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.048     0.745 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.244     0.989    snek/v_sync
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.107     1.096 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.096    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.307     0.003    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.095    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[57].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.226ns (33.863%)  route 0.441ns (66.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.269     1.097    snek/genblk1[57].part/hs/h_count[4]
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.870    snek/genblk1[57].part/hs/tile_clock
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.307    -0.008    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.076     0.068    snek/genblk1[57].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.189ns (30.190%)  route 0.437ns (69.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.430    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141     0.571 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.179     0.750    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.048     0.798 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.258     1.056    snek/genblk1[55].part/hs/h_count[6]
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[55].part/hs/tile_clock
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.307    -0.008    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.008     0.000    snek/genblk1[55].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[28].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.226ns (33.203%)  route 0.455ns (66.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.282     1.110    snek/genblk1[28].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[28].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.307    -0.011    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.036    snek/genblk1[28].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[29].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.226ns (33.057%)  route 0.458ns (66.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.285     1.113    snek/genblk1[29].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[29].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.307    -0.011    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.036    snek/genblk1[29].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[26].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.189ns (29.197%)  route 0.458ns (70.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.430    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141     0.571 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.179     0.750    graphics/hd/sen_h_count[1]_11[10]
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.048     0.798 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.280     1.078    snek/genblk1[26].part/hs/h_count[6]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[26].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.307    -0.011    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)        -0.015    -0.026    snek/genblk1[26].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[73].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.226ns (30.042%)  route 0.526ns (69.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.354     1.182    snek/genblk1[73].part/hs/h_count[4]
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[73].part/hs/tile_clock
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.307    -0.010    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.075     0.065    snek/genblk1[73].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[46].part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.605%)  route 0.570ns (75.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.433    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.272     0.847    graphics/hd/sen_v_count[1]_12[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.045     0.892 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=101, routed)         0.298     1.189    snek/genblk1[46].part/vs/v_count[1]
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[46].part/vs/tile_clock
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.307    -0.002    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.071     0.069    snek/genblk1[46].part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[54].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.777%)  route 0.533ns (70.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.172     0.730    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.828 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.360     1.188    snek/genblk1[54].part/hs/h_count[4]
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.871    snek/genblk1[54].part/hs/tile_clock
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.307    -0.009    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.076     0.067    snek/genblk1[54].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.190ns (27.406%)  route 0.503ns (72.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.433    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.232     0.807    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.049     0.856 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.127    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[41].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.307    -0.004    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.006     0.002    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  1.124    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       19.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.204ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[68].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.890%)  route 3.596ns (86.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 106.241 - 107.744 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 82.846 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    80.527    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.651 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    81.207    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.303 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    82.846    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    83.302 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    85.131    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    85.255 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.767    87.022    snek/genblk1[68].part/hs/h_count[3]
    SLICE_X58Y76         FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493   106.241    snek/genblk1[68].part/hs/tile_clock
    SLICE_X58Y76         FDRE                                         r  snek/genblk1[68].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398   106.640    
                         clock uncertainty           -0.319   106.320    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)       -0.095   106.225    snek/genblk1[68].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                        106.225    
                         arrival time                         -87.022    
  -------------------------------------------------------------------
                         slack                                 19.204    

Slack (MET) :             19.211ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[70].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.915%)  route 3.588ns (86.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 106.241 - 107.744 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 82.846 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    80.527    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.651 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    81.207    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.303 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    82.846    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    83.302 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    85.131    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    85.255 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.759    87.014    snek/genblk1[70].part/hs/h_count[3]
    SLICE_X59Y76         FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493   106.241    snek/genblk1[70].part/hs/tile_clock
    SLICE_X59Y76         FDRE                                         r  snek/genblk1[70].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398   106.640    
                         clock uncertainty           -0.319   106.320    
    SLICE_X59Y76         FDRE (Setup_fdre_C_D)       -0.095   106.225    snek/genblk1[70].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                        106.225    
                         arrival time                         -87.014    
  -------------------------------------------------------------------
                         slack                                 19.211    

Slack (MET) :             19.223ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[51].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.916%)  route 3.588ns (86.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 106.253 - 107.744 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 82.846 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    80.527    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.651 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    81.207    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.303 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    82.846    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    83.302 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    85.131    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    85.255 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.759    87.014    snek/genblk1[51].part/hs/h_count[3]
    SLICE_X63Y62         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.505   106.253    snek/genblk1[51].part/hs/tile_clock
    SLICE_X63Y62         FDRE                                         r  snek/genblk1[51].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398   106.652    
                         clock uncertainty           -0.319   106.332    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)       -0.095   106.237    snek/genblk1[51].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                        106.237    
                         arrival time                         -87.014    
  -------------------------------------------------------------------
                         slack                                 19.223    

Slack (MET) :             19.226ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[79].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.167%)  route 3.514ns (85.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 106.180 - 107.744 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 82.846 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    80.527    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.651 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    81.207    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.303 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    82.846    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    83.302 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    85.131    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    85.255 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.685    86.940    snek/genblk1[79].part/hs/h_count[3]
    SLICE_X55Y81         FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.432   106.180    snek/genblk1[79].part/hs/tile_clock
    SLICE_X55Y81         FDRE                                         r  snek/genblk1[79].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398   106.579    
                         clock uncertainty           -0.319   106.259    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)       -0.093   106.166    snek/genblk1[79].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                        106.166    
                         arrival time                         -86.940    
  -------------------------------------------------------------------
                         slack                                 19.226    

Slack (MET) :             19.230ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[71].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.214ns  (logic 0.580ns (13.765%)  route 3.634ns (86.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 106.241 - 107.744 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 82.846 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    80.527    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.651 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    81.207    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.303 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    82.846    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    83.302 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    85.131    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    85.255 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.805    87.060    snek/genblk1[71].part/hs/h_count[3]
    SLICE_X60Y76         FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.493   106.241    snek/genblk1[71].part/hs/tile_clock
    SLICE_X60Y76         FDRE                                         r  snek/genblk1[71].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398   106.640    
                         clock uncertainty           -0.319   106.320    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)       -0.031   106.289    snek/genblk1[71].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                        106.289    
                         arrival time                         -87.060    
  -------------------------------------------------------------------
                         slack                                 19.230    

Slack (MET) :             19.233ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[83].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.138ns  (logic 0.580ns (14.015%)  route 3.558ns (85.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 106.185 - 107.744 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 82.846 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    80.527    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.651 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    81.207    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.303 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    82.846    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    83.302 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    85.131    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    85.255 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.730    86.984    snek/genblk1[83].part/hs/h_count[3]
    SLICE_X52Y86         FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.437   106.185    snek/genblk1[83].part/hs/tile_clock
    SLICE_X52Y86         FDRE                                         r  snek/genblk1[83].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398   106.584    
                         clock uncertainty           -0.319   106.264    
    SLICE_X52Y86         FDRE (Setup_fdre_C_D)       -0.047   106.217    snek/genblk1[83].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                        106.217    
                         arrival time                         -86.984    
  -------------------------------------------------------------------
                         slack                                 19.233    

Slack (MET) :             19.273ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[39].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.911%)  route 3.589ns (86.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 106.256 - 107.744 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 82.846 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    80.527    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.651 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    81.207    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.303 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    82.846    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    83.302 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    85.131    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    85.255 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.761    87.015    snek/genblk1[39].part/hs/h_count[3]
    SLICE_X60Y54         FDRE                                         r  snek/genblk1[39].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.508   106.256    snek/genblk1[39].part/hs/tile_clock
    SLICE_X60Y54         FDRE                                         r  snek/genblk1[39].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398   106.655    
                         clock uncertainty           -0.319   106.335    
    SLICE_X60Y54         FDRE (Setup_fdre_C_D)       -0.047   106.288    snek/genblk1[39].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                        106.288    
                         arrival time                         -87.015    
  -------------------------------------------------------------------
                         slack                                 19.273    

Slack (MET) :             19.285ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[35].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.111ns  (logic 0.580ns (14.110%)  route 3.531ns (85.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 106.257 - 107.744 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 82.846 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    80.527    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.651 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    81.207    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.303 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    82.846    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    83.302 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    85.131    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    85.255 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.702    86.957    snek/genblk1[35].part/hs/h_count[3]
    SLICE_X59Y51         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.509   106.257    snek/genblk1[35].part/hs/tile_clock
    SLICE_X59Y51         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398   106.656    
                         clock uncertainty           -0.319   106.336    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.095   106.241    snek/genblk1[35].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                        106.241    
                         arrival time                         -86.957    
  -------------------------------------------------------------------
                         slack                                 19.285    

Slack (MET) :             19.285ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[58].part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.926ns  (logic 0.606ns (15.434%)  route 3.320ns (84.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 106.245 - 107.744 ) 
    Source Clock Delay      (SCD):    2.036ns = ( 82.844 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    80.527    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.651 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    81.207    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.303 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541    82.844    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.456    83.300 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           1.475    84.775    graphics/hd/sync_reg[0][7][1]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.150    84.925 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=101, routed)         1.845    86.770    snek/genblk1[58].part/hs/h_count[1]
    SLICE_X62Y71         FDRE                                         r  snek/genblk1[58].part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.497   106.245    snek/genblk1[58].part/hs/tile_clock
    SLICE_X62Y71         FDRE                                         r  snek/genblk1[58].part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398   106.644    
                         clock uncertainty           -0.319   106.324    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)       -0.269   106.055    snek/genblk1[58].part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                        106.055    
                         arrival time                         -86.770    
  -------------------------------------------------------------------
                         slack                                 19.285    

Slack (MET) :             19.286ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[72].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.125ns  (logic 0.580ns (14.062%)  route 3.545ns (85.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 106.244 - 107.744 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 82.846 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    80.527    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.651 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    81.207    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.303 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543    82.846    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.456    83.302 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.829    85.131    graphics/hd/sync_reg[0][7][3]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    85.255 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         1.716    86.971    snek/genblk1[72].part/hs/h_count[3]
    SLICE_X58Y78         FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.496   106.244    snek/genblk1[72].part/hs/tile_clock
    SLICE_X58Y78         FDRE                                         r  snek/genblk1[72].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398   106.643    
                         clock uncertainty           -0.319   106.323    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.067   106.256    snek/genblk1[72].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                        106.256    
                         arrival time                         -86.971    
  -------------------------------------------------------------------
                         slack                                 19.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[57].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.899%)  route 0.532ns (74.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.269     1.154    snek/genblk1[57].part/hs/h_count[4]
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.870    snek/genblk1[57].part/hs/tile_clock
    SLICE_X29Y70         FDRE                                         r  snek/genblk1[57].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.004    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.076     0.080    snek/genblk1[57].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[28].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.282     1.167    snek/genblk1[28].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[28].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[28].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.048    snek/genblk1[28].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[29].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.325%)  route 0.548ns (74.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.285     1.170    snek/genblk1[29].part/hs/h_count[4]
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[29].part/hs/tile_clock
    SLICE_X33Y72         FDRE                                         r  snek/genblk1[29].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.047     0.048    snek/genblk1[29].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[55].part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.183ns (25.307%)  route 0.540ns (74.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.282     0.862    graphics/hd/sync_reg[0][7][6]
    SLICE_X33Y70         LUT3 (Prop_lut3_I2_O)        0.042     0.904 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=101, routed)         0.258     1.162    snek/genblk1[55].part/hs/h_count[6]
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[55].part/hs/tile_clock
    SLICE_X31Y69         FDRE                                         r  snek/genblk1[55].part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.004    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.008     0.012    snek/genblk1[55].part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[73].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.161%)  route 0.617ns (76.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.354     1.239    snek/genblk1[73].part/hs/h_count[4]
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[73].part/hs/tile_clock
    SLICE_X28Y77         FDRE                                         r  snek/genblk1[73].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.319     0.002    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.075     0.077    snek/genblk1[73].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[54].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.970%)  route 0.624ns (77.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.360     1.246    snek/genblk1[54].part/hs/h_count[4]
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.871    snek/genblk1[54].part/hs/tile_clock
    SLICE_X29Y71         FDRE                                         r  snek/genblk1[54].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.076     0.079    snek/genblk1[54].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.292ns (35.136%)  route 0.539ns (64.864%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.563     0.448    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.295     0.883    graphics/hd/sen_v_sync[0]_4
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.044     0.927 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=5, routed)           0.244     1.172    snek/v_sync
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.107     1.279 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.279    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.319     0.016    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.108    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[42].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.588%)  route 0.637ns (77.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.263     0.840    graphics/hd/sync_reg[0][7][4]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.374     1.259    snek/genblk1[42].part/hs/h_count[4]
    SLICE_X30Y72         FDRE                                         r  snek/genblk1[42].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.873    snek/genblk1[42].part/hs/tile_clock
    SLICE_X30Y72         FDRE                                         r  snek/genblk1[42].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.319     0.001    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.075     0.076    snek/genblk1[42].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.479%)  route 0.574ns (75.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.303     0.886    graphics/hd/sync_reg[0][7]_0[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.202    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[41].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.319     0.008    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.006     0.014    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[31].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.479%)  route 0.574ns (75.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.303     0.886    graphics/hd/sync_reg[0][7]_0[5]
    SLICE_X32Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     1.202    snek/genblk1[31].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[31].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.319     0.008    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.004     0.012    snek/genblk1[31].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  1.189    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        5.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.281%)  route 7.097ns (73.719%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 14.572 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.752    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.572    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    14.970    
                         clock uncertainty           -0.319    14.651    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.062    14.589    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.281%)  route 7.097ns (73.719%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 14.572 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.752    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.572    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398    14.970    
                         clock uncertainty           -0.319    14.651    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.043    14.608    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.279%)  route 7.097ns (73.721%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 14.573 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.753    graphics/hd/blue_out0[2]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    14.573    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398    14.971    
                         clock uncertainty           -0.319    14.652    
    SLICE_X33Y68         FDCE (Setup_fdce_C_D)       -0.043    14.609    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.406ns (27.373%)  route 6.384ns (72.627%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.434     7.915    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398    14.975    
                         clock uncertainty           -0.319    14.656    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.061    14.595    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 2.406ns (27.823%)  route 6.242ns (72.177%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.292     7.773    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398    14.975    
                         clock uncertainty           -0.319    14.656    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.047    14.609    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 2.406ns (27.876%)  route 6.225ns (72.124%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.275     7.757    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    14.975    
                         clock uncertainty           -0.319    14.656    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.058    14.598    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 2.406ns (27.975%)  route 6.194ns (72.025%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.244     7.726    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398    14.975    
                         clock uncertainty           -0.319    14.656    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.081    14.575    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 0.828ns (9.936%)  route 7.505ns (90.064%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 14.575 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.927     7.367    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.575    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.398    14.973    
                         clock uncertainty           -0.319    14.654    
    SLICE_X31Y67         FDCE (Setup_fdce_C_D)       -0.075    14.579    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 0.828ns (9.937%)  route 7.504ns (90.063%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 14.575 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.926     7.366    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.575    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    14.973    
                         clock uncertainty           -0.319    14.654    
    SLICE_X31Y67         FDCE (Setup_fdce_C_D)       -0.069    14.585    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 0.828ns (10.060%)  route 7.403ns (89.940%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 14.573 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.825     7.265    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    14.573    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.398    14.971    
                         clock uncertainty           -0.319    14.652    
    SLICE_X33Y68         FDCE (Setup_fdce_C_D)       -0.066    14.586    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  7.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.545ns (22.588%)  route 1.868ns (77.412%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.458     1.783    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.319     1.424    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.066     1.490    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.545ns (22.273%)  route 1.902ns (77.727%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.493     1.818    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.319     1.424    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.075     1.499    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.545ns (22.295%)  route 1.899ns (77.705%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.490     1.815    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.319     1.424    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.072     1.496    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.545ns (22.038%)  route 1.928ns (77.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.519     1.844    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.319     1.424    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.070     1.494    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.254ns (9.454%)  route 2.433ns (90.546%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     2.061    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.073     1.495    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.254ns (9.454%)  route 2.433ns (90.546%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     2.061    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.071     1.493    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.254ns (9.386%)  route 2.452ns (90.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     2.081    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.319     1.423    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.055     1.478    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.254ns (9.386%)  route 2.452ns (90.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     2.081    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.319     1.423    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.051     1.474    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.590ns (20.928%)  route 2.229ns (79.072%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.510     1.680    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.465     2.190    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.819     0.547    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.102    
                         clock uncertainty            0.319     1.421    
    SLICE_X33Y69         FDCE (Hold_fdce_C_D)         0.076     1.497    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.590ns (20.901%)  route 2.233ns (79.099%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.510     1.680    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.468     2.194    graphics/hd/blue_out0[2]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.076     1.498    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.696    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 14.578 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 8.776 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226     6.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.572 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     7.140    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.236 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.776    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     9.232 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013    10.244    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722    11.090    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606    11.820    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631    12.575    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741    13.440    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430    14.578    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.900    15.478    
                         clock uncertainty           -0.153    15.324    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.119    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 14.578 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 8.776 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226     6.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.572 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     7.140    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.236 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.776    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     9.232 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013    10.244    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722    11.090    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606    11.820    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631    12.575    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741    13.440    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430    14.578    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.900    15.478    
                         clock uncertainty           -0.153    15.324    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.119    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.410%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 14.578 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 8.776 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226     6.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.572 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     7.140    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.236 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.776    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     9.232 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013    10.244    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722    11.090    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606    11.820    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631    12.575    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.741    13.440    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.430    14.578    graphics/hd/pixel_clock01_out
    SLICE_X29Y66         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.900    15.478    
                         clock uncertainty           -0.153    15.324    
    SLICE_X29Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.119    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 14.576 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 8.776 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226     6.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.572 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     7.140    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.236 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.776    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     9.232 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013    10.244    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722    11.090    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606    11.820    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631    12.575    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712    13.411    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428    14.576    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.915    15.491    
                         clock uncertainty           -0.153    15.337    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.132    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 14.576 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 8.776 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226     6.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.572 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     7.140    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.236 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.776    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     9.232 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013    10.244    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722    11.090    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606    11.820    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631    12.575    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712    13.411    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428    14.576    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.915    15.491    
                         clock uncertainty           -0.153    15.337    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.132    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 14.576 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 8.776 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226     6.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.572 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     7.140    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.236 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.776    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     9.232 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013    10.244    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722    11.090    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606    11.820    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631    12.575    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712    13.411    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428    14.576    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.915    15.491    
                         clock uncertainty           -0.153    15.337    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.132    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.108ns = ( 14.576 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 8.776 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226     6.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.572 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     7.140    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.236 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.776    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     9.232 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013    10.244    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722    11.090    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606    11.820    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631    12.575    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712    13.411    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428    14.576    graphics/hd/pixel_clock01_out
    SLICE_X33Y66         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.915    15.491    
                         clock uncertainty           -0.153    15.337    
    SLICE_X33Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.132    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.471%)  route 3.698ns (79.529%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 8.776 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226     6.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.572 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     7.140    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.236 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.776    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     9.232 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013    10.244    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722    11.090    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606    11.820    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631    12.575    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.728    13.426    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.915    15.492    
                         clock uncertainty           -0.153    15.338    
    SLICE_X30Y65         FDCE (Setup_fdce_C_CE)      -0.169    15.169    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -13.426    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.471%)  route 3.698ns (79.529%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 8.776 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226     6.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.572 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     7.140    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.236 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.776    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     9.232 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013    10.244    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722    11.090    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606    11.820    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631    12.575    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.728    13.426    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X30Y65         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.915    15.492    
                         clock uncertainty           -0.153    15.338    
    SLICE_X30Y65         FDCE (Setup_fdce_C_CE)      -0.169    15.169    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -13.426    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.507ns  (logic 0.952ns (21.121%)  route 3.555ns (78.879%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 14.575 - 13.468 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 8.776 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226     6.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.572 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     7.140    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.236 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.776    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.456     9.232 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           1.013    10.244    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  graphics/hd/v_count[11]_i_4__0/O
                         net (fo=3, routed)           0.722    11.090    graphics/hd/v_count[11]_i_4__0_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.606    11.820    graphics/hd/h_sync_state_i_3_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.944 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.631    12.575    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.585    13.283    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X30Y67         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.575    graphics/hd/pixel_clock01_out
    SLICE_X30Y67         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.915    15.490    
                         clock uncertainty           -0.153    15.336    
    SLICE_X30Y67         FDCE (Setup_fdce_C_CE)      -0.169    15.167    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -13.283    
  -------------------------------------------------------------------
                         slack                                  1.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.552     0.429    graphics/hd/pixel_clock01_out
    SLICE_X33Y70         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.141     0.570 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           0.145     0.716    graphics/hd/sen_h_count[1]_11[7]
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.761 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.761    graphics/hd/h_sync_state0
    SLICE_X33Y68         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.102     0.445    
                         clock uncertainty            0.153     0.599    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.092     0.691    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.737%)  route 0.148ns (51.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.333    food/rng/Q[10]
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.862    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.153    -0.469    
    SLICE_X31Y60         FDPE (Hold_fdpe_C_D)         0.051    -0.418    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.135%)  route 0.178ns (55.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.178    -0.303    food/rng/Q[5]
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.153    -0.455    
    SLICE_X28Y62         FDPE (Hold_fdpe_C_D)         0.066    -0.389    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.492%)  route 0.176ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.176    -0.305    food/rng/Q[7]
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.153    -0.469    
    SLICE_X28Y60         FDPE (Hold_fdpe_C_D)         0.060    -0.409    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.562     0.439    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.603 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.174     0.778    graphics/hd/sen_v_sync[1]_5
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.823 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     0.823    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.831     0.558    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.119     0.439    
                         clock uncertainty            0.153     0.593    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     0.713    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 graphics/hd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.557     0.434    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/hd/h_video_reg/Q
                         net (fo=4, routed)           0.173     0.749    graphics/hd/h_video_reg_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.794 r  graphics/hd/h_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.794    graphics/hd/h_video_i_1__0_n_0
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.551    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/h_video_reg/C
                         clock pessimism             -0.116     0.434    
                         clock uncertainty            0.153     0.588    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.092     0.680    graphics/hd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.785    -0.396    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.351 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.202    -0.148    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.122 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.557     0.434    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.185     0.760    graphics/hd/v_video_reg_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.805 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.805    graphics/hd/v_video_i_1__0_n_0
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.551    graphics/hd/pixel_clock01_out
    SLICE_X32Y65         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.116     0.434    
                         clock uncertainty            0.153     0.588    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.091     0.679    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.454%)  route 0.226ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.226    -0.256    food/rng/Q[2]
    SLICE_X28Y59         FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X28Y59         FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.255    -0.605    
                         clock uncertainty            0.153    -0.452    
    SLICE_X28Y59         FDPE (Hold_fdpe_C_D)         0.061    -0.391    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 food/rng/value_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.294%)  route 0.218ns (60.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.558    -0.623    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDPE (Prop_fdpe_C_Q)         0.141    -0.482 r  food/rng/value_reg[4]/Q
                         net (fo=2, routed)           0.218    -0.264    food/rng/Q[4]
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[3]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.153    -0.470    
    SLICE_X28Y62         FDPE (Hold_fdpe_C_D)         0.070    -0.400    food/rng/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 food/rng/value_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.877%)  route 0.159ns (41.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDPE (Prop_fdpe_C_Q)         0.128    -0.493 r  food/rng/value_reg[17]/Q
                         net (fo=1, routed)           0.159    -0.335    food/rng/value_reg_n_0_[17]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099    -0.236 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    food/rng/value[16]_i_1_n_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.153    -0.468    
    SLICE_X28Y57         FDPE (Hold_fdpe_C_D)         0.092    -0.376    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        5.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.281%)  route 7.097ns (73.719%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 14.572 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.752    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.572    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    14.970    
                         clock uncertainty           -0.307    14.663    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.062    14.601    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.281%)  route 7.097ns (73.719%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 14.572 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.752    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.572    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398    14.970    
                         clock uncertainty           -0.307    14.663    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.043    14.620    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.530ns (26.279%)  route 7.097ns (73.721%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 14.573 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     5.854    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     6.183 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     7.460    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.584 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169     8.753    graphics/hd/blue_out0[2]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    14.573    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398    14.971    
                         clock uncertainty           -0.307    14.664    
    SLICE_X33Y68         FDCE (Setup_fdce_C_D)       -0.043    14.621    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.406ns (27.373%)  route 6.384ns (72.627%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.434     7.915    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398    14.975    
                         clock uncertainty           -0.307    14.668    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.061    14.607    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 2.406ns (27.823%)  route 6.242ns (72.177%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.292     7.773    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398    14.975    
                         clock uncertainty           -0.307    14.668    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.047    14.621    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 2.406ns (27.876%)  route 6.225ns (72.124%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.275     7.757    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    14.975    
                         clock uncertainty           -0.307    14.668    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.058    14.610    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 2.406ns (27.975%)  route 6.194ns (72.025%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 14.577 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    -0.875    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724     0.306    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.430 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492     0.921    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.045 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     2.671    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     2.795 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     3.627    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.751 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     3.751    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.149 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.149    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.263    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.377 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.377    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.491 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.491    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.605 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.605    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.719 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.719    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.876 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     6.152    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     6.481 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.244     7.726    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429    14.577    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398    14.975    
                         clock uncertainty           -0.307    14.668    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.081    14.587    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 0.828ns (9.936%)  route 7.505ns (90.064%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 14.575 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.927     7.367    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.575    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.398    14.973    
                         clock uncertainty           -0.307    14.666    
    SLICE_X31Y67         FDCE (Setup_fdce_C_D)       -0.075    14.591    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  7.224    

Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 0.828ns (9.937%)  route 7.504ns (90.063%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 14.575 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.926     7.366    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.575    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    14.973    
                         clock uncertainty           -0.307    14.666    
    SLICE_X31Y67         FDCE (Setup_fdce_C_D)       -0.069    14.597    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 0.828ns (10.060%)  route 7.403ns (89.940%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 14.573 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.546    -0.966    food/part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.722     1.212    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124     1.336 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           2.017     3.353    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.477 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.839     5.316    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.440 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.825     7.265    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    12.448    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.548 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    13.057    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.148 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    14.573    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.398    14.971    
                         clock uncertainty           -0.307    14.664    
    SLICE_X33Y68         FDCE (Setup_fdce_C_D)       -0.066    14.598    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  7.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.545ns (22.588%)  route 1.868ns (77.412%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.458     1.783    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.307     1.412    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.066     1.478    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.545ns (22.273%)  route 1.902ns (77.727%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.493     1.818    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.307     1.412    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.075     1.487    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.545ns (22.295%)  route 1.899ns (77.705%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.490     1.815    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.307     1.412    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.072     1.484    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.545ns (22.038%)  route 1.928ns (77.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.211    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.325 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.519     1.844    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.307     1.412    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.070     1.482    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.254ns (9.454%)  route 2.433ns (90.546%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     2.061    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.307     1.410    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.073     1.483    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.254ns (9.454%)  route 2.433ns (90.546%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     2.061    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.307     1.410    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.071     1.481    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.254ns (9.386%)  route 2.452ns (90.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     2.081    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.307     1.411    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.055     1.466    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.254ns (9.386%)  route 2.452ns (90.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/hs/tile_clock
    SLICE_X30Y66         FDRE                                         r  food/part/hs/sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  food/part/hs/sync_reg[1][3]/Q
                         net (fo=1, routed)           1.063     0.602    food/part/hs/sync_reg_n_0_[1][3]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.647 f  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.663     1.310    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     2.081    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.307     1.411    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.051     1.462    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.590ns (20.928%)  route 2.229ns (79.072%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.510     1.680    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.465     2.190    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.819     0.547    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.102    
                         clock uncertainty            0.307     1.409    
    SLICE_X33Y69         FDCE (Hold_fdce_C_D)         0.076     1.485    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.590ns (20.901%)  route 2.233ns (79.099%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.510     1.680    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.468     2.194    graphics/hd/blue_out0[2]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.307     1.410    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.076     1.486    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.707    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       17.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.254ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.771ns  (logic 0.890ns (7.561%)  route 10.881ns (92.439%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 52.905 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    52.905    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518    53.423 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811    55.234    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124    55.358 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794    57.152    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    57.276 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997    60.273    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    60.397 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.279    64.676    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.058    81.930    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.930    
                         arrival time                         -64.676    
  -------------------------------------------------------------------
                         slack                                 17.254    

Slack (MET) :             17.286ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.730ns  (logic 0.890ns (7.587%)  route 10.840ns (92.413%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 52.905 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    52.905    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518    53.423 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811    55.234    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124    55.358 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794    57.152    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    57.276 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997    60.273    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    60.397 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.238    64.636    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.067    81.921    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.921    
                         arrival time                         -64.636    
  -------------------------------------------------------------------
                         slack                                 17.286    

Slack (MET) :             17.297ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.726ns  (logic 0.890ns (7.590%)  route 10.836ns (92.410%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 52.905 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    52.905    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518    53.423 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811    55.234    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124    55.358 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794    57.152    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    57.276 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997    60.273    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    60.397 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.234    64.631    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.061    81.927    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.927    
                         arrival time                         -64.631    
  -------------------------------------------------------------------
                         slack                                 17.297    

Slack (MET) :             17.452ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.230ns  (logic 2.525ns (22.484%)  route 8.705ns (77.516%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977    59.726    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.055 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154    61.209    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119    61.328 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.900    64.228    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398    82.310    
                         clock uncertainty           -0.319    81.991    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.311    81.680    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.680    
                         arrival time                         -64.228    
  -------------------------------------------------------------------
                         slack                                 17.452    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.157ns  (logic 2.525ns (22.631%)  route 8.632ns (77.369%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977    59.726    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.055 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154    61.209    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119    61.328 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.827    64.155    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398    82.310    
                         clock uncertainty           -0.319    81.991    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.311    81.680    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.680    
                         arrival time                         -64.155    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.623ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.053ns  (logic 2.525ns (22.844%)  route 8.528ns (77.156%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977    59.726    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.055 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154    61.209    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119    61.328 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.723    64.051    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.310    
                         clock uncertainty           -0.319    81.991    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.317    81.674    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.674    
                         arrival time                         -64.051    
  -------------------------------------------------------------------
                         slack                                 17.623    

Slack (MET) :             17.624ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.305ns  (logic 2.406ns (21.282%)  route 8.899ns (78.718%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    60.650    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.979 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.324    64.303    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.061    81.927    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.927    
                         arrival time                         -64.303    
  -------------------------------------------------------------------
                         slack                                 17.624    

Slack (MET) :             18.017ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.927ns  (logic 2.406ns (22.019%)  route 8.521ns (77.981%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    60.650    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.979 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.946    63.924    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.047    81.941    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.941    
                         arrival time                         -63.924    
  -------------------------------------------------------------------
                         slack                                 18.017    

Slack (MET) :             18.158ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.771ns  (logic 2.406ns (22.338%)  route 8.365ns (77.662%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    60.650    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.979 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.789    63.768    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.062    81.926    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.926    
                         arrival time                         -63.768    
  -------------------------------------------------------------------
                         slack                                 18.158    

Slack (MET) :             18.351ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.541ns  (logic 2.406ns (22.824%)  route 8.135ns (77.176%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    60.650    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.979 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.560    63.539    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398    82.310    
                         clock uncertainty           -0.319    81.991    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.101    81.890    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.890    
                         arrival time                         -63.539    
  -------------------------------------------------------------------
                         slack                                 18.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.231ns (9.732%)  route 2.143ns (90.268%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           0.000     1.748    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.092     1.524    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.545ns (17.497%)  route 2.570ns (82.503%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.952     2.486    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.319     1.434    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)         0.060     1.494    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.545ns (16.977%)  route 2.665ns (83.023%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.047     2.581    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.071     1.503    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.545ns (16.701%)  route 2.718ns (83.299%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.101     2.634    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.075     1.507    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.545ns (16.106%)  route 2.839ns (83.894%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.221     2.755    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.070     1.502    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.594ns (17.344%)  route 2.831ns (82.656%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.127     2.795    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.319     1.434    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.009     1.425    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.594ns (17.164%)  route 2.867ns (82.836%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.163     2.831    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.319     1.434    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.008     1.426    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.594ns (17.006%)  route 2.899ns (82.994%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.195     2.864    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.319     1.434    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.004     1.430    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             2.027ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.231ns (5.559%)  route 3.925ns (94.441%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.782     3.530    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.072     1.504    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.048ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.231ns (5.533%)  route 3.944ns (94.467%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.802     3.550    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.070     1.502    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  2.048    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       34.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 42.439 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540    42.439    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456    42.895 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848    43.743    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124    43.867 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801    44.667    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124    44.791 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786    45.578    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.702 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345    47.047    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    47.171 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153    48.324    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.899    82.811    
                         clock uncertainty           -0.213    82.598    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    82.393    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         82.393    
                         arrival time                         -48.324    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 42.439 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540    42.439    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456    42.895 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848    43.743    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124    43.867 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801    44.667    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124    44.791 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786    45.578    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.702 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345    47.047    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    47.171 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153    48.324    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    82.811    
                         clock uncertainty           -0.213    82.598    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    82.393    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         82.393    
                         arrival time                         -48.324    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 42.439 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540    42.439    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456    42.895 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848    43.743    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124    43.867 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801    44.667    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124    44.791 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786    45.578    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.702 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345    47.047    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    47.171 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153    48.324    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    82.811    
                         clock uncertainty           -0.213    82.598    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    82.393    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.393    
                         arrival time                         -48.324    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.884ns  (logic 0.952ns (16.178%)  route 4.932ns (83.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 42.439 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540    42.439    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456    42.895 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848    43.743    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124    43.867 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801    44.667    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124    44.791 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786    45.578    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.702 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345    47.047    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    47.171 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.153    48.324    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X31Y64         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    82.811    
                         clock uncertainty           -0.213    82.598    
    SLICE_X31Y64         FDCE (Setup_fdce_C_CE)      -0.205    82.393    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         82.393    
                         arrival time                         -48.324    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 81.911 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 42.439 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540    42.439    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456    42.895 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848    43.743    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124    43.867 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801    44.667    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124    44.791 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786    45.578    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.702 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345    47.047    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    47.171 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150    48.320    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    81.911    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    82.810    
                         clock uncertainty           -0.213    82.597    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    82.392    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         82.392    
                         arrival time                         -48.320    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 81.911 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 42.439 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540    42.439    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456    42.895 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848    43.743    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124    43.867 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801    44.667    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124    44.791 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786    45.578    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.702 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345    47.047    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    47.171 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150    48.320    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    81.911    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.899    82.810    
                         clock uncertainty           -0.213    82.597    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    82.392    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         82.392    
                         arrival time                         -48.320    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 81.911 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 42.439 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540    42.439    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456    42.895 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=6, routed)           0.848    43.743    graphics/sd/Q[4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124    43.867 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.801    44.667    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124    44.791 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.786    45.578    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.702 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          1.345    47.047    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    47.171 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.150    48.320    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.429    81.911    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    82.810    
                         clock uncertainty           -0.213    82.597    
    SLICE_X31Y65         FDCE (Setup_fdce_C_CE)      -0.205    82.392    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.392    
                         arrival time                         -48.320    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.085ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        6.028ns  (logic 0.580ns (9.621%)  route 5.448ns (90.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 42.439 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540    42.439    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456    42.895 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169    44.064    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124    44.188 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.279    48.467    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.914    82.823    
                         clock uncertainty           -0.213    82.610    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.058    82.552    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.552    
                         arrival time                         -48.467    
  -------------------------------------------------------------------
                         slack                                 34.085    

Slack (MET) :             34.116ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.988ns  (logic 0.580ns (9.687%)  route 5.408ns (90.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 42.439 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540    42.439    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456    42.895 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169    44.064    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124    44.188 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.238    48.427    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.914    82.823    
                         clock uncertainty           -0.213    82.610    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.067    82.543    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         82.543    
                         arrival time                         -48.427    
  -------------------------------------------------------------------
                         slack                                 34.116    

Slack (MET) :             34.127ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.983ns  (logic 0.580ns (9.694%)  route 5.403ns (90.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 42.439 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    40.123    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.247 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556    40.803    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.899 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.540    42.439    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456    42.895 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           1.169    44.064    food/part/hs/h_video
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124    44.188 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.234    48.422    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.914    82.823    
                         clock uncertainty           -0.213    82.610    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.061    82.549    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.549    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 34.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.437    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.578 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.184     0.762    graphics/sd/h_sync_state
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.555    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.118     0.437    
                         clock uncertainty            0.213     0.650    
    SLICE_X28Y70         FDCE (Hold_fdce_C_D)         0.075     0.725    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.941%)  route 0.172ns (48.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.172     0.752    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X29Y68         LUT6 (Prop_lut6_I1_O)        0.045     0.797 r  graphics/sd/h_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.797    graphics/sd/h_count[4]
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.105     0.452    
                         clock uncertainty            0.213     0.665    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.092     0.757    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.195     0.774    graphics/sd/Q[3]
    SLICE_X29Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.819 r  graphics/sd/h_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.819    graphics/sd/h_count[10]
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.105     0.452    
                         clock uncertainty            0.213     0.665    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.091     0.756    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=4, routed)           0.185     0.762    graphics/sd/sen_h_count[0]_6[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.807 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.807    graphics/sd/h_count[0]
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.819     0.554    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.118     0.436    
                         clock uncertainty            0.213     0.649    
    SLICE_X28Y71         FDCE (Hold_fdce_C_D)         0.092     0.741    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.563     0.448    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.773    graphics/sd/sen_v_sync[0]_4
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.818 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.818    graphics/sd/v_sync_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.832     0.567    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.120     0.448    
                         clock uncertainty            0.213     0.661    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.091     0.752    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.007%)  route 0.227ns (54.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.436    graphics/sd/pixel_clock0
    SLICE_X28Y71         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     0.577 f  graphics/sd/h_count_reg[9]/Q
                         net (fo=6, routed)           0.227     0.804    graphics/sd/Q[5]
    SLICE_X31Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.849 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/h_video_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.818     0.554    graphics/sd/pixel_clock0
    SLICE_X31Y70         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.084     0.470    
                         clock uncertainty            0.213     0.683    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.091     0.774    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.513%)  route 0.197ns (51.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.197     0.777    graphics/sd/Q[3]
    SLICE_X28Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.822 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.822    graphics/sd/h_count[7]
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.118     0.439    
                         clock uncertainty            0.213     0.652    
    SLICE_X28Y68         FDCE (Hold_fdce_C_D)         0.092     0.744    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.268%)  route 0.199ns (51.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          0.199     0.779    graphics/sd/Q[7]
    SLICE_X28Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.824 r  graphics/sd/h_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.824    graphics/sd/h_count[3]
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X28Y68         FDCE                                         r  graphics/sd/h_count_reg[3]/C
                         clock pessimism             -0.118     0.439    
                         clock uncertainty            0.213     0.652    
    SLICE_X28Y68         FDCE (Hold_fdce_C_D)         0.092     0.744    graphics/sd/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.147%)  route 0.200ns (51.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.437    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=6, routed)           0.200     0.778    graphics/sd/Q[1]
    SLICE_X28Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.823 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.823    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.555    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.118     0.437    
                         clock uncertainty            0.213     0.650    
    SLICE_X28Y70         FDPE (Hold_fdpe_C_D)         0.092     0.742    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X31Y65         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.583 f  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.252     0.835    graphics/sd/v_count_reg[11]_0[4]
    SLICE_X30Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.880 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.880    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X30Y64         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.560    graphics/sd/pixel_clock0
    SLICE_X30Y64         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.103     0.457    
                         clock uncertainty            0.213     0.670    
    SLICE_X30Y64         FDPE (Hold_fdpe_C_D)         0.120     0.790    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       17.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.254ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.771ns  (logic 0.890ns (7.561%)  route 10.881ns (92.439%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 52.905 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    52.905    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518    53.423 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811    55.234    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124    55.358 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794    57.152    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    57.276 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997    60.273    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    60.397 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.279    64.676    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.058    81.930    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.930    
                         arrival time                         -64.676    
  -------------------------------------------------------------------
                         slack                                 17.254    

Slack (MET) :             17.286ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.730ns  (logic 0.890ns (7.587%)  route 10.840ns (92.413%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 52.905 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    52.905    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518    53.423 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811    55.234    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124    55.358 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794    57.152    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    57.276 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997    60.273    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    60.397 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.238    64.636    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.067    81.921    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.921    
                         arrival time                         -64.636    
  -------------------------------------------------------------------
                         slack                                 17.286    

Slack (MET) :             17.297ns  (required time - arrival time)
  Source:                 food/part/hs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.726ns  (logic 0.890ns (7.590%)  route 10.836ns (92.410%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 52.905 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.545    52.905    food/part/hs/tile_clock
    SLICE_X34Y65         FDRE                                         r  food/part/hs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518    53.423 r  food/part/hs/sync_reg[1][5]/Q
                         net (fo=2, routed)           1.811    55.234    food/part/hs/sync_reg_n_0_[1][5]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.124    55.358 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794    57.152    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    57.276 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997    60.273    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    60.397 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.234    64.631    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.061    81.927    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.927    
                         arrival time                         -64.631    
  -------------------------------------------------------------------
                         slack                                 17.297    

Slack (MET) :             17.452ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.230ns  (logic 2.525ns (22.484%)  route 8.705ns (77.516%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977    59.726    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.055 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154    61.209    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119    61.328 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.900    64.228    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398    82.310    
                         clock uncertainty           -0.319    81.991    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.311    81.680    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.680    
                         arrival time                         -64.228    
  -------------------------------------------------------------------
                         slack                                 17.452    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.157ns  (logic 2.525ns (22.631%)  route 8.632ns (77.369%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977    59.726    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.055 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154    61.209    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119    61.328 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.827    64.155    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398    82.310    
                         clock uncertainty           -0.319    81.991    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.311    81.680    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.680    
                         arrival time                         -64.155    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.623ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.053ns  (logic 2.525ns (22.844%)  route 8.528ns (77.156%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977    59.726    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.055 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154    61.209    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119    61.328 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.723    64.051    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.310    
                         clock uncertainty           -0.319    81.991    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.317    81.674    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.674    
                         arrival time                         -64.051    
  -------------------------------------------------------------------
                         slack                                 17.623    

Slack (MET) :             17.624ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.305ns  (logic 2.406ns (21.282%)  route 8.899ns (78.718%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    60.650    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.979 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.324    64.303    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.061    81.927    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.927    
                         arrival time                         -64.303    
  -------------------------------------------------------------------
                         slack                                 17.624    

Slack (MET) :             18.017ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.927ns  (logic 2.406ns (22.019%)  route 8.521ns (77.981%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    60.650    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.979 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.946    63.924    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.047    81.941    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.941    
                         arrival time                         -63.924    
  -------------------------------------------------------------------
                         slack                                 18.017    

Slack (MET) :             18.158ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.771ns  (logic 2.406ns (22.338%)  route 8.365ns (77.662%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 81.909 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    60.650    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.979 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.789    63.768    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.909    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398    82.307    
                         clock uncertainty           -0.319    81.988    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.062    81.926    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.926    
                         arrival time                         -63.768    
  -------------------------------------------------------------------
                         slack                                 18.158    

Slack (MET) :             18.351ns  (required time - arrival time)
  Source:                 snek/genblk1[31].part/hs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.541ns  (logic 2.406ns (22.824%)  route 8.135ns (77.176%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 81.912 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 52.998 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.637    52.998    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y46         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456    53.454 r  snek/genblk1[31].part/hs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.724    54.178    snek/genblk1[31].part/hs/sync_reg[1]_63[0]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    54.302 f  snek/genblk1[31].part/hs/green_out[3]_i_561/O
                         net (fo=1, routed)           0.492    54.793    snek/genblk1[31].part/hs/green_out[3]_i_561_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.917 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625    56.543    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    56.667 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833    57.499    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    57.623 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000    57.623    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.021 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.021    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.135    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.249 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.249    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.363 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.363    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.477 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.477    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.591 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.591    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.748 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902    60.650    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329    60.979 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.560    63.539    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    79.792    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.892 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    80.392    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.483 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430    81.912    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398    82.310    
                         clock uncertainty           -0.319    81.991    
    SLICE_X28Y66         FDCE (Setup_fdce_C_D)       -0.101    81.890    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.890    
                         arrival time                         -63.539    
  -------------------------------------------------------------------
                         slack                                 18.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.231ns (9.732%)  route 2.143ns (90.268%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           0.000     1.748    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.092     1.524    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.545ns (17.497%)  route 2.570ns (82.503%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.952     2.486    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.319     1.434    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)         0.060     1.494    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.545ns (16.977%)  route 2.665ns (83.023%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.047     2.581    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.071     1.503    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.545ns (16.701%)  route 2.718ns (83.299%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.101     2.634    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.075     1.507    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.545ns (16.106%)  route 2.839ns (83.894%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.419    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.533 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.221     2.755    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X29Y68         FDCE (Hold_fdce_C_D)         0.070     1.502    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.594ns (17.344%)  route 2.831ns (82.656%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.127     2.795    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.319     1.434    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.009     1.425    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.594ns (17.164%)  route 2.867ns (82.836%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.163     2.831    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.319     1.434    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.008     1.426    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 snek/genblk1[87].part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.594ns (17.006%)  route 2.899ns (82.994%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.552    -0.629    snek/genblk1[87].part/vs/tile_clock
    SLICE_X40Y79         FDRE                                         r  snek/genblk1[87].part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  snek/genblk1[87].part/vs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.285    -0.203    snek/genblk1[87].part/vs/sync_reg_n_0_[1][7]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 f  snek/genblk1[87].part/vs/green_out[3]_i_28/O
                         net (fo=1, routed)           0.514     0.356    snek/genblk1[87].part/vs/v_match
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snek/genblk1[87].part/vs/green_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.401    snek/genblk1[87].part_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.556 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.556    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.601 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.455     1.056    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.170 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.619    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.668 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.195     2.864    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.114    
                         clock uncertainty            0.319     1.434    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)        -0.004     1.430    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             2.027ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.231ns (5.559%)  route 3.925ns (94.441%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.782     3.530    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.072     1.504    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.048ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.231ns (5.533%)  route 3.944ns (94.467%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    food/part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           1.080     0.596    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.641 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.703    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.802     3.550    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     1.112    
                         clock uncertainty            0.319     1.432    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.070     1.502    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  2.048    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8689 Endpoints
Min Delay          8689 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.497ns  (logic 5.310ns (39.339%)  route 8.188ns (60.661%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          4.807     6.263    graphics/hd/SW_IBUF[1]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.149     6.412 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.381     9.793    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.705    13.497 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    13.497    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.296ns  (logic 5.342ns (40.180%)  route 7.953ns (59.820%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          4.802     6.258    graphics/hd/SW_IBUF[1]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.154     6.412 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.152     9.564    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.732    13.296 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.296    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.191ns  (logic 5.311ns (40.261%)  route 7.880ns (59.739%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          4.494     5.950    graphics/hd/SW_IBUF[1]
    SLICE_X32Y67         LUT3 (Prop_lut3_I1_O)        0.150     6.100 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.386     9.486    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.704    13.191 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.191    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.189ns  (logic 5.334ns (40.445%)  route 7.855ns (59.555%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          4.697     6.153    graphics/hd/SW_IBUF[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I1_O)        0.154     6.307 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.157     9.465    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.724    13.189 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.189    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.009ns  (logic 5.099ns (39.197%)  route 7.910ns (60.803%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          4.697     6.153    graphics/hd/SW_IBUF[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I1_O)        0.124     6.277 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.212     9.490    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.009 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.009    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.973ns  (logic 5.332ns (41.104%)  route 7.641ns (58.896%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          4.699     6.155    graphics/hd/SW_IBUF[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I1_O)        0.149     6.304 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.942     9.246    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.727    12.973 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.973    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.944ns  (logic 5.287ns (40.841%)  route 7.658ns (59.159%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          4.307     5.763    graphics/hd/SW_IBUF[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I1_O)        0.119     5.882 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.350     9.233    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.711    12.944 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.944    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.925ns  (logic 5.104ns (39.490%)  route 7.821ns (60.510%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          4.699     6.155    graphics/hd/SW_IBUF[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I1_O)        0.124     6.279 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.122     9.401    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.925 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.925    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.922ns  (logic 5.104ns (39.498%)  route 7.818ns (60.502%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          4.494     5.950    graphics/hd/SW_IBUF[1]
    SLICE_X32Y67         LUT3 (Prop_lut3_I1_O)        0.124     6.074 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.325     9.398    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.922 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.922    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.895ns  (logic 5.086ns (39.439%)  route 7.809ns (60.561%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          4.802     6.258    graphics/hd/SW_IBUF[1]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.124     6.382 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.008     9.389    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.895 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.895    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[19].on_bits_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[19].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE                         0.000     0.000 r  snek/genblk1[19].on_bits_reg[19]/C
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[19].on_bits_reg[19]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[19].part/on
    SLICE_X47Y58         FDCE                                         r  snek/genblk1[19].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[1].on_bits_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/genblk1[1].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE                         0.000     0.000 r  snek/genblk1[1].on_bits_reg[1]/C
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  snek/genblk1[1].on_bits_reg[1]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[1].part/on
    SLICE_X49Y56         FDCE                                         r  snek/genblk1[1].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[20].on_bits_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[20].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE                         0.000     0.000 r  snek/genblk1[20].on_bits_reg[20]/C
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[20].on_bits_reg[20]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[20].part/on
    SLICE_X47Y58         FDCE                                         r  snek/genblk1[20].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[22].on_bits_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[22].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE                         0.000     0.000 r  snek/genblk1[22].on_bits_reg[22]/C
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[22].on_bits_reg[22]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[22].part/on
    SLICE_X47Y56         FDCE                                         r  snek/genblk1[22].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[23].on_bits_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[23].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE                         0.000     0.000 r  snek/genblk1[23].on_bits_reg[23]/C
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[23].on_bits_reg[23]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[23].part/on
    SLICE_X47Y56         FDCE                                         r  snek/genblk1[23].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[34].on_bits_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[34].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDCE                         0.000     0.000 r  snek/genblk1[34].on_bits_reg[34]/C
    SLICE_X49Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[34].on_bits_reg[34]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[34].part/on
    SLICE_X49Y56         FDCE                                         r  snek/genblk1[34].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[44].on_bits_reg[44]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[44].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDCE                         0.000     0.000 r  snek/genblk1[44].on_bits_reg[44]/C
    SLICE_X49Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[44].on_bits_reg[44]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[44].part/on
    SLICE_X49Y71         FDCE                                         r  snek/genblk1[44].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[49].on_bits_reg[49]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[49].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE                         0.000     0.000 r  snek/genblk1[49].on_bits_reg[49]/C
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[49].on_bits_reg[49]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[49].part/on
    SLICE_X49Y64         FDCE                                         r  snek/genblk1[49].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[50].on_bits_reg[50]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[50].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE                         0.000     0.000 r  snek/genblk1[50].on_bits_reg[50]/C
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[50].on_bits_reg[50]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[50].part/on
    SLICE_X49Y64         FDCE                                         r  snek/genblk1[50].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[74].on_bits_reg[74]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[74].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDCE                         0.000     0.000 r  snek/genblk1[74].on_bits_reg[74]/C
    SLICE_X49Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[74].on_bits_reg[74]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[74].part/on
    SLICE_X49Y71         FDCE                                         r  snek/genblk1[74].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    23.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    47.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    48.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    48.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    49.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.598ns  (logic 0.580ns (22.328%)  route 2.018ns (77.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.551    -0.961    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.135     0.630    snek/found_hit_reg_n_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.124     0.754 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.883     1.637    snek/snake_dead0
    SLICE_X37Y56         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.408ns  (logic 0.580ns (24.083%)  route 1.828ns (75.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.551    -0.961    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.135     0.630    snek/found_hit_reg_n_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.124     0.754 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.694     1.447    snek/snake_dead0
    SLICE_X37Y56         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.186ns (22.400%)  route 0.644ns (77.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.559    -0.622    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.408    -0.074    snek/found_hit_reg_n_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.045    -0.029 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.237     0.208    snek/snake_dead0
    SLICE_X37Y56         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.186ns (20.884%)  route 0.705ns (79.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.559    -0.622    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.408    -0.074    snek/found_hit_reg_n_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.045    -0.029 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.297     0.268    snek/snake_dead0
    SLICE_X37Y56         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.598ns  (logic 0.580ns (22.328%)  route 2.018ns (77.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.551    -0.961    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.135     0.630    snek/found_hit_reg_n_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.124     0.754 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.883     1.637    snek/snake_dead0
    SLICE_X37Y56         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.408ns  (logic 0.580ns (24.083%)  route 1.828ns (75.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.551    -0.961    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.135     0.630    snek/found_hit_reg_n_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.124     0.754 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.694     1.447    snek/snake_dead0
    SLICE_X37Y56         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.186ns (22.400%)  route 0.644ns (77.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.559    -0.622    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.408    -0.074    snek/found_hit_reg_n_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.045    -0.029 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.237     0.208    snek/snake_dead0
    SLICE_X37Y56         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.186ns (20.884%)  route 0.705ns (79.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.559    -0.622    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.408    -0.074    snek/found_hit_reg_n_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.045    -0.029 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.297     0.268    snek/snake_dead0
    SLICE_X37Y56         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 4.312ns (49.778%)  route 4.351ns (50.222%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     2.046    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.456     2.502 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.965     3.466    graphics/hd/sen_red_out[1]_13[3]
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.152     3.618 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.386     7.005    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.704    10.709 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.709    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.104ns (47.723%)  route 4.495ns (52.277%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.044    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     2.500 r  graphics/hd/red_out_reg[0]/Q
                         net (fo=1, routed)           1.373     3.873    graphics/hd/sen_red_out[1]_13[0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.997 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.122     7.119    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.643 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.643    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.535ns  (logic 4.453ns (52.176%)  route 4.082ns (47.824%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.044    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.419     2.463 r  graphics/hd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.732     3.194    graphics/hd/sen_blue_out[1]_15[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.323     3.517 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.350     6.868    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.711    10.579 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.579    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.471ns (53.719%)  route 3.852ns (46.281%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.545     2.047    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDCE (Prop_fdce_C_Q)         0.419     2.466 r  graphics/hd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.694     3.160    graphics/hd/sen_green_out[1]_14[0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.328     3.488 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.157     6.645    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.724    10.369 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.369    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.342ns (52.353%)  route 3.952ns (47.647%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.545     2.047    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDCE (Prop_fdce_C_Q)         0.456     2.503 r  graphics/hd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.800     3.303    graphics/hd/sen_green_out[1]_14[2]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.154     3.457 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.152     6.608    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.732    10.340 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.340    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 4.211ns (50.829%)  route 4.074ns (49.171%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541     2.043    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.419     2.462 r  graphics/hd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.968     3.429    graphics/hd/sen_blue_out[1]_15[0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.297     3.726 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.106     6.832    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.328 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.328    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 4.416ns (53.753%)  route 3.799ns (46.247%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.044    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.419     2.463 r  graphics/hd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.418     2.881    graphics/hd/sen_h_sync_line[1]_2
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.292     3.173 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.381     6.553    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.705    10.258 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.258    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 4.470ns (54.423%)  route 3.744ns (45.577%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.044    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.419     2.463 r  graphics/hd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.802     3.264    graphics/hd/sen_red_out[1]_13[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.324     3.588 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.942     6.530    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.727    10.258 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.258    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 4.234ns (52.770%)  route 3.789ns (47.230%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541     2.043    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.419     2.462 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.577     3.039    graphics/hd/sen_blue_out[1]_15[2]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.296     3.335 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.212     6.547    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.066 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.066    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.007ns  (logic 4.104ns (51.255%)  route 3.903ns (48.745%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     2.046    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.456     2.502 r  graphics/hd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.578     3.080    graphics/hd/sen_red_out[1]_13[2]
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.204 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.325     6.528    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.052 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.052    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.635ns  (logic 0.367ns (57.751%)  route 0.268ns (42.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.435    -1.561    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.367    -1.194 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.268    -0.925    food/rng_sync/D[7]
    SLICE_X28Y61         FDRE                                         r  food/rng_sync/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.367ns (56.103%)  route 0.287ns (43.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.432    -1.564    food/rng/value_reg[19]_0
    SLICE_X28Y64         FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDPE (Prop_fdpe_C_Q)         0.367    -1.197 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.287    -0.910    food/rng_sync/D[14]
    SLICE_X30Y63         FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.666ns  (logic 0.367ns (55.127%)  route 0.299ns (44.873%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.433    -1.563    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDPE (Prop_fdpe_C_Q)         0.367    -1.196 r  food/rng/value_reg[4]/Q
                         net (fo=2, routed)           0.299    -0.897    food/rng_sync/D[4]
    SLICE_X30Y62         FDRE                                         r  food/rng_sync/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.723ns  (logic 0.367ns (50.783%)  route 0.356ns (49.217%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.433    -1.563    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDPE (Prop_fdpe_C_Q)         0.367    -1.196 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.356    -0.840    food/rng_sync/D[9]
    SLICE_X32Y60         FDRE                                         r  food/rng_sync/sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.747ns  (logic 0.367ns (49.120%)  route 0.380ns (50.880%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.430    -1.566    food/rng/value_reg[19]_0
    SLICE_X33Y64         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDPE (Prop_fdpe_C_Q)         0.367    -1.199 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.380    -0.819    food/rng_sync/D[12]
    SLICE_X30Y63         FDRE                                         r  food/rng_sync/sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.786ns  (logic 0.367ns (46.706%)  route 0.419ns (53.294%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.435    -1.561    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.367    -1.194 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.419    -0.775    food/rng_sync/D[5]
    SLICE_X28Y61         FDRE                                         r  food/rng_sync/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.791ns  (logic 0.367ns (46.370%)  route 0.424ns (53.630%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.435    -1.561    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.367    -1.194 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.424    -0.769    food/rng_sync/D[6]
    SLICE_X28Y61         FDRE                                         r  food/rng_sync/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.809ns  (logic 0.367ns (45.355%)  route 0.442ns (54.645%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.432    -1.564    food/rng/value_reg[19]_0
    SLICE_X28Y64         FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDPE (Prop_fdpe_C_Q)         0.367    -1.197 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.442    -0.755    food/rng_sync/D[15]
    SLICE_X30Y63         FDRE                                         r  food/rng_sync/sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.857ns  (logic 0.367ns (42.805%)  route 0.490ns (57.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.433    -1.563    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDPE (Prop_fdpe_C_Q)         0.367    -1.196 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.490    -0.705    food/rng_sync/D[10]
    SLICE_X32Y60         FDRE                                         r  food/rng_sync/sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.875ns  (logic 0.367ns (41.965%)  route 0.508ns (58.035%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.435    -1.561    food/rng/value_reg[19]_0
    SLICE_X28Y59         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDPE (Prop_fdpe_C_Q)         0.367    -1.194 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.508    -0.686    food/rng_sync/D[0]
    SLICE_X29Y57         FDRE                                         r  food/rng_sync/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock_1
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 4.312ns (49.778%)  route 4.351ns (50.222%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     2.046    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.456     2.502 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.965     3.466    graphics/hd/sen_red_out[1]_13[3]
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.152     3.618 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.386     7.005    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.704    10.709 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.709    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.104ns (47.723%)  route 4.495ns (52.277%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.044    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     2.500 r  graphics/hd/red_out_reg[0]/Q
                         net (fo=1, routed)           1.373     3.873    graphics/hd/sen_red_out[1]_13[0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.997 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.122     7.119    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.643 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.643    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.535ns  (logic 4.453ns (52.176%)  route 4.082ns (47.824%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.044    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.419     2.463 r  graphics/hd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.732     3.194    graphics/hd/sen_blue_out[1]_15[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.323     3.517 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.350     6.868    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.711    10.579 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.579    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.471ns (53.719%)  route 3.852ns (46.281%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.545     2.047    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDCE (Prop_fdce_C_Q)         0.419     2.466 r  graphics/hd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.694     3.160    graphics/hd/sen_green_out[1]_14[0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.328     3.488 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.157     6.645    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.724    10.369 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.369    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.342ns (52.353%)  route 3.952ns (47.647%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.545     2.047    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDCE (Prop_fdce_C_Q)         0.456     2.503 r  graphics/hd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.800     3.303    graphics/hd/sen_green_out[1]_14[2]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.154     3.457 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.152     6.608    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.732    10.340 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.340    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 4.211ns (50.829%)  route 4.074ns (49.171%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541     2.043    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.419     2.462 r  graphics/hd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.968     3.429    graphics/hd/sen_blue_out[1]_15[0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.297     3.726 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.106     6.832    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.328 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.328    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 4.416ns (53.753%)  route 3.799ns (46.247%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.044    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.419     2.463 r  graphics/hd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.418     2.881    graphics/hd/sen_h_sync_line[1]_2
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.292     3.173 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.381     6.553    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.705    10.258 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.258    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 4.470ns (54.423%)  route 3.744ns (45.577%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     2.044    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.419     2.463 r  graphics/hd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.802     3.264    graphics/hd/sen_red_out[1]_13[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.324     3.588 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.942     6.530    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.727    10.258 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.258    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 4.234ns (52.770%)  route 3.789ns (47.230%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541     2.043    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.419     2.462 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.577     3.039    graphics/hd/sen_blue_out[1]_15[2]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.296     3.335 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.212     6.547    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.066 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.066    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.007ns  (logic 4.104ns (51.255%)  route 3.903ns (48.745%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.226    -0.286    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.162 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.567     0.406    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.502 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     2.046    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.456     2.502 r  graphics/hd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.578     3.080    graphics/hd/sen_red_out[1]_13[2]
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.204 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.325     6.528    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.052 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.052    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.635ns  (logic 0.367ns (57.751%)  route 0.268ns (42.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.435    -1.561    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.367    -1.194 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.268    -0.925    food/rng_sync/D[7]
    SLICE_X28Y61         FDRE                                         r  food/rng_sync/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.367ns (56.103%)  route 0.287ns (43.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.432    -1.564    food/rng/value_reg[19]_0
    SLICE_X28Y64         FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDPE (Prop_fdpe_C_Q)         0.367    -1.197 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.287    -0.910    food/rng_sync/D[14]
    SLICE_X30Y63         FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.666ns  (logic 0.367ns (55.127%)  route 0.299ns (44.873%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.433    -1.563    food/rng/value_reg[19]_0
    SLICE_X28Y62         FDPE                                         r  food/rng/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDPE (Prop_fdpe_C_Q)         0.367    -1.196 r  food/rng/value_reg[4]/Q
                         net (fo=2, routed)           0.299    -0.897    food/rng_sync/D[4]
    SLICE_X30Y62         FDRE                                         r  food/rng_sync/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.723ns  (logic 0.367ns (50.783%)  route 0.356ns (49.217%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.433    -1.563    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDPE (Prop_fdpe_C_Q)         0.367    -1.196 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.356    -0.840    food/rng_sync/D[9]
    SLICE_X32Y60         FDRE                                         r  food/rng_sync/sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.747ns  (logic 0.367ns (49.120%)  route 0.380ns (50.880%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.430    -1.566    food/rng/value_reg[19]_0
    SLICE_X33Y64         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDPE (Prop_fdpe_C_Q)         0.367    -1.199 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.380    -0.819    food/rng_sync/D[12]
    SLICE_X30Y63         FDRE                                         r  food/rng_sync/sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.786ns  (logic 0.367ns (46.706%)  route 0.419ns (53.294%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.435    -1.561    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.367    -1.194 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.419    -0.775    food/rng_sync/D[5]
    SLICE_X28Y61         FDRE                                         r  food/rng_sync/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.791ns  (logic 0.367ns (46.370%)  route 0.424ns (53.630%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.435    -1.561    food/rng/value_reg[19]_0
    SLICE_X28Y60         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDPE (Prop_fdpe_C_Q)         0.367    -1.194 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.424    -0.769    food/rng_sync/D[6]
    SLICE_X28Y61         FDRE                                         r  food/rng_sync/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.809ns  (logic 0.367ns (45.355%)  route 0.442ns (54.645%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.432    -1.564    food/rng/value_reg[19]_0
    SLICE_X28Y64         FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDPE (Prop_fdpe_C_Q)         0.367    -1.197 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.442    -0.755    food/rng_sync/D[15]
    SLICE_X30Y63         FDRE                                         r  food/rng_sync/sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.857ns  (logic 0.367ns (42.805%)  route 0.490ns (57.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.433    -1.563    food/rng/value_reg[19]_0
    SLICE_X31Y60         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDPE (Prop_fdpe_C_Q)         0.367    -1.196 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.490    -0.705    food/rng_sync/D[10]
    SLICE_X32Y60         FDRE                                         r  food/rng_sync/sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.875ns  (logic 0.367ns (41.965%)  route 0.508ns (58.035%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.435    -1.561    food/rng/value_reg[19]_0
    SLICE_X28Y59         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDPE (Prop_fdpe_C_Q)         0.367    -1.194 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.508    -0.686    food/rng_sync/D[0]
    SLICE_X29Y57         FDRE                                         r  food/rng_sync/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.639ns  (logic 4.312ns (49.918%)  route 4.327ns (50.082%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.544     2.039    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     2.495 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.940     3.435    graphics/hd/Q[3]
    SLICE_X32Y67         LUT3 (Prop_lut3_I2_O)        0.152     3.587 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.386     6.974    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.704    10.678 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.678    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 4.448ns (51.954%)  route 4.113ns (48.046%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     2.036    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.419     2.455 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.732     3.187    graphics/hd/sen_h_sync_line[0]_0
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.324     3.511 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.381     6.892    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.705    10.597 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.597    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.472ns  (logic 4.319ns (50.981%)  route 4.153ns (49.019%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.546     2.041    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.456     2.497 r  graphics/sd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.803     3.300    graphics/hd/VGA_BLUE[2][1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.152     3.452 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.350     6.802    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.711    10.513 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.513    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 4.099ns (50.486%)  route 4.020ns (49.514%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.546     2.041    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.456     2.497 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.807     3.304    graphics/hd/VGA_BLUE[2][2]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.124     3.428 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.212     6.641    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.160 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.160    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 4.333ns (53.681%)  route 3.739ns (46.319%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.546     2.041    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.456     2.497 r  graphics/sd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.581     3.078    graphics/hd/VGA_GREEN[3][0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.153     3.231 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.157     6.389    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.724    10.113 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.113    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.083ns (50.888%)  route 3.941ns (49.112%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.549     2.044    graphics/sd/pixel_clock0
    SLICE_X29Y63         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.456     2.500 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           1.190     3.690    graphics/hd/sen_v_sync_line[0]_1
    SLICE_X28Y55         LUT3 (Prop_lut3_I2_O)        0.124     3.814 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.751     6.565    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.068 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.068    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 4.332ns (55.100%)  route 3.530ns (44.900%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.544     2.039    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     2.495 r  graphics/sd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.588     3.083    graphics/hd/Q[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.149     3.232 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.942     6.174    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.727     9.902 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.902    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 4.443ns (56.518%)  route 3.418ns (43.482%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.419     2.457 r  graphics/sd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.267     2.724    graphics/hd/VGA_GREEN[3][2]
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.292     3.016 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.152     6.167    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.732     9.899 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.899    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 4.104ns (52.230%)  route 3.753ns (47.770%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.544     2.039    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     2.495 r  graphics/sd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.429     2.924    graphics/hd/Q[2]
    SLICE_X32Y67         LUT3 (Prop_lut3_I2_O)        0.124     3.048 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.325     6.372    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.896 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.896    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 4.075ns (52.078%)  route 3.750ns (47.922%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.546     2.041    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.456     2.497 r  graphics/sd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.644     3.141    graphics/hd/VGA_BLUE[2][0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.124     3.265 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.106     6.371    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     9.866 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.866    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.417ns (58.490%)  route 1.006ns (41.510%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.220     0.800    graphics/hd/VGA_GREEN[3][3]
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.845 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.786     1.631    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.862 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.862    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.434ns (56.629%)  route 1.098ns (43.371%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.128     0.567 r  graphics/sd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.139     0.706    graphics/hd/VGA_GREEN[3][1]
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.099     0.805 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.959     1.764    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.970 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.970    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.383ns (53.594%)  route 1.197ns (46.406%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.556     0.441    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.141     0.582 r  graphics/sd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.218     0.800    graphics/hd/VGA_BLUE[2][0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.845 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.979     1.824    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.020 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.020    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.472ns (56.680%)  route 1.125ns (43.320%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.555     0.440    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.141     0.581 r  graphics/sd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.201     0.782    graphics/hd/Q[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.044     0.826 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.924     1.750    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.287     3.037 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.037    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.411ns (53.646%)  route 1.219ns (46.354%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.555     0.440    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.141     0.581 r  graphics/sd/red_out_reg[0]/Q
                         net (fo=1, routed)           0.215     0.796    graphics/hd/Q[0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.841 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.004     1.845    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.069 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.069    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.527ns (57.989%)  route 1.106ns (42.011%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.128     0.567 r  graphics/sd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.086     0.652    graphics/hd/VGA_GREEN[3][2]
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.104     0.756 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.021     1.777    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.295     3.072 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.072    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.390ns (52.504%)  route 1.258ns (47.496%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X29Y63         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.432     1.015    graphics/hd/sen_v_sync_line[0]_1
    SLICE_X28Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.060 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.826     1.886    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.090 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.090    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.411ns (52.875%)  route 1.257ns (47.125%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.555     0.440    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.141     0.581 r  graphics/sd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.157     0.738    graphics/hd/Q[2]
    SLICE_X32Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.101     1.883    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.108 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.108    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.473ns (54.519%)  route 1.229ns (45.481%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.556     0.441    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.141     0.582 r  graphics/sd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.200     0.782    graphics/hd/VGA_GREEN[3][0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.827 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.028     1.856    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.287     3.142 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.142    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.406ns (51.351%)  route 1.332ns (48.649%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.556     0.441    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.141     0.582 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.286     0.868    graphics/hd/VGA_BLUE[2][2]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.913 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.045     1.959    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.178 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.178    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.639ns  (logic 4.312ns (49.918%)  route 4.327ns (50.082%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.544     2.039    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     2.495 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.940     3.435    graphics/hd/Q[3]
    SLICE_X32Y67         LUT3 (Prop_lut3_I2_O)        0.152     3.587 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.386     6.974    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.704    10.678 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.678    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 4.448ns (51.954%)  route 4.113ns (48.046%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     2.036    graphics/sd/pixel_clock0
    SLICE_X28Y70         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.419     2.455 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.732     3.187    graphics/hd/sen_h_sync_line[0]_0
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.324     3.511 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.381     6.892    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.705    10.597 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.597    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.472ns  (logic 4.319ns (50.981%)  route 4.153ns (49.019%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.546     2.041    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.456     2.497 r  graphics/sd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.803     3.300    graphics/hd/VGA_BLUE[2][1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.152     3.452 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.350     6.802    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.711    10.513 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.513    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 4.099ns (50.486%)  route 4.020ns (49.514%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.546     2.041    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.456     2.497 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.807     3.304    graphics/hd/VGA_BLUE[2][2]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.124     3.428 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.212     6.641    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.160 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.160    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 4.333ns (53.681%)  route 3.739ns (46.319%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.546     2.041    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.456     2.497 r  graphics/sd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.581     3.078    graphics/hd/VGA_GREEN[3][0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.153     3.231 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.157     6.389    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.724    10.113 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.113    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.083ns (50.888%)  route 3.941ns (49.112%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.549     2.044    graphics/sd/pixel_clock0
    SLICE_X29Y63         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.456     2.500 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           1.190     3.690    graphics/hd/sen_v_sync_line[0]_1
    SLICE_X28Y55         LUT3 (Prop_lut3_I2_O)        0.124     3.814 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.751     6.565    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.068 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.068    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 4.332ns (55.100%)  route 3.530ns (44.900%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.544     2.039    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     2.495 r  graphics/sd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.588     3.083    graphics/hd/Q[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.149     3.232 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.942     6.174    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.727     9.902 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.902    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 4.443ns (56.518%)  route 3.418ns (43.482%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     2.038    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.419     2.457 r  graphics/sd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.267     2.724    graphics/hd/VGA_GREEN[3][2]
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.292     3.016 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.152     6.167    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.732     9.899 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.899    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 4.104ns (52.230%)  route 3.753ns (47.770%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.544     2.039    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.456     2.495 r  graphics/sd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.429     2.924    graphics/hd/Q[2]
    SLICE_X32Y67         LUT3 (Prop_lut3_I2_O)        0.124     3.048 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.325     6.372    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.896 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.896    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 4.075ns (52.078%)  route 3.750ns (47.922%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.231    -0.281    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.157 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.556     0.399    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.495 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.546     2.041    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.456     2.497 r  graphics/sd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.644     3.141    graphics/hd/VGA_BLUE[2][0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.124     3.265 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.106     6.371    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     9.866 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.866    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.417ns (58.490%)  route 1.006ns (41.510%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.220     0.800    graphics/hd/VGA_GREEN[3][3]
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.845 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.786     1.631    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.862 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.862    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.434ns (56.629%)  route 1.098ns (43.371%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.128     0.567 r  graphics/sd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.139     0.706    graphics/hd/VGA_GREEN[3][1]
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.099     0.805 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.959     1.764    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.970 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.970    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.383ns (53.594%)  route 1.197ns (46.406%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.556     0.441    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.141     0.582 r  graphics/sd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.218     0.800    graphics/hd/VGA_BLUE[2][0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.845 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.979     1.824    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.020 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.020    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.472ns (56.680%)  route 1.125ns (43.320%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.555     0.440    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.141     0.581 r  graphics/sd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.201     0.782    graphics/hd/Q[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.044     0.826 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.924     1.750    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.287     3.037 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.037    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.411ns (53.646%)  route 1.219ns (46.354%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.555     0.440    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.141     0.581 r  graphics/sd/red_out_reg[0]/Q
                         net (fo=1, routed)           0.215     0.796    graphics/hd/Q[0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.841 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.004     1.845    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.069 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.069    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.527ns (57.989%)  route 1.106ns (42.011%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.439    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.128     0.567 r  graphics/sd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.086     0.652    graphics/hd/VGA_GREEN[3][2]
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.104     0.756 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.021     1.777    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.295     3.072 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.072    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.390ns (52.504%)  route 1.258ns (47.496%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.557     0.442    graphics/sd/pixel_clock0
    SLICE_X29Y63         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.432     1.015    graphics/hd/sen_v_sync_line[0]_1
    SLICE_X28Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.060 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.826     1.886    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.090 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.090    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.411ns (52.875%)  route 1.257ns (47.125%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.555     0.440    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.141     0.581 r  graphics/sd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.157     0.738    graphics/hd/Q[2]
    SLICE_X32Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.101     1.883    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.108 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.108    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.473ns (54.519%)  route 1.229ns (45.481%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.556     0.441    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.141     0.582 r  graphics/sd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.200     0.782    graphics/hd/VGA_GREEN[3][0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.827 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.028     1.856    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.287     3.142 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.142    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.406ns (51.351%)  route 1.332ns (48.649%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.789    -0.392    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.206    -0.141    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.115 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.556     0.441    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.141     0.582 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.286     0.868    graphics/hd/VGA_BLUE[2][2]
    SLICE_X28Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.913 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.045     1.959    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.178 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.178    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock

Max Delay          1639 Endpoints
Min Delay          1639 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.453ns (14.510%)  route 8.560ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.560    10.013    display/SW_IBUF[0]
    SLICE_X60Y13         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X60Y13         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.453ns (14.510%)  route 8.560ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.560    10.013    display/SW_IBUF[0]
    SLICE_X61Y13         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y13         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.453ns (14.510%)  route 8.560ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.560    10.013    display/SW_IBUF[0]
    SLICE_X61Y13         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y13         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.453ns (14.510%)  route 8.560ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.560    10.013    display/SW_IBUF[0]
    SLICE_X61Y13         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y13         FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.453ns (14.510%)  route 8.560ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.560    10.013    display/SW_IBUF[0]
    SLICE_X61Y13         FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y13         FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.865ns  (logic 1.453ns (14.728%)  route 8.412ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.412     9.865    display/SW_IBUF[0]
    SLICE_X61Y14         FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y14         FDCE                                         r  display/clock_divide_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[6]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.865ns  (logic 1.453ns (14.728%)  route 8.412ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.412     9.865    display/SW_IBUF[0]
    SLICE_X61Y14         FDCE                                         f  display/clock_divide_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y14         FDCE                                         r  display/clock_divide_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[7]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.865ns  (logic 1.453ns (14.728%)  route 8.412ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.412     9.865    display/SW_IBUF[0]
    SLICE_X61Y14         FDCE                                         f  display/clock_divide_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y14         FDCE                                         r  display/clock_divide_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[8]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.865ns  (logic 1.453ns (14.728%)  route 8.412ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.412     9.865    display/SW_IBUF[0]
    SLICE_X61Y14         FDCE                                         f  display/clock_divide_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y14         FDCE                                         r  display/clock_divide_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[10]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.704ns  (logic 1.453ns (14.972%)  route 8.251ns (85.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.251     9.704    display/SW_IBUF[0]
    SLICE_X61Y15         FDCE                                         f  display/clock_divide_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.512    -1.483    display/tile_clock
    SLICE_X61Y15         FDCE                                         r  display/clock_divide_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[0].cols_reg[0][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.276ns (29.269%)  route 0.667ns (70.731%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE                         0.000     0.000 r  snek/genblk1[0].cols_reg[0][7]/C
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[0].cols_reg[0][7]/Q
                         net (fo=7, routed)           0.360     0.501    snek/head_col[7]
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.546 f  snek/found_hit_i_4/O
                         net (fo=1, routed)           0.050     0.596    snek/found_hit_i_4_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.641 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.257     0.898    snek/found_hit_i_2_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I3_O)        0.045     0.943 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     0.943    snek/found_hit_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.827    -0.862    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 snek/length_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.354ns (34.199%)  route 0.681ns (65.801%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDPE                         0.000     0.000 r  snek/length_reg[2]/C
    SLICE_X51Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  snek/length_reg[2]/Q
                         net (fo=64, routed)          0.430     0.571    snek/length[2]
    SLICE_X44Y64         LUT4 (Prop_lut4_I1_O)        0.049     0.620 r  snek/FSM_onehot_nstate[2]_i_6/O
                         net (fo=1, routed)           0.000     0.620    snek/FSM_onehot_nstate[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.739 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.251     0.990    snek/nstate20_in
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.035 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.035    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.827    -0.862    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C

Slack:                    inf
  Source:                 snek/length_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.354ns (31.785%)  route 0.760ns (68.215%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDPE                         0.000     0.000 r  snek/length_reg[2]/C
    SLICE_X51Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  snek/length_reg[2]/Q
                         net (fo=64, routed)          0.430     0.571    snek/length[2]
    SLICE_X44Y64         LUT4 (Prop_lut4_I1_O)        0.049     0.620 r  snek/FSM_onehot_nstate[2]_i_6/O
                         net (fo=1, routed)           0.000     0.620    snek/FSM_onehot_nstate[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.739 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.329     1.069    snek/nstate20_in
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.114 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.114    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.827    -0.862    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C

Slack:                    inf
  Source:                 snek/length_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.354ns (24.299%)  route 1.103ns (75.701%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDPE                         0.000     0.000 r  snek/length_reg[2]/C
    SLICE_X51Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  snek/length_reg[2]/Q
                         net (fo=64, routed)          0.430     0.571    snek/length[2]
    SLICE_X44Y64         LUT4 (Prop_lut4_I1_O)        0.049     0.620 r  snek/FSM_onehot_nstate[2]_i_6/O
                         net (fo=1, routed)           0.000     0.620    snek/FSM_onehot_nstate[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.739 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.673     1.412    snek/nstate20_in
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.457 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.457    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[39].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.331ns  (logic 0.267ns (11.468%)  route 2.063ns (88.532%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.752     1.977    graphics/hd/SW_IBUF[1]
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.043     2.020 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         0.311     2.331    snek/genblk1[39].part/vs/v_count[6]
    SLICE_X34Y64         FDRE                                         r  snek/genblk1[39].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[39].part/vs/tile_clock
    SLICE_X34Y64         FDRE                                         r  snek/genblk1[39].part/vs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[31].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.267ns (11.345%)  route 2.089ns (88.655%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.817     2.042    graphics/hd/SW_IBUF[1]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.043     2.085 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     2.356    snek/genblk1[31].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[31].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.267ns (11.345%)  route 2.089ns (88.655%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.817     2.042    graphics/hd/SW_IBUF[1]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.043     2.085 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     2.356    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[41].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[99].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.368ns  (logic 0.269ns (11.371%)  route 2.099ns (88.629%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.752     1.977    graphics/hd/SW_IBUF[1]
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.045     2.022 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.346     2.368    snek/genblk1[99].part/vs/v_count[4]
    SLICE_X35Y67         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.869    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y67         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[0][4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[31].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.381ns  (logic 0.267ns (11.224%)  route 2.114ns (88.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.752     1.977    graphics/hd/SW_IBUF[1]
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.043     2.020 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         0.362     2.381    snek/genblk1[31].part/vs/v_count[6]
    SLICE_X32Y66         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[31].part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[46].part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.269ns (11.294%)  route 2.115ns (88.706%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.817     2.042    graphics/hd/SW_IBUF[1]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.045     2.087 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=101, routed)         0.298     2.384    snek/genblk1[46].part/vs/v_count[1]
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[46].part/vs/tile_clock
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock_1

Max Delay          1639 Endpoints
Min Delay          1639 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.453ns (14.510%)  route 8.560ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.560    10.013    display/SW_IBUF[0]
    SLICE_X60Y13         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X60Y13         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.453ns (14.510%)  route 8.560ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.560    10.013    display/SW_IBUF[0]
    SLICE_X61Y13         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y13         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.453ns (14.510%)  route 8.560ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.560    10.013    display/SW_IBUF[0]
    SLICE_X61Y13         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y13         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.453ns (14.510%)  route 8.560ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.560    10.013    display/SW_IBUF[0]
    SLICE_X61Y13         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y13         FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.453ns (14.510%)  route 8.560ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.560    10.013    display/SW_IBUF[0]
    SLICE_X61Y13         FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y13         FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.865ns  (logic 1.453ns (14.728%)  route 8.412ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.412     9.865    display/SW_IBUF[0]
    SLICE_X61Y14         FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y14         FDCE                                         r  display/clock_divide_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[6]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.865ns  (logic 1.453ns (14.728%)  route 8.412ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.412     9.865    display/SW_IBUF[0]
    SLICE_X61Y14         FDCE                                         f  display/clock_divide_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y14         FDCE                                         r  display/clock_divide_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[7]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.865ns  (logic 1.453ns (14.728%)  route 8.412ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.412     9.865    display/SW_IBUF[0]
    SLICE_X61Y14         FDCE                                         f  display/clock_divide_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y14         FDCE                                         r  display/clock_divide_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[8]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.865ns  (logic 1.453ns (14.728%)  route 8.412ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.412     9.865    display/SW_IBUF[0]
    SLICE_X61Y14         FDCE                                         f  display/clock_divide_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X61Y14         FDCE                                         r  display/clock_divide_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[10]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.704ns  (logic 1.453ns (14.972%)  route 8.251ns (85.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.251     9.704    display/SW_IBUF[0]
    SLICE_X61Y15         FDCE                                         f  display/clock_divide_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.512    -1.483    display/tile_clock
    SLICE_X61Y15         FDCE                                         r  display/clock_divide_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[0].cols_reg[0][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.276ns (29.269%)  route 0.667ns (70.731%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE                         0.000     0.000 r  snek/genblk1[0].cols_reg[0][7]/C
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[0].cols_reg[0][7]/Q
                         net (fo=7, routed)           0.360     0.501    snek/head_col[7]
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.546 f  snek/found_hit_i_4/O
                         net (fo=1, routed)           0.050     0.596    snek/found_hit_i_4_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.641 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.257     0.898    snek/found_hit_i_2_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I3_O)        0.045     0.943 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     0.943    snek/found_hit_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.827    -0.862    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 snek/length_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.354ns (34.199%)  route 0.681ns (65.801%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDPE                         0.000     0.000 r  snek/length_reg[2]/C
    SLICE_X51Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  snek/length_reg[2]/Q
                         net (fo=64, routed)          0.430     0.571    snek/length[2]
    SLICE_X44Y64         LUT4 (Prop_lut4_I1_O)        0.049     0.620 r  snek/FSM_onehot_nstate[2]_i_6/O
                         net (fo=1, routed)           0.000     0.620    snek/FSM_onehot_nstate[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.739 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.251     0.990    snek/nstate20_in
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.035 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.035    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.827    -0.862    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C

Slack:                    inf
  Source:                 snek/length_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.354ns (31.785%)  route 0.760ns (68.215%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDPE                         0.000     0.000 r  snek/length_reg[2]/C
    SLICE_X51Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  snek/length_reg[2]/Q
                         net (fo=64, routed)          0.430     0.571    snek/length[2]
    SLICE_X44Y64         LUT4 (Prop_lut4_I1_O)        0.049     0.620 r  snek/FSM_onehot_nstate[2]_i_6/O
                         net (fo=1, routed)           0.000     0.620    snek/FSM_onehot_nstate[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.739 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.329     1.069    snek/nstate20_in
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.114 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.114    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.827    -0.862    snek/tile_clock
    SLICE_X44Y62         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C

Slack:                    inf
  Source:                 snek/length_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.354ns (24.299%)  route 1.103ns (75.701%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDPE                         0.000     0.000 r  snek/length_reg[2]/C
    SLICE_X51Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  snek/length_reg[2]/Q
                         net (fo=64, routed)          0.430     0.571    snek/length[2]
    SLICE_X44Y64         LUT4 (Prop_lut4_I1_O)        0.049     0.620 r  snek/FSM_onehot_nstate[2]_i_6/O
                         net (fo=1, routed)           0.000     0.620    snek/FSM_onehot_nstate[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.739 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.673     1.412    snek/nstate20_in
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.457 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.457    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.859    snek/tile_clock
    SLICE_X35Y46         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[39].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.331ns  (logic 0.267ns (11.468%)  route 2.063ns (88.532%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.752     1.977    graphics/hd/SW_IBUF[1]
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.043     2.020 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         0.311     2.331    snek/genblk1[39].part/vs/v_count[6]
    SLICE_X34Y64         FDRE                                         r  snek/genblk1[39].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[39].part/vs/tile_clock
    SLICE_X34Y64         FDRE                                         r  snek/genblk1[39].part/vs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[31].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.267ns (11.345%)  route 2.089ns (88.655%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.817     2.042    graphics/hd/SW_IBUF[1]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.043     2.085 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     2.356    snek/genblk1[31].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[31].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.267ns (11.345%)  route 2.089ns (88.655%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.817     2.042    graphics/hd/SW_IBUF[1]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.043     2.085 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.271     2.356    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[41].part/vs/tile_clock
    SLICE_X33Y65         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[99].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.368ns  (logic 0.269ns (11.371%)  route 2.099ns (88.629%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.752     1.977    graphics/hd/SW_IBUF[1]
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.045     2.022 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.346     2.368    snek/genblk1[99].part/vs/v_count[4]
    SLICE_X35Y67         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.869    snek/genblk1[99].part/vs/tile_clock
    SLICE_X35Y67         FDRE                                         r  snek/genblk1[99].part/vs/sync_reg[0][4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[31].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.381ns  (logic 0.267ns (11.224%)  route 2.114ns (88.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.752     1.977    graphics/hd/SW_IBUF[1]
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.043     2.020 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         0.362     2.381    snek/genblk1[31].part/vs/v_count[6]
    SLICE_X32Y66         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[31].part/vs/tile_clock
    SLICE_X32Y66         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[46].part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.269ns (11.294%)  route 2.115ns (88.706%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.817     2.042    graphics/hd/SW_IBUF[1]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.045     2.087 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=101, routed)         0.298     2.384    snek/genblk1[46].part/vs/v_count[1]
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[46].part/vs/tile_clock
    SLICE_X31Y62         FDRE                                         r  snek/genblk1[46].part/vs/sync_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.386ns  (logic 2.665ns (25.659%)  route 7.721ns (74.341%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     9.093    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     9.217 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169    10.386    graphics/hd/blue_out0[2]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     1.105    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.386ns  (logic 2.665ns (25.661%)  route 7.721ns (74.339%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     9.093    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     9.217 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169    10.386    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     1.104    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.386ns  (logic 2.665ns (25.661%)  route 7.721ns (74.339%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     9.093    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     9.217 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169    10.386    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     1.104    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.548ns  (logic 2.541ns (26.612%)  route 7.007ns (73.388%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     7.786    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     8.115 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.434     9.548    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     1.109    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[16]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.453ns (15.345%)  route 8.015ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.015     9.468    food/rng/SW_IBUF[0]
    SLICE_X28Y57         FDPE                                         f  food/rng/value_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.436    -1.560    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[17]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.453ns (15.345%)  route 8.015ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.015     9.468    food/rng/SW_IBUF[0]
    SLICE_X28Y57         FDPE                                         f  food/rng/value_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.436    -1.560    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[17]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[18]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.453ns (15.345%)  route 8.015ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.015     9.468    food/rng/SW_IBUF[0]
    SLICE_X28Y57         FDPE                                         f  food/rng/value_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.436    -1.560    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[18]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[19]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.453ns (15.345%)  route 8.015ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.015     9.468    food/rng/SW_IBUF[0]
    SLICE_X28Y57         FDPE                                         f  food/rng/value_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.436    -1.560    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[19]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.406ns  (logic 2.541ns (27.014%)  route 6.865ns (72.986%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     7.786    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     8.115 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.292     9.406    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     1.109    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.390ns  (logic 2.541ns (27.061%)  route 6.849ns (72.939%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     7.786    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     8.115 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.275     9.390    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     1.109    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.428ns (24.100%)  route 1.348ns (75.900%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.204    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.318 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.458     1.776    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.428ns (23.677%)  route 1.380ns (76.323%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.204    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.318 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.490     1.808    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.428ns (23.645%)  route 1.382ns (76.355%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.204    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.318 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.493     1.810    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.231ns (12.614%)  route 1.600ns (87.386%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE                         0.000     0.000 r  food/part/cur_row_reg[4]/C
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[4]/Q
                         net (fo=1, routed)           0.220     0.361    food/part/hs/red_out[3]_i_4_0[3]
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.406 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.673     1.080    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.125 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     1.831    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.231ns (12.614%)  route 1.600ns (87.386%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE                         0.000     0.000 r  food/part/cur_row_reg[4]/C
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[4]/Q
                         net (fo=1, routed)           0.220     0.361    food/part/hs/red_out[3]_i_4_0[3]
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.406 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.673     1.080    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.125 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     1.831    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.428ns (23.309%)  route 1.408ns (76.691%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.204    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.318 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.519     1.836    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.231ns (12.481%)  route 1.620ns (87.519%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE                         0.000     0.000 r  food/part/cur_row_reg[4]/C
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[4]/Q
                         net (fo=1, routed)           0.220     0.361    food/part/hs/red_out[3]_i_4_0[3]
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.406 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.673     1.080    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.125 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     1.851    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.231ns (12.481%)  route 1.620ns (87.519%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE                         0.000     0.000 r  food/part/cur_row_reg[4]/C
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[4]/Q
                         net (fo=1, routed)           0.220     0.361    food/part/hs/red_out[3]_i_4_0[3]
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.406 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.673     1.080    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.125 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     1.851    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.266ns (13.557%)  route 1.696ns (86.443%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        1.696     1.917    graphics/hd/SW_IBUF[0]
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     1.962    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.831     0.558    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.041ns  (logic 0.276ns (13.523%)  route 1.765ns (86.477%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.264     0.405    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.450 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.527     0.976    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.021 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.510     1.531    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.576 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.465     2.041    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.819     0.547    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock_1

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.386ns  (logic 2.665ns (25.659%)  route 7.721ns (74.341%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     9.093    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     9.217 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169    10.386    graphics/hd/blue_out0[2]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     1.105    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.386ns  (logic 2.665ns (25.661%)  route 7.721ns (74.339%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     9.093    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     9.217 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169    10.386    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     1.104    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.386ns  (logic 2.665ns (25.661%)  route 7.721ns (74.339%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.277     9.093    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     9.217 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.169    10.386    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     1.104    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.548ns  (logic 2.541ns (26.612%)  route 7.007ns (73.388%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     7.786    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     8.115 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.434     9.548    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     1.109    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[16]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.453ns (15.345%)  route 8.015ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.015     9.468    food/rng/SW_IBUF[0]
    SLICE_X28Y57         FDPE                                         f  food/rng/value_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.436    -1.560    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[17]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.453ns (15.345%)  route 8.015ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.015     9.468    food/rng/SW_IBUF[0]
    SLICE_X28Y57         FDPE                                         f  food/rng/value_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.436    -1.560    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[17]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[18]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.453ns (15.345%)  route 8.015ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.015     9.468    food/rng/SW_IBUF[0]
    SLICE_X28Y57         FDPE                                         f  food/rng/value_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.436    -1.560    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[18]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[19]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.453ns (15.345%)  route 8.015ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        8.015     9.468    food/rng/SW_IBUF[0]
    SLICE_X28Y57         FDPE                                         f  food/rng/value_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.436    -1.560    food/rng/value_reg[19]_0
    SLICE_X28Y57         FDPE                                         r  food/rng/value_reg[19]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.406ns  (logic 2.541ns (27.014%)  route 6.865ns (72.986%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     7.786    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     8.115 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.292     9.406    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     1.109    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.390ns  (logic 2.541ns (27.061%)  route 6.849ns (72.939%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.276     7.786    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.329     8.115 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.275     9.390    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.975    -1.020    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.920 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.509    -0.411    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.320 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.429     1.109    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.428ns (24.100%)  route 1.348ns (75.900%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.204    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.318 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.458     1.776    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.428ns (23.677%)  route 1.380ns (76.323%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.204    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.318 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.490     1.808    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.428ns (23.645%)  route 1.382ns (76.355%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.204    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.318 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.493     1.810    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.231ns (12.614%)  route 1.600ns (87.386%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE                         0.000     0.000 r  food/part/cur_row_reg[4]/C
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[4]/Q
                         net (fo=1, routed)           0.220     0.361    food/part/hs/red_out[3]_i_4_0[3]
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.406 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.673     1.080    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.125 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     1.831    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.231ns (12.614%)  route 1.600ns (87.386%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE                         0.000     0.000 r  food/part/cur_row_reg[4]/C
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[4]/Q
                         net (fo=1, routed)           0.220     0.361    food/part/hs/red_out[3]_i_4_0[3]
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.406 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.673     1.080    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.125 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.707     1.831    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.548    graphics/hd/pixel_clock01_out
    SLICE_X33Y68         FDCE                                         r  graphics/hd/red_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.428ns (23.309%)  route 1.408ns (76.691%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.610     1.204    graphics/hd/exists
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.114     1.318 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.519     1.836    graphics/hd/green_out0[3]
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.550    graphics/hd/pixel_clock01_out
    SLICE_X28Y67         FDCE                                         r  graphics/hd/green_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.231ns (12.481%)  route 1.620ns (87.519%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE                         0.000     0.000 r  food/part/cur_row_reg[4]/C
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[4]/Q
                         net (fo=1, routed)           0.220     0.361    food/part/hs/red_out[3]_i_4_0[3]
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.406 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.673     1.080    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.125 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     1.851    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.231ns (12.481%)  route 1.620ns (87.519%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE                         0.000     0.000 r  food/part/cur_row_reg[4]/C
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[4]/Q
                         net (fo=1, routed)           0.220     0.361    food/part/hs/red_out[3]_i_4_0[3]
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.406 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.673     1.080    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.125 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.726     1.851    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.549    graphics/hd/pixel_clock01_out
    SLICE_X31Y67         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.266ns (13.557%)  route 1.696ns (86.443%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        1.696     1.917    graphics/hd/SW_IBUF[0]
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     1.962    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.831     0.558    graphics/hd/pixel_clock01_out
    SLICE_X34Y46         FDRE                                         r  graphics/hd/v_sync_reg/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.041ns  (logic 0.276ns (13.523%)  route 1.765ns (86.477%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.264     0.405    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.450 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.527     0.976    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.021 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.510     1.531    graphics/hd/blue_out_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.576 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.465     2.041    graphics/hd/blue_out0[2]
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.105    -0.584    graphics/vga_hd
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.528 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.226    -0.302    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.273 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.819     0.547    graphics/hd/pixel_clock01_out
    SLICE_X33Y69         FDCE                                         r  graphics/hd/blue_out_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.064ns  (logic 2.541ns (21.062%)  route 9.523ns (78.938%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902     8.411    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329     8.740 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.324    12.064    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.989ns  (logic 2.660ns (22.187%)  route 9.329ns (77.813%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154     8.970    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119     9.089 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.900    11.989    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430     1.104    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.916ns  (logic 2.660ns (22.323%)  route 9.256ns (77.677%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154     8.970    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119     9.089 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.827    11.916    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430     1.104    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.812ns  (logic 2.660ns (22.519%)  route 9.152ns (77.481%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154     8.970    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119     9.089 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.723    11.812    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430     1.104    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.686ns  (logic 2.541ns (21.745%)  route 9.145ns (78.255%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902     8.411    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329     8.740 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.946    11.686    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.530ns  (logic 2.541ns (22.039%)  route 8.989ns (77.961%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902     8.411    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329     8.740 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.789    11.530    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.300ns  (logic 2.541ns (22.486%)  route 8.759ns (77.514%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902     8.411    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329     8.740 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.560    11.300    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430     1.104    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.045ns  (logic 0.828ns (7.497%)  route 10.217ns (92.503%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE                         0.000     0.000 r  food/part/cur_col_reg[2]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  food/part/cur_col_reg[2]/Q
                         net (fo=2, routed)           1.147     1.603    food/part/hs/Q[2]
    SLICE_X32Y64         LUT4 (Prop_lut4_I1_O)        0.124     1.727 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794     3.521    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     3.645 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997     6.642    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.766 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.279    11.045    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.004ns  (logic 0.828ns (7.524%)  route 10.176ns (92.476%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE                         0.000     0.000 r  food/part/cur_col_reg[2]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  food/part/cur_col_reg[2]/Q
                         net (fo=2, routed)           1.147     1.603    food/part/hs/Q[2]
    SLICE_X32Y64         LUT4 (Prop_lut4_I1_O)        0.124     1.727 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794     3.521    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     3.645 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997     6.642    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.766 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.238    11.004    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.000ns  (logic 0.828ns (7.528%)  route 10.172ns (92.472%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE                         0.000     0.000 r  food/part/cur_col_reg[2]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  food/part/cur_col_reg[2]/Q
                         net (fo=2, routed)           1.147     1.603    food/part/hs/Q[2]
    SLICE_X32Y64         LUT4 (Prop_lut4_I1_O)        0.124     1.727 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794     3.521    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     3.645 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997     6.642    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.766 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.234    11.000    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/part/cur_col_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.231ns (15.504%)  route 1.259ns (84.496%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDCE                         0.000     0.000 r  food/part/cur_col_reg[4]/C
    SLICE_X32Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_col_reg[4]/Q
                         net (fo=1, routed)           0.196     0.337    food/part/vs/red_out_reg[2]_0[1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.045     0.382 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.445    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.490 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           0.000     1.490    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.266ns (13.365%)  route 1.724ns (86.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        1.724     1.945    graphics/sd/SW_IBUF[0]
    SLICE_X32Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.990 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     1.990    graphics/sd/v_sync_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.832     0.567    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.478ns  (logic 0.428ns (17.272%)  route 2.050ns (82.728%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.412    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.526 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.952     2.478    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.573ns  (logic 0.428ns (16.632%)  route 2.145ns (83.368%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.412    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.526 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.047     2.573    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.626ns  (logic 0.428ns (16.296%)  route 2.198ns (83.704%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.412    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.526 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.101     2.626    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.646ns  (logic 0.280ns (10.580%)  route 2.366ns (89.420%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.264     0.405    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.450 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.527     0.976    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.021 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.470    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.519 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.127     2.646    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.682ns  (logic 0.280ns (10.438%)  route 2.402ns (89.562%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.264     0.405    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.450 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.527     0.976    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.021 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.470    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.519 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.163     2.682    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.280ns (10.315%)  route 2.435ns (89.685%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.264     0.405    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.450 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.527     0.976    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.021 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.470    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.519 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.195     2.715    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.428ns (15.581%)  route 2.319ns (84.419%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.412    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.526 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.221     2.747    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.786ns  (logic 0.266ns (9.548%)  route 2.520ns (90.452%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        2.520     2.741    graphics/sd/SW_IBUF[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.786 r  graphics/sd/v_video_i_1/O
                         net (fo=1, routed)           0.000     2.786    graphics/sd/v_video_i_1_n_0
    SLICE_X29Y67         FDRE                                         r  graphics/sd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.558    graphics/sd/pixel_clock0
    SLICE_X29Y67         FDRE                                         r  graphics/sd/v_video_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock_1

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.064ns  (logic 2.541ns (21.062%)  route 9.523ns (78.938%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902     8.411    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329     8.740 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.324    12.064    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.989ns  (logic 2.660ns (22.187%)  route 9.329ns (77.813%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154     8.970    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119     9.089 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.900    11.989    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430     1.104    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.916ns  (logic 2.660ns (22.323%)  route 9.256ns (77.677%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154     8.970    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119     9.089 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.827    11.916    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430     1.104    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.812ns  (logic 2.660ns (22.519%)  route 9.152ns (77.481%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.977     7.487    food/part/hs/exists
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.329     7.816 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.154     8.970    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.119     9.089 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.723    11.812    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430     1.104    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.686ns  (logic 2.541ns (21.745%)  route 9.145ns (78.255%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902     8.411    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329     8.740 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.946    11.686    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.530ns  (logic 2.541ns (22.039%)  route 8.989ns (77.961%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902     8.411    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329     8.740 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.789    11.530    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[31].part/cur_col_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.300ns  (logic 2.541ns (22.486%)  route 8.759ns (77.514%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE                         0.000     0.000 r  snek/genblk1[31].part/cur_col_reg[3]/C
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[31].part/cur_col_reg[3]/Q
                         net (fo=1, routed)           1.269     1.688    snek/genblk1[31].part/hs/Q[3]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.296     1.984 f  snek/genblk1[31].part/hs/green_out[3]_i_560/O
                         net (fo=1, routed)           0.570     2.554    snek/genblk1[31].part/hs/green_out[3]_i_560_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.678 f  snek/genblk1[31].part/hs/green_out[3]_i_451/O
                         net (fo=1, routed)           1.625     4.304    snek/genblk1[31].part/vs/h_match_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.428 r  snek/genblk1[31].part/vs/green_out[3]_i_353/O
                         net (fo=1, routed)           0.833     5.261    snek/genblk1[30].part/vs/green_out_reg[3]_i_183
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.385 r  snek/genblk1[30].part/vs/green_out[3]_i_266/O
                         net (fo=1, routed)           0.000     5.385    snek/genblk1[30].part_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.783 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.783    snek/green_out_reg[3]_i_183_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.897    snek/green_out_reg[3]_i_102_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.011    snek/green_out_reg[3]_i_45_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.125    snek/green_out_reg[3]_i_16_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.239    snek/green_out_reg[3]_i_6_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.353    snek/green_out_reg[3]_i_3_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.510 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.902     8.411    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.329     8.740 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           2.560    11.300    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.430     1.104    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.045ns  (logic 0.828ns (7.497%)  route 10.217ns (92.503%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE                         0.000     0.000 r  food/part/cur_col_reg[2]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  food/part/cur_col_reg[2]/Q
                         net (fo=2, routed)           1.147     1.603    food/part/hs/Q[2]
    SLICE_X32Y64         LUT4 (Prop_lut4_I1_O)        0.124     1.727 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794     3.521    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     3.645 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997     6.642    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.766 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.279    11.045    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.004ns  (logic 0.828ns (7.524%)  route 10.176ns (92.476%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE                         0.000     0.000 r  food/part/cur_col_reg[2]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  food/part/cur_col_reg[2]/Q
                         net (fo=2, routed)           1.147     1.603    food/part/hs/Q[2]
    SLICE_X32Y64         LUT4 (Prop_lut4_I1_O)        0.124     1.727 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794     3.521    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     3.645 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997     6.642    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.766 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.238    11.004    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.000ns  (logic 0.828ns (7.528%)  route 10.172ns (92.472%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE                         0.000     0.000 r  food/part/cur_col_reg[2]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  food/part/cur_col_reg[2]/Q
                         net (fo=2, routed)           1.147     1.603    food/part/hs/Q[2]
    SLICE_X32Y64         LUT4 (Prop_lut4_I1_O)        0.124     1.727 f  food/part/hs/red_out[3]_i_6/O
                         net (fo=1, routed)           1.794     3.521    food/part/hs/red_out[3]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     3.645 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           2.997     6.642    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.766 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           4.234    11.000    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.979    -1.016    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.916 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.500    -0.417    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.326 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     1.101    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/part/cur_col_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.231ns (15.504%)  route 1.259ns (84.496%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDCE                         0.000     0.000 r  food/part/cur_col_reg[4]/C
    SLICE_X32Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_col_reg[4]/Q
                         net (fo=1, routed)           0.196     0.337    food/part/vs/red_out_reg[2]_0[1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.045     0.382 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.063     1.445    food/part/hs/red_out_reg[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.490 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           0.000     1.490    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.557    graphics/sd/pixel_clock0
    SLICE_X32Y67         FDCE                                         r  graphics/sd/red_out_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.266ns (13.365%)  route 1.724ns (86.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        1.724     1.945    graphics/sd/SW_IBUF[0]
    SLICE_X32Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.990 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     1.990    graphics/sd/v_sync_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.832     0.567    graphics/sd/pixel_clock0
    SLICE_X32Y46         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.478ns  (logic 0.428ns (17.272%)  route 2.050ns (82.728%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.412    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.526 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           0.952     2.478    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.573ns  (logic 0.428ns (16.632%)  route 2.145ns (83.368%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.412    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.526 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.047     2.573    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.626ns  (logic 0.428ns (16.296%)  route 2.198ns (83.704%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.412    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.526 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.101     2.626    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.646ns  (logic 0.280ns (10.580%)  route 2.366ns (89.420%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.264     0.405    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.450 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.527     0.976    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.021 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.470    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.519 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.127     2.646    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.682ns  (logic 0.280ns (10.438%)  route 2.402ns (89.562%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.264     0.405    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.450 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.527     0.976    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.021 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.470    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.519 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.163     2.682    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.280ns (10.315%)  route 2.435ns (89.685%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  food/part/cur_row_reg[0]/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_row_reg[0]/Q
                         net (fo=1, routed)           0.264     0.405    food/part/hs/red_out[3]_i_4_0[0]
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.450 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.527     0.976    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.021 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.449     1.470    graphics/sd/blue_out_reg[0]_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.049     1.519 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           1.195     2.715    graphics/sd/blue_out0[2]
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.824     0.559    graphics/sd/pixel_clock0
    SLICE_X28Y66         FDCE                                         r  graphics/sd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[96].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.428ns (15.581%)  route 2.319ns (84.419%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  snek/genblk1[96].part/show_snake_reg/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[96].part/show_snake_reg/Q
                         net (fo=1, routed)           0.279     0.420    snek/genblk1[96].part/vs/show_snake
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.465 r  snek/genblk1[96].part/vs/green_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.465    snek/genblk1[96].part_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.593 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.819     1.412    graphics/sd/exists
    SLICE_X29Y67         LUT4 (Prop_lut4_I3_O)        0.114     1.526 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.221     2.747    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.557    graphics/sd/pixel_clock0
    SLICE_X29Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.786ns  (logic 0.266ns (9.548%)  route 2.520ns (90.452%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)        2.520     2.741    graphics/sd/SW_IBUF[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.786 r  graphics/sd/v_video_i_1/O
                         net (fo=1, routed)           0.000     2.786    graphics/sd/v_video_i_1_n_0
    SLICE_X29Y67         FDRE                                         r  graphics/sd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.110    -0.579    graphics/sd_clock
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.523 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.230    -0.293    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.264 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.558    graphics/sd/pixel_clock0
    SLICE_X29Y67         FDRE                                         r  graphics/sd/v_video_reg/C





