<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIDefines.h source code [llvm/llvm/lib/Target/AMDGPU/SIDefines.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPU::DPP::DppCtrl,llvm::AMDGPU::DPP::DppFiMode,llvm::AMDGPU::Hwreg::Id,llvm::AMDGPU::Hwreg::Offset,llvm::AMDGPU::Hwreg::Width,llvm::AMDGPU::Hwreg::WidthMinusOne,llvm::AMDGPU::OperandType,llvm::AMDGPU::SDWA::DstUnused,llvm::AMDGPU::SDWA::SDWA9EncValues,llvm::AMDGPU::SDWA::SdwaSel,llvm::AMDGPU::SendMsg::Id,llvm::AMDGPU::SendMsg::Op,llvm::AMDGPU::SendMsg::StreamId,llvm::AMDGPU::Swizzle::EncBits,llvm::AMDGPU::Swizzle::Id,llvm::AMDGPU::VGPRIndexMode::EncBits,llvm::AMDGPU::VGPRIndexMode::Id,llvm::SIInstrFlags::ClassFlags,llvm::SIStackID::StackTypes "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIDefines.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIDefines.h.html'>SIDefines.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIDefines.h - SI Helper Macros ----------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>/// \file</i></td></tr>
<tr><th id="8">8</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#<span data-ppcond="12">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H">LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H</span></u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H">LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H</dfn></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>namespace</b> <span class="namespace">SIInstrFlags</span> {</td></tr>
<tr><th id="18">18</th><td><i>// This needs to be kept in sync with the field bits in InstSI.</i></td></tr>
<tr><th id="19">19</th><td><b>enum</b> : uint64_t {</td></tr>
<tr><th id="20">20</th><td>  <i>// Low bits - basic encoding information.</i></td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SALU" title='llvm::SIInstrFlags::SALU' data-ref="llvm::SIInstrFlags::SALU">SALU</dfn> = <var>1</var> &lt;&lt; <var>0</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VALU" title='llvm::SIInstrFlags::VALU' data-ref="llvm::SIInstrFlags::VALU">VALU</dfn> = <var>1</var> &lt;&lt; <var>1</var>,</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td>  <i>// SALU instruction formats.</i></td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SOP1" title='llvm::SIInstrFlags::SOP1' data-ref="llvm::SIInstrFlags::SOP1">SOP1</dfn> = <var>1</var> &lt;&lt; <var>2</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SOP2" title='llvm::SIInstrFlags::SOP2' data-ref="llvm::SIInstrFlags::SOP2">SOP2</dfn> = <var>1</var> &lt;&lt; <var>3</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SOPC" title='llvm::SIInstrFlags::SOPC' data-ref="llvm::SIInstrFlags::SOPC">SOPC</dfn> = <var>1</var> &lt;&lt; <var>4</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SOPK" title='llvm::SIInstrFlags::SOPK' data-ref="llvm::SIInstrFlags::SOPK">SOPK</dfn> = <var>1</var> &lt;&lt; <var>5</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SOPP" title='llvm::SIInstrFlags::SOPP' data-ref="llvm::SIInstrFlags::SOPP">SOPP</dfn> = <var>1</var> &lt;&lt; <var>6</var>,</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <i>// VALU instruction formats.</i></td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VOP1" title='llvm::SIInstrFlags::VOP1' data-ref="llvm::SIInstrFlags::VOP1">VOP1</dfn> = <var>1</var> &lt;&lt; <var>7</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VOP2" title='llvm::SIInstrFlags::VOP2' data-ref="llvm::SIInstrFlags::VOP2">VOP2</dfn> = <var>1</var> &lt;&lt; <var>8</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VOPC" title='llvm::SIInstrFlags::VOPC' data-ref="llvm::SIInstrFlags::VOPC">VOPC</dfn> = <var>1</var> &lt;&lt; <var>9</var>,</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td> <i>// TODO: Should this be spilt into VOP3 a and b?</i></td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VOP3" title='llvm::SIInstrFlags::VOP3' data-ref="llvm::SIInstrFlags::VOP3">VOP3</dfn> = <var>1</var> &lt;&lt; <var>10</var>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VOP3P" title='llvm::SIInstrFlags::VOP3P' data-ref="llvm::SIInstrFlags::VOP3P">VOP3P</dfn> = <var>1</var> &lt;&lt; <var>12</var>,</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VINTRP" title='llvm::SIInstrFlags::VINTRP' data-ref="llvm::SIInstrFlags::VINTRP">VINTRP</dfn> = <var>1</var> &lt;&lt; <var>13</var>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SDWA" title='llvm::SIInstrFlags::SDWA' data-ref="llvm::SIInstrFlags::SDWA">SDWA</dfn> = <var>1</var> &lt;&lt; <var>14</var>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::DPP" title='llvm::SIInstrFlags::DPP' data-ref="llvm::SIInstrFlags::DPP">DPP</dfn> = <var>1</var> &lt;&lt; <var>15</var>,</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <i>// Memory instruction formats.</i></td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::MUBUF" title='llvm::SIInstrFlags::MUBUF' data-ref="llvm::SIInstrFlags::MUBUF">MUBUF</dfn> = <var>1</var> &lt;&lt; <var>16</var>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::MTBUF" title='llvm::SIInstrFlags::MTBUF' data-ref="llvm::SIInstrFlags::MTBUF">MTBUF</dfn> = <var>1</var> &lt;&lt; <var>17</var>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SMRD" title='llvm::SIInstrFlags::SMRD' data-ref="llvm::SIInstrFlags::SMRD">SMRD</dfn> = <var>1</var> &lt;&lt; <var>18</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::MIMG" title='llvm::SIInstrFlags::MIMG' data-ref="llvm::SIInstrFlags::MIMG">MIMG</dfn> = <var>1</var> &lt;&lt; <var>19</var>,</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::EXP" title='llvm::SIInstrFlags::EXP' data-ref="llvm::SIInstrFlags::EXP">EXP</dfn> = <var>1</var> &lt;&lt; <var>20</var>,</td></tr>
<tr><th id="50">50</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::FLAT" title='llvm::SIInstrFlags::FLAT' data-ref="llvm::SIInstrFlags::FLAT">FLAT</dfn> = <var>1</var> &lt;&lt; <var>21</var>,</td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::DS" title='llvm::SIInstrFlags::DS' data-ref="llvm::SIInstrFlags::DS">DS</dfn> = <var>1</var> &lt;&lt; <var>22</var>,</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i>// Pseudo instruction formats.</i></td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VGPRSpill" title='llvm::SIInstrFlags::VGPRSpill' data-ref="llvm::SIInstrFlags::VGPRSpill">VGPRSpill</dfn> = <var>1</var> &lt;&lt; <var>23</var>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SGPRSpill" title='llvm::SIInstrFlags::SGPRSpill' data-ref="llvm::SIInstrFlags::SGPRSpill">SGPRSpill</dfn> = <var>1</var> &lt;&lt; <var>24</var>,</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i>// High bits - other information.</i></td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VM_CNT" title='llvm::SIInstrFlags::VM_CNT' data-ref="llvm::SIInstrFlags::VM_CNT">VM_CNT</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>32</var>,</td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::EXP_CNT" title='llvm::SIInstrFlags::EXP_CNT' data-ref="llvm::SIInstrFlags::EXP_CNT">EXP_CNT</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>33</var>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::LGKM_CNT" title='llvm::SIInstrFlags::LGKM_CNT' data-ref="llvm::SIInstrFlags::LGKM_CNT">LGKM_CNT</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>34</var>,</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::WQM" title='llvm::SIInstrFlags::WQM' data-ref="llvm::SIInstrFlags::WQM">WQM</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>35</var>,</td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::DisableWQM" title='llvm::SIInstrFlags::DisableWQM' data-ref="llvm::SIInstrFlags::DisableWQM">DisableWQM</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>36</var>,</td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::Gather4" title='llvm::SIInstrFlags::Gather4' data-ref="llvm::SIInstrFlags::Gather4">Gather4</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>37</var>,</td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SOPK_ZEXT" title='llvm::SIInstrFlags::SOPK_ZEXT' data-ref="llvm::SIInstrFlags::SOPK_ZEXT">SOPK_ZEXT</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>38</var>,</td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::SCALAR_STORE" title='llvm::SIInstrFlags::SCALAR_STORE' data-ref="llvm::SIInstrFlags::SCALAR_STORE">SCALAR_STORE</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>39</var>,</td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::FIXED_SIZE" title='llvm::SIInstrFlags::FIXED_SIZE' data-ref="llvm::SIInstrFlags::FIXED_SIZE">FIXED_SIZE</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>40</var>,</td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VOPAsmPrefer32Bit" title='llvm::SIInstrFlags::VOPAsmPrefer32Bit' data-ref="llvm::SIInstrFlags::VOPAsmPrefer32Bit">VOPAsmPrefer32Bit</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>41</var>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::VOP3_OPSEL" title='llvm::SIInstrFlags::VOP3_OPSEL' data-ref="llvm::SIInstrFlags::VOP3_OPSEL">VOP3_OPSEL</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>42</var>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::maybeAtomic" title='llvm::SIInstrFlags::maybeAtomic' data-ref="llvm::SIInstrFlags::maybeAtomic">maybeAtomic</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>43</var>,</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::renamedInGFX9" title='llvm::SIInstrFlags::renamedInGFX9' data-ref="llvm::SIInstrFlags::renamedInGFX9">renamedInGFX9</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>44</var>,</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i>// Is a clamp on FP type.</i></td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::FPClamp" title='llvm::SIInstrFlags::FPClamp' data-ref="llvm::SIInstrFlags::FPClamp">FPClamp</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>45</var>,</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i>// Is an integer clamp</i></td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::IntClamp" title='llvm::SIInstrFlags::IntClamp' data-ref="llvm::SIInstrFlags::IntClamp">IntClamp</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>46</var>,</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i>// Clamps lo component of register.</i></td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClampLo" title='llvm::SIInstrFlags::ClampLo' data-ref="llvm::SIInstrFlags::ClampLo">ClampLo</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>47</var>,</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i>// Clamps hi component of register.</i></td></tr>
<tr><th id="83">83</th><td><i>  // ClampLo and ClampHi set for packed clamp.</i></td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClampHi" title='llvm::SIInstrFlags::ClampHi' data-ref="llvm::SIInstrFlags::ClampHi">ClampHi</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>48</var>,</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i>// Is a packed VOP3P instruction.</i></td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::IsPacked" title='llvm::SIInstrFlags::IsPacked' data-ref="llvm::SIInstrFlags::IsPacked">IsPacked</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>49</var>,</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i>// Is a D16 buffer instruction.</i></td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::D16Buf" title='llvm::SIInstrFlags::D16Buf' data-ref="llvm::SIInstrFlags::D16Buf">D16Buf</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>50</var>,</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i>// FLAT instruction accesses FLAT_GLBL or FLAT_SCRATCH segment.</i></td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::IsNonFlatSeg" title='llvm::SIInstrFlags::IsNonFlatSeg' data-ref="llvm::SIInstrFlags::IsNonFlatSeg">IsNonFlatSeg</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>51</var>,</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i>// Uses floating point double precision rounding mode</i></td></tr>
<tr><th id="96">96</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::FPDPRounding" title='llvm::SIInstrFlags::FPDPRounding' data-ref="llvm::SIInstrFlags::FPDPRounding">FPDPRounding</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <var>52</var></td></tr>
<tr><th id="97">97</th><td>};</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>// v_cmp_class_* etc. use a 10-bit mask for what operation is checked.</i></td></tr>
<tr><th id="100">100</th><td><i>// The result is true if any of these tests are true.</i></td></tr>
<tr><th id="101">101</th><td><b>enum</b> <dfn class="type def" id="llvm::SIInstrFlags::ClassFlags" title='llvm::SIInstrFlags::ClassFlags' data-ref="llvm::SIInstrFlags::ClassFlags">ClassFlags</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClassFlags::S_NAN" title='llvm::SIInstrFlags::ClassFlags::S_NAN' data-ref="llvm::SIInstrFlags::ClassFlags::S_NAN">S_NAN</dfn> = <var>1</var> &lt;&lt; <var>0</var>,        <i>// Signaling NaN</i></td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClassFlags::Q_NAN" title='llvm::SIInstrFlags::ClassFlags::Q_NAN' data-ref="llvm::SIInstrFlags::ClassFlags::Q_NAN">Q_NAN</dfn> = <var>1</var> &lt;&lt; <var>1</var>,        <i>// Quiet NaN</i></td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClassFlags::N_INFINITY" title='llvm::SIInstrFlags::ClassFlags::N_INFINITY' data-ref="llvm::SIInstrFlags::ClassFlags::N_INFINITY">N_INFINITY</dfn> = <var>1</var> &lt;&lt; <var>2</var>,   <i>// Negative infinity</i></td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClassFlags::N_NORMAL" title='llvm::SIInstrFlags::ClassFlags::N_NORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::N_NORMAL">N_NORMAL</dfn> = <var>1</var> &lt;&lt; <var>3</var>,     <i>// Negative normal</i></td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClassFlags::N_SUBNORMAL" title='llvm::SIInstrFlags::ClassFlags::N_SUBNORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::N_SUBNORMAL">N_SUBNORMAL</dfn> = <var>1</var> &lt;&lt; <var>4</var>,  <i>// Negative subnormal</i></td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClassFlags::N_ZERO" title='llvm::SIInstrFlags::ClassFlags::N_ZERO' data-ref="llvm::SIInstrFlags::ClassFlags::N_ZERO">N_ZERO</dfn> = <var>1</var> &lt;&lt; <var>5</var>,       <i>// Negative zero</i></td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClassFlags::P_ZERO" title='llvm::SIInstrFlags::ClassFlags::P_ZERO' data-ref="llvm::SIInstrFlags::ClassFlags::P_ZERO">P_ZERO</dfn> = <var>1</var> &lt;&lt; <var>6</var>,       <i>// Positive zero</i></td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClassFlags::P_SUBNORMAL" title='llvm::SIInstrFlags::ClassFlags::P_SUBNORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::P_SUBNORMAL">P_SUBNORMAL</dfn> = <var>1</var> &lt;&lt; <var>7</var>,  <i>// Positive subnormal</i></td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClassFlags::P_NORMAL" title='llvm::SIInstrFlags::ClassFlags::P_NORMAL' data-ref="llvm::SIInstrFlags::ClassFlags::P_NORMAL">P_NORMAL</dfn> = <var>1</var> &lt;&lt; <var>8</var>,     <i>// Positive normal</i></td></tr>
<tr><th id="111">111</th><td>  <dfn class="enum" id="llvm::SIInstrFlags::ClassFlags::P_INFINITY" title='llvm::SIInstrFlags::ClassFlags::P_INFINITY' data-ref="llvm::SIInstrFlags::ClassFlags::P_INFINITY">P_INFINITY</dfn> = <var>1</var> &lt;&lt; <var>9</var>    <i>// Positive infinity</i></td></tr>
<tr><th id="112">112</th><td>};</td></tr>
<tr><th id="113">113</th><td>}</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="116">116</th><td>  <b>enum</b> <dfn class="type def" id="llvm::AMDGPU::OperandType" title='llvm::AMDGPU::OperandType' data-ref="llvm::AMDGPU::OperandType">OperandType</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="117">117</th><td>    <i class="doc">/// Operands with register or 32-bit immediate</i></td></tr>
<tr><th id="118">118</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</dfn> = <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandType::OPERAND_FIRST_TARGET" title='llvm::MCOI::OperandType::OPERAND_FIRST_TARGET' data-ref="llvm::MCOI::OperandType::OPERAND_FIRST_TARGET">OPERAND_FIRST_TARGET</a>,</td></tr>
<tr><th id="119">119</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64">OPERAND_REG_IMM_INT64</dfn>,</td></tr>
<tr><th id="120">120</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16">OPERAND_REG_IMM_INT16</dfn>,</td></tr>
<tr><th id="121">121</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32">OPERAND_REG_IMM_FP32</dfn>,</td></tr>
<tr><th id="122">122</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64">OPERAND_REG_IMM_FP64</dfn>,</td></tr>
<tr><th id="123">123</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16">OPERAND_REG_IMM_FP16</dfn>,</td></tr>
<tr><th id="124">124</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16">OPERAND_REG_IMM_V2FP16</dfn>,</td></tr>
<tr><th id="125">125</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16">OPERAND_REG_IMM_V2INT16</dfn>,</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>    <i class="doc">/// Operands with register or inline constant</i></td></tr>
<tr><th id="128">128</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16">OPERAND_REG_INLINE_C_INT16</dfn>,</td></tr>
<tr><th id="129">129</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32">OPERAND_REG_INLINE_C_INT32</dfn>,</td></tr>
<tr><th id="130">130</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64">OPERAND_REG_INLINE_C_INT64</dfn>,</td></tr>
<tr><th id="131">131</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16">OPERAND_REG_INLINE_C_FP16</dfn>,</td></tr>
<tr><th id="132">132</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32">OPERAND_REG_INLINE_C_FP32</dfn>,</td></tr>
<tr><th id="133">133</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64">OPERAND_REG_INLINE_C_FP64</dfn>,</td></tr>
<tr><th id="134">134</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16">OPERAND_REG_INLINE_C_V2FP16</dfn>,</td></tr>
<tr><th id="135">135</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16">OPERAND_REG_INLINE_C_V2INT16</dfn>,</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FIRST" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FIRST' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FIRST">OPERAND_REG_IMM_FIRST</dfn> = <a class="enum" href="#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>,</td></tr>
<tr><th id="138">138</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_LAST" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_LAST' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_LAST">OPERAND_REG_IMM_LAST</dfn> = <a class="enum" href="#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16">OPERAND_REG_IMM_V2INT16</a>,</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FIRST" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FIRST' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FIRST">OPERAND_REG_INLINE_C_FIRST</dfn> = <a class="enum" href="#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16">OPERAND_REG_INLINE_C_INT16</a>,</td></tr>
<tr><th id="141">141</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_LAST" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_LAST' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_LAST">OPERAND_REG_INLINE_C_LAST</dfn> = <a class="enum" href="#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16">OPERAND_REG_INLINE_C_V2INT16</a>,</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST" title='llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST' data-ref="llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST">OPERAND_SRC_FIRST</dfn> = <a class="enum" href="#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>,</td></tr>
<tr><th id="144">144</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_SRC_LAST" title='llvm::AMDGPU::OperandType::OPERAND_SRC_LAST' data-ref="llvm::AMDGPU::OperandType::OPERAND_SRC_LAST">OPERAND_SRC_LAST</dfn> = <a class="enum" href="#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_LAST" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_LAST' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_LAST">OPERAND_REG_INLINE_C_LAST</a>,</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <i>// Operand for source modifiers for VOP instructions</i></td></tr>
<tr><th id="147">147</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_INPUT_MODS" title='llvm::AMDGPU::OperandType::OPERAND_INPUT_MODS' data-ref="llvm::AMDGPU::OperandType::OPERAND_INPUT_MODS">OPERAND_INPUT_MODS</dfn>,</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <i>// Operand for SDWA instructions</i></td></tr>
<tr><th id="150">150</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_SDWA_VOPC_DST" title='llvm::AMDGPU::OperandType::OPERAND_SDWA_VOPC_DST' data-ref="llvm::AMDGPU::OperandType::OPERAND_SDWA_VOPC_DST">OPERAND_SDWA_VOPC_DST</dfn>,</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <i class="doc">/// Operand with 32-bit immediate that uses the constant bus.</i></td></tr>
<tr><th id="153">153</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_KIMM32" title='llvm::AMDGPU::OperandType::OPERAND_KIMM32' data-ref="llvm::AMDGPU::OperandType::OPERAND_KIMM32">OPERAND_KIMM32</dfn>,</td></tr>
<tr><th id="154">154</th><td>    <dfn class="enum" id="llvm::AMDGPU::OperandType::OPERAND_KIMM16" title='llvm::AMDGPU::OperandType::OPERAND_KIMM16' data-ref="llvm::AMDGPU::OperandType::OPERAND_KIMM16">OPERAND_KIMM16</dfn></td></tr>
<tr><th id="155">155</th><td>  };</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><b>namespace</b> <span class="namespace">SIStackID</span> {</td></tr>
<tr><th id="159">159</th><td><b>enum</b> <dfn class="type def" id="llvm::SIStackID::StackTypes" title='llvm::SIStackID::StackTypes' data-ref="llvm::SIStackID::StackTypes">StackTypes</dfn> : uint8_t {</td></tr>
<tr><th id="160">160</th><td>  <dfn class="enum" id="llvm::SIStackID::StackTypes::SCRATCH" title='llvm::SIStackID::StackTypes::SCRATCH' data-ref="llvm::SIStackID::StackTypes::SCRATCH">SCRATCH</dfn> = <var>0</var>,</td></tr>
<tr><th id="161">161</th><td>  <dfn class="enum" id="llvm::SIStackID::StackTypes::SGPR_SPILL" title='llvm::SIStackID::StackTypes::SGPR_SPILL' data-ref="llvm::SIStackID::StackTypes::SGPR_SPILL">SGPR_SPILL</dfn> = <var>1</var></td></tr>
<tr><th id="162">162</th><td>};</td></tr>
<tr><th id="163">163</th><td>}</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i>// Input operand modifiers bit-masks</i></td></tr>
<tr><th id="166">166</th><td><i>// NEG and SEXT share same bit-mask because they can't be set simultaneously.</i></td></tr>
<tr><th id="167">167</th><td><b>namespace</b> <span class="namespace">SISrcMods</span> {</td></tr>
<tr><th id="168">168</th><td>  <b>enum</b> : <em>unsigned</em> {</td></tr>
<tr><th id="169">169</th><td>   <dfn class="enum" id="llvm::SISrcMods::NEG" title='llvm::SISrcMods::NEG' data-ref="llvm::SISrcMods::NEG">NEG</dfn> = <var>1</var> &lt;&lt; <var>0</var>,   <i>// Floating-point negate modifier</i></td></tr>
<tr><th id="170">170</th><td>   <dfn class="enum" id="llvm::SISrcMods::ABS" title='llvm::SISrcMods::ABS' data-ref="llvm::SISrcMods::ABS">ABS</dfn> = <var>1</var> &lt;&lt; <var>1</var>,   <i>// Floating-point absolute modifier</i></td></tr>
<tr><th id="171">171</th><td>   <dfn class="enum" id="llvm::SISrcMods::SEXT" title='llvm::SISrcMods::SEXT' data-ref="llvm::SISrcMods::SEXT">SEXT</dfn> = <var>1</var> &lt;&lt; <var>0</var>,  <i>// Integer sign-extend modifier</i></td></tr>
<tr><th id="172">172</th><td>   <dfn class="enum" id="llvm::SISrcMods::NEG_HI" title='llvm::SISrcMods::NEG_HI' data-ref="llvm::SISrcMods::NEG_HI">NEG_HI</dfn> = <a class="enum" href="#llvm::SISrcMods::ABS" title='llvm::SISrcMods::ABS' data-ref="llvm::SISrcMods::ABS">ABS</a>,   <i>// Floating-point negate high packed component modifier.</i></td></tr>
<tr><th id="173">173</th><td>   <dfn class="enum" id="llvm::SISrcMods::OP_SEL_0" title='llvm::SISrcMods::OP_SEL_0' data-ref="llvm::SISrcMods::OP_SEL_0">OP_SEL_0</dfn> = <var>1</var> &lt;&lt; <var>2</var>,</td></tr>
<tr><th id="174">174</th><td>   <dfn class="enum" id="llvm::SISrcMods::OP_SEL_1" title='llvm::SISrcMods::OP_SEL_1' data-ref="llvm::SISrcMods::OP_SEL_1">OP_SEL_1</dfn> = <var>1</var> &lt;&lt; <var>3</var>,</td></tr>
<tr><th id="175">175</th><td>   <dfn class="enum" id="llvm::SISrcMods::DST_OP_SEL" title='llvm::SISrcMods::DST_OP_SEL' data-ref="llvm::SISrcMods::DST_OP_SEL">DST_OP_SEL</dfn> = <var>1</var> &lt;&lt; <var>3</var> <i>// VOP3 dst op_sel (share mask with OP_SEL_1)</i></td></tr>
<tr><th id="176">176</th><td>  };</td></tr>
<tr><th id="177">177</th><td>}</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><b>namespace</b> <span class="namespace">SIOutMods</span> {</td></tr>
<tr><th id="180">180</th><td>  <b>enum</b> : <em>unsigned</em> {</td></tr>
<tr><th id="181">181</th><td>    <dfn class="enum" id="llvm::SIOutMods::NONE" title='llvm::SIOutMods::NONE' data-ref="llvm::SIOutMods::NONE">NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="182">182</th><td>    <dfn class="enum" id="llvm::SIOutMods::MUL2" title='llvm::SIOutMods::MUL2' data-ref="llvm::SIOutMods::MUL2">MUL2</dfn> = <var>1</var>,</td></tr>
<tr><th id="183">183</th><td>    <dfn class="enum" id="llvm::SIOutMods::MUL4" title='llvm::SIOutMods::MUL4' data-ref="llvm::SIOutMods::MUL4">MUL4</dfn> = <var>2</var>,</td></tr>
<tr><th id="184">184</th><td>    <dfn class="enum" id="llvm::SIOutMods::DIV2" title='llvm::SIOutMods::DIV2' data-ref="llvm::SIOutMods::DIV2">DIV2</dfn> = <var>3</var></td></tr>
<tr><th id="185">185</th><td>  };</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="189">189</th><td><b>namespace</b> <span class="namespace">VGPRIndexMode</span> {</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::VGPRIndexMode::Id" title='llvm::AMDGPU::VGPRIndexMode::Id' data-ref="llvm::AMDGPU::VGPRIndexMode::Id">Id</dfn> : <em>unsigned</em> { <i>// id of symbolic names</i></td></tr>
<tr><th id="192">192</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC0" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC0' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC0">ID_SRC0</dfn> = <var>0</var>,</td></tr>
<tr><th id="193">193</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC1" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC1' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC1">ID_SRC1</dfn>,</td></tr>
<tr><th id="194">194</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC2" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC2' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC2">ID_SRC2</dfn>,</td></tr>
<tr><th id="195">195</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::Id::ID_DST" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_DST' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_DST">ID_DST</dfn>,</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::Id::ID_MIN" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_MIN' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_MIN">ID_MIN</dfn> = <a class="enum" href="#llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC0" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC0' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC0">ID_SRC0</a>,</td></tr>
<tr><th id="198">198</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::Id::ID_MAX" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_MAX' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_MAX">ID_MAX</dfn> = <a class="enum" href="#llvm::AMDGPU::VGPRIndexMode::Id::ID_DST" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_DST' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_DST">ID_DST</a></td></tr>
<tr><th id="199">199</th><td>};</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::VGPRIndexMode::EncBits" title='llvm::AMDGPU::VGPRIndexMode::EncBits' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits">EncBits</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="202">202</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::EncBits::OFF" title='llvm::AMDGPU::VGPRIndexMode::EncBits::OFF' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::OFF">OFF</dfn> = <var>0</var>,</td></tr>
<tr><th id="203">203</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE">SRC0_ENABLE</dfn> = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC0" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC0' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC0">ID_SRC0</a>,</td></tr>
<tr><th id="204">204</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC1_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::SRC1_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC1_ENABLE">SRC1_ENABLE</dfn> = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC1" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC1' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC1">ID_SRC1</a>,</td></tr>
<tr><th id="205">205</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC2_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::SRC2_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC2_ENABLE">SRC2_ENABLE</dfn> = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC2" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC2' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_SRC2">ID_SRC2</a>,</td></tr>
<tr><th id="206">206</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE">DST_ENABLE</dfn> = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::VGPRIndexMode::Id::ID_DST" title='llvm::AMDGPU::VGPRIndexMode::Id::ID_DST' data-ref="llvm::AMDGPU::VGPRIndexMode::Id::ID_DST">ID_DST</a>,</td></tr>
<tr><th id="207">207</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRIndexMode::EncBits::ENABLE_MASK" title='llvm::AMDGPU::VGPRIndexMode::EncBits::ENABLE_MASK' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::ENABLE_MASK">ENABLE_MASK</dfn> = <a class="enum" href="#llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC0_ENABLE">SRC0_ENABLE</a> | <a class="enum" href="#llvm::AMDGPU::VGPRIndexMode::EncBits::SRC1_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::SRC1_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC1_ENABLE">SRC1_ENABLE</a> | <a class="enum" href="#llvm::AMDGPU::VGPRIndexMode::EncBits::SRC2_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::SRC2_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::SRC2_ENABLE">SRC2_ENABLE</a> | <a class="enum" href="#llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE" title='llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE' data-ref="llvm::AMDGPU::VGPRIndexMode::EncBits::DST_ENABLE">DST_ENABLE</a></td></tr>
<tr><th id="208">208</th><td>};</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>} <i>// namespace VGPRIndexMode</i></td></tr>
<tr><th id="211">211</th><td>} <i>// namespace AMDGPU</i></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><b>namespace</b> <span class="namespace">AMDGPUAsmVariants</span> {</td></tr>
<tr><th id="214">214</th><td>  <b>enum</b> : <em>unsigned</em> {</td></tr>
<tr><th id="215">215</th><td>    <dfn class="enum" id="llvm::AMDGPUAsmVariants::DEFAULT" title='llvm::AMDGPUAsmVariants::DEFAULT' data-ref="llvm::AMDGPUAsmVariants::DEFAULT">DEFAULT</dfn> = <var>0</var>,</td></tr>
<tr><th id="216">216</th><td>    <dfn class="enum" id="llvm::AMDGPUAsmVariants::VOP3" title='llvm::AMDGPUAsmVariants::VOP3' data-ref="llvm::AMDGPUAsmVariants::VOP3">VOP3</dfn> = <var>1</var>,</td></tr>
<tr><th id="217">217</th><td>    <dfn class="enum" id="llvm::AMDGPUAsmVariants::SDWA" title='llvm::AMDGPUAsmVariants::SDWA' data-ref="llvm::AMDGPUAsmVariants::SDWA">SDWA</dfn> = <var>2</var>,</td></tr>
<tr><th id="218">218</th><td>    <dfn class="enum" id="llvm::AMDGPUAsmVariants::SDWA9" title='llvm::AMDGPUAsmVariants::SDWA9' data-ref="llvm::AMDGPUAsmVariants::SDWA9">SDWA9</dfn> = <var>3</var>,</td></tr>
<tr><th id="219">219</th><td>    <dfn class="enum" id="llvm::AMDGPUAsmVariants::DPP" title='llvm::AMDGPUAsmVariants::DPP' data-ref="llvm::AMDGPUAsmVariants::DPP">DPP</dfn> = <var>4</var></td></tr>
<tr><th id="220">220</th><td>  };</td></tr>
<tr><th id="221">221</th><td>}</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="224">224</th><td><b>namespace</b> <span class="namespace">EncValues</span> { <i>// Encoding values of enum9/8/7 operands</i></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><b>enum</b> : <em>unsigned</em> {</td></tr>
<tr><th id="227">227</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::SGPR_MIN" title='llvm::AMDGPU::EncValues::SGPR_MIN' data-ref="llvm::AMDGPU::EncValues::SGPR_MIN">SGPR_MIN</dfn> = <var>0</var>,</td></tr>
<tr><th id="228">228</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::SGPR_MAX_SI" title='llvm::AMDGPU::EncValues::SGPR_MAX_SI' data-ref="llvm::AMDGPU::EncValues::SGPR_MAX_SI">SGPR_MAX_SI</dfn> = <var>101</var>,</td></tr>
<tr><th id="229">229</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::SGPR_MAX_GFX10" title='llvm::AMDGPU::EncValues::SGPR_MAX_GFX10' data-ref="llvm::AMDGPU::EncValues::SGPR_MAX_GFX10">SGPR_MAX_GFX10</dfn> = <var>105</var>,</td></tr>
<tr><th id="230">230</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::TTMP_VI_MIN" title='llvm::AMDGPU::EncValues::TTMP_VI_MIN' data-ref="llvm::AMDGPU::EncValues::TTMP_VI_MIN">TTMP_VI_MIN</dfn> = <var>112</var>,</td></tr>
<tr><th id="231">231</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::TTMP_VI_MAX" title='llvm::AMDGPU::EncValues::TTMP_VI_MAX' data-ref="llvm::AMDGPU::EncValues::TTMP_VI_MAX">TTMP_VI_MAX</dfn> = <var>123</var>,</td></tr>
<tr><th id="232">232</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MIN" title='llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MIN' data-ref="llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MIN">TTMP_GFX9_GFX10_MIN</dfn> = <var>108</var>,</td></tr>
<tr><th id="233">233</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MAX" title='llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MAX' data-ref="llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MAX">TTMP_GFX9_GFX10_MAX</dfn> = <var>123</var>,</td></tr>
<tr><th id="234">234</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN">INLINE_INTEGER_C_MIN</dfn> = <var>128</var>,</td></tr>
<tr><th id="235">235</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX">INLINE_INTEGER_C_POSITIVE_MAX</dfn> = <var>192</var>, <i>// 64</i></td></tr>
<tr><th id="236">236</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX">INLINE_INTEGER_C_MAX</dfn> = <var>208</var>,</td></tr>
<tr><th id="237">237</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN">INLINE_FLOATING_C_MIN</dfn> = <var>240</var>,</td></tr>
<tr><th id="238">238</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX">INLINE_FLOATING_C_MAX</dfn> = <var>248</var>,</td></tr>
<tr><th id="239">239</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::LITERAL_CONST" title='llvm::AMDGPU::EncValues::LITERAL_CONST' data-ref="llvm::AMDGPU::EncValues::LITERAL_CONST">LITERAL_CONST</dfn> = <var>255</var>,</td></tr>
<tr><th id="240">240</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::VGPR_MIN" title='llvm::AMDGPU::EncValues::VGPR_MIN' data-ref="llvm::AMDGPU::EncValues::VGPR_MIN">VGPR_MIN</dfn> = <var>256</var>,</td></tr>
<tr><th id="241">241</th><td>  <dfn class="enum" id="llvm::AMDGPU::EncValues::VGPR_MAX" title='llvm::AMDGPU::EncValues::VGPR_MAX' data-ref="llvm::AMDGPU::EncValues::VGPR_MAX">VGPR_MAX</dfn> = <var>511</var></td></tr>
<tr><th id="242">242</th><td>};</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>} <i>// namespace EncValues</i></td></tr>
<tr><th id="245">245</th><td>} <i>// namespace AMDGPU</i></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="248">248</th><td><b>namespace</b> <span class="namespace">SendMsg</span> { <i>// Encoding of SIMM16 used in s_sendmsg* insns.</i></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::SendMsg::Id" title='llvm::AMDGPU::SendMsg::Id' data-ref="llvm::AMDGPU::SendMsg::Id">Id</dfn> { <i>// Message ID, width(4) [3:0].</i></td></tr>
<tr><th id="251">251</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_UNKNOWN_" title='llvm::AMDGPU::SendMsg::Id::ID_UNKNOWN_' data-ref="llvm::AMDGPU::SendMsg::Id::ID_UNKNOWN_">ID_UNKNOWN_</dfn> = -<var>1</var>,</td></tr>
<tr><th id="252">252</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_INTERRUPT" title='llvm::AMDGPU::SendMsg::Id::ID_INTERRUPT' data-ref="llvm::AMDGPU::SendMsg::Id::ID_INTERRUPT">ID_INTERRUPT</dfn> = <var>1</var>,</td></tr>
<tr><th id="253">253</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_GS" title='llvm::AMDGPU::SendMsg::Id::ID_GS' data-ref="llvm::AMDGPU::SendMsg::Id::ID_GS">ID_GS</dfn>,</td></tr>
<tr><th id="254">254</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_GS_DONE" title='llvm::AMDGPU::SendMsg::Id::ID_GS_DONE' data-ref="llvm::AMDGPU::SendMsg::Id::ID_GS_DONE">ID_GS_DONE</dfn>,</td></tr>
<tr><th id="255">255</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_GS_ALLOC_REQ" title='llvm::AMDGPU::SendMsg::Id::ID_GS_ALLOC_REQ' data-ref="llvm::AMDGPU::SendMsg::Id::ID_GS_ALLOC_REQ">ID_GS_ALLOC_REQ</dfn> = <var>9</var>,</td></tr>
<tr><th id="256">256</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_SYSMSG" title='llvm::AMDGPU::SendMsg::Id::ID_SYSMSG' data-ref="llvm::AMDGPU::SendMsg::Id::ID_SYSMSG">ID_SYSMSG</dfn> = <var>15</var>,</td></tr>
<tr><th id="257">257</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_GAPS_LAST_" title='llvm::AMDGPU::SendMsg::Id::ID_GAPS_LAST_' data-ref="llvm::AMDGPU::SendMsg::Id::ID_GAPS_LAST_">ID_GAPS_LAST_</dfn>, <i>// Indicate that sequence has gaps.</i></td></tr>
<tr><th id="258">258</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_GAPS_FIRST_" title='llvm::AMDGPU::SendMsg::Id::ID_GAPS_FIRST_' data-ref="llvm::AMDGPU::SendMsg::Id::ID_GAPS_FIRST_">ID_GAPS_FIRST_</dfn> = <a class="enum" href="#llvm::AMDGPU::SendMsg::Id::ID_INTERRUPT" title='llvm::AMDGPU::SendMsg::Id::ID_INTERRUPT' data-ref="llvm::AMDGPU::SendMsg::Id::ID_INTERRUPT">ID_INTERRUPT</a>,</td></tr>
<tr><th id="259">259</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_SHIFT_" title='llvm::AMDGPU::SendMsg::Id::ID_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::Id::ID_SHIFT_">ID_SHIFT_</dfn> = <var>0</var>,</td></tr>
<tr><th id="260">260</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_WIDTH_" title='llvm::AMDGPU::SendMsg::Id::ID_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::Id::ID_WIDTH_">ID_WIDTH_</dfn> = <var>4</var>,</td></tr>
<tr><th id="261">261</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Id::ID_MASK_" title='llvm::AMDGPU::SendMsg::Id::ID_MASK_' data-ref="llvm::AMDGPU::SendMsg::Id::ID_MASK_">ID_MASK_</dfn> = (((<var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::SendMsg::Id::ID_WIDTH_" title='llvm::AMDGPU::SendMsg::Id::ID_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::Id::ID_WIDTH_">ID_WIDTH_</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#llvm::AMDGPU::SendMsg::Id::ID_SHIFT_" title='llvm::AMDGPU::SendMsg::Id::ID_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::Id::ID_SHIFT_">ID_SHIFT_</a>)</td></tr>
<tr><th id="262">262</th><td>};</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::SendMsg::Op" title='llvm::AMDGPU::SendMsg::Op' data-ref="llvm::AMDGPU::SendMsg::Op">Op</dfn> { <i>// Both GS and SYS operation IDs.</i></td></tr>
<tr><th id="265">265</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_UNKNOWN_" title='llvm::AMDGPU::SendMsg::Op::OP_UNKNOWN_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_UNKNOWN_">OP_UNKNOWN_</dfn> = -<var>1</var>,</td></tr>
<tr><th id="266">266</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_SHIFT_" title='llvm::AMDGPU::SendMsg::Op::OP_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SHIFT_">OP_SHIFT_</dfn> = <var>4</var>,</td></tr>
<tr><th id="267">267</th><td>  <i>// width(2) [5:4]</i></td></tr>
<tr><th id="268">268</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_GS_NOP" title='llvm::AMDGPU::SendMsg::Op::OP_GS_NOP' data-ref="llvm::AMDGPU::SendMsg::Op::OP_GS_NOP">OP_GS_NOP</dfn> = <var>0</var>,</td></tr>
<tr><th id="269">269</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_GS_CUT" title='llvm::AMDGPU::SendMsg::Op::OP_GS_CUT' data-ref="llvm::AMDGPU::SendMsg::Op::OP_GS_CUT">OP_GS_CUT</dfn>,</td></tr>
<tr><th id="270">270</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_GS_EMIT" title='llvm::AMDGPU::SendMsg::Op::OP_GS_EMIT' data-ref="llvm::AMDGPU::SendMsg::Op::OP_GS_EMIT">OP_GS_EMIT</dfn>,</td></tr>
<tr><th id="271">271</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_GS_EMIT_CUT" title='llvm::AMDGPU::SendMsg::Op::OP_GS_EMIT_CUT' data-ref="llvm::AMDGPU::SendMsg::Op::OP_GS_EMIT_CUT">OP_GS_EMIT_CUT</dfn>,</td></tr>
<tr><th id="272">272</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_GS_LAST_" title='llvm::AMDGPU::SendMsg::Op::OP_GS_LAST_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_GS_LAST_">OP_GS_LAST_</dfn>,</td></tr>
<tr><th id="273">273</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_GS_FIRST_" title='llvm::AMDGPU::SendMsg::Op::OP_GS_FIRST_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_GS_FIRST_">OP_GS_FIRST_</dfn> = <a class="enum" href="#llvm::AMDGPU::SendMsg::Op::OP_GS_NOP" title='llvm::AMDGPU::SendMsg::Op::OP_GS_NOP' data-ref="llvm::AMDGPU::SendMsg::Op::OP_GS_NOP">OP_GS_NOP</a>,</td></tr>
<tr><th id="274">274</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_GS_WIDTH_" title='llvm::AMDGPU::SendMsg::Op::OP_GS_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_GS_WIDTH_">OP_GS_WIDTH_</dfn> = <var>2</var>,</td></tr>
<tr><th id="275">275</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_GS_MASK_" title='llvm::AMDGPU::SendMsg::Op::OP_GS_MASK_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_GS_MASK_">OP_GS_MASK_</dfn> = (((<var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::SendMsg::Op::OP_GS_WIDTH_" title='llvm::AMDGPU::SendMsg::Op::OP_GS_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_GS_WIDTH_">OP_GS_WIDTH_</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#llvm::AMDGPU::SendMsg::Op::OP_SHIFT_" title='llvm::AMDGPU::SendMsg::Op::OP_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SHIFT_">OP_SHIFT_</a>),</td></tr>
<tr><th id="276">276</th><td>  <i>// width(3) [6:4]</i></td></tr>
<tr><th id="277">277</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_SYS_ECC_ERR_INTERRUPT" title='llvm::AMDGPU::SendMsg::Op::OP_SYS_ECC_ERR_INTERRUPT' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SYS_ECC_ERR_INTERRUPT">OP_SYS_ECC_ERR_INTERRUPT</dfn> = <var>1</var>,</td></tr>
<tr><th id="278">278</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_SYS_REG_RD" title='llvm::AMDGPU::SendMsg::Op::OP_SYS_REG_RD' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SYS_REG_RD">OP_SYS_REG_RD</dfn>,</td></tr>
<tr><th id="279">279</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_SYS_HOST_TRAP_ACK" title='llvm::AMDGPU::SendMsg::Op::OP_SYS_HOST_TRAP_ACK' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SYS_HOST_TRAP_ACK">OP_SYS_HOST_TRAP_ACK</dfn>,</td></tr>
<tr><th id="280">280</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_SYS_TTRACE_PC" title='llvm::AMDGPU::SendMsg::Op::OP_SYS_TTRACE_PC' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SYS_TTRACE_PC">OP_SYS_TTRACE_PC</dfn>,</td></tr>
<tr><th id="281">281</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_SYS_LAST_" title='llvm::AMDGPU::SendMsg::Op::OP_SYS_LAST_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SYS_LAST_">OP_SYS_LAST_</dfn>,</td></tr>
<tr><th id="282">282</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_SYS_FIRST_" title='llvm::AMDGPU::SendMsg::Op::OP_SYS_FIRST_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SYS_FIRST_">OP_SYS_FIRST_</dfn> = <a class="enum" href="#llvm::AMDGPU::SendMsg::Op::OP_SYS_ECC_ERR_INTERRUPT" title='llvm::AMDGPU::SendMsg::Op::OP_SYS_ECC_ERR_INTERRUPT' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SYS_ECC_ERR_INTERRUPT">OP_SYS_ECC_ERR_INTERRUPT</a>,</td></tr>
<tr><th id="283">283</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_SYS_WIDTH_" title='llvm::AMDGPU::SendMsg::Op::OP_SYS_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SYS_WIDTH_">OP_SYS_WIDTH_</dfn> = <var>3</var>,</td></tr>
<tr><th id="284">284</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::Op::OP_SYS_MASK_" title='llvm::AMDGPU::SendMsg::Op::OP_SYS_MASK_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SYS_MASK_">OP_SYS_MASK_</dfn> = (((<var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::SendMsg::Op::OP_SYS_WIDTH_" title='llvm::AMDGPU::SendMsg::Op::OP_SYS_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SYS_WIDTH_">OP_SYS_WIDTH_</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#llvm::AMDGPU::SendMsg::Op::OP_SHIFT_" title='llvm::AMDGPU::SendMsg::Op::OP_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::Op::OP_SHIFT_">OP_SHIFT_</a>)</td></tr>
<tr><th id="285">285</th><td>};</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::SendMsg::StreamId" title='llvm::AMDGPU::SendMsg::StreamId' data-ref="llvm::AMDGPU::SendMsg::StreamId">StreamId</dfn> : <em>unsigned</em> { <i>// Stream ID, (2) [9:8].</i></td></tr>
<tr><th id="288">288</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_DEFAULT_" title='llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_DEFAULT_' data-ref="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_DEFAULT_">STREAM_ID_DEFAULT_</dfn> = <var>0</var>,</td></tr>
<tr><th id="289">289</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_LAST_" title='llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_LAST_' data-ref="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_LAST_">STREAM_ID_LAST_</dfn> = <var>4</var>,</td></tr>
<tr><th id="290">290</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_FIRST_" title='llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_FIRST_' data-ref="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_FIRST_">STREAM_ID_FIRST_</dfn> = <a class="enum" href="#llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_DEFAULT_" title='llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_DEFAULT_' data-ref="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_DEFAULT_">STREAM_ID_DEFAULT_</a>,</td></tr>
<tr><th id="291">291</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_SHIFT_" title='llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_SHIFT_">STREAM_ID_SHIFT_</dfn> = <var>8</var>,</td></tr>
<tr><th id="292">292</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_WIDTH_" title='llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_WIDTH_">STREAM_ID_WIDTH_</dfn>=  <var>2</var>,</td></tr>
<tr><th id="293">293</th><td>  <dfn class="enum" id="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_MASK_" title='llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_MASK_' data-ref="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_MASK_">STREAM_ID_MASK_</dfn> = (((<var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_WIDTH_" title='llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_WIDTH_' data-ref="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_WIDTH_">STREAM_ID_WIDTH_</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_SHIFT_" title='llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_SHIFT_' data-ref="llvm::AMDGPU::SendMsg::StreamId::STREAM_ID_SHIFT_">STREAM_ID_SHIFT_</a>)</td></tr>
<tr><th id="294">294</th><td>};</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>} <i>// namespace SendMsg</i></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><b>namespace</b> <span class="namespace">Hwreg</span> { <i>// Encoding of SIMM16 used in s_setreg/getreg* insns.</i></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::Hwreg::Id" title='llvm::AMDGPU::Hwreg::Id' data-ref="llvm::AMDGPU::Hwreg::Id">Id</dfn> { <i>// HwRegCode, (6) [5:0]</i></td></tr>
<tr><th id="301">301</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_UNKNOWN_" title='llvm::AMDGPU::Hwreg::Id::ID_UNKNOWN_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_UNKNOWN_">ID_UNKNOWN_</dfn> = -<var>1</var>,</td></tr>
<tr><th id="302">302</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_" title='llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_">ID_SYMBOLIC_FIRST_</dfn> = <var>1</var>, <i>// There are corresponding symbolic names defined.</i></td></tr>
<tr><th id="303">303</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_MODE" title='llvm::AMDGPU::Hwreg::Id::ID_MODE' data-ref="llvm::AMDGPU::Hwreg::Id::ID_MODE">ID_MODE</dfn> = <var>1</var>,</td></tr>
<tr><th id="304">304</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_STATUS" title='llvm::AMDGPU::Hwreg::Id::ID_STATUS' data-ref="llvm::AMDGPU::Hwreg::Id::ID_STATUS">ID_STATUS</dfn> = <var>2</var>,</td></tr>
<tr><th id="305">305</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_TRAPSTS" title='llvm::AMDGPU::Hwreg::Id::ID_TRAPSTS' data-ref="llvm::AMDGPU::Hwreg::Id::ID_TRAPSTS">ID_TRAPSTS</dfn> = <var>3</var>,</td></tr>
<tr><th id="306">306</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_HW_ID" title='llvm::AMDGPU::Hwreg::Id::ID_HW_ID' data-ref="llvm::AMDGPU::Hwreg::Id::ID_HW_ID">ID_HW_ID</dfn> = <var>4</var>,</td></tr>
<tr><th id="307">307</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_GPR_ALLOC" title='llvm::AMDGPU::Hwreg::Id::ID_GPR_ALLOC' data-ref="llvm::AMDGPU::Hwreg::Id::ID_GPR_ALLOC">ID_GPR_ALLOC</dfn> = <var>5</var>,</td></tr>
<tr><th id="308">308</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_LDS_ALLOC" title='llvm::AMDGPU::Hwreg::Id::ID_LDS_ALLOC' data-ref="llvm::AMDGPU::Hwreg::Id::ID_LDS_ALLOC">ID_LDS_ALLOC</dfn> = <var>6</var>,</td></tr>
<tr><th id="309">309</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_IB_STS" title='llvm::AMDGPU::Hwreg::Id::ID_IB_STS' data-ref="llvm::AMDGPU::Hwreg::Id::ID_IB_STS">ID_IB_STS</dfn> = <var>7</var>,</td></tr>
<tr><th id="310">310</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_MEM_BASES" title='llvm::AMDGPU::Hwreg::Id::ID_MEM_BASES' data-ref="llvm::AMDGPU::Hwreg::Id::ID_MEM_BASES">ID_MEM_BASES</dfn> = <var>15</var>,</td></tr>
<tr><th id="311">311</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX9_" title='llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX9_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX9_">ID_SYMBOLIC_FIRST_GFX9_</dfn> = <a class="enum" href="#llvm::AMDGPU::Hwreg::Id::ID_MEM_BASES" title='llvm::AMDGPU::Hwreg::Id::ID_MEM_BASES' data-ref="llvm::AMDGPU::Hwreg::Id::ID_MEM_BASES">ID_MEM_BASES</a>,</td></tr>
<tr><th id="312">312</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_TBA_LO" title='llvm::AMDGPU::Hwreg::Id::ID_TBA_LO' data-ref="llvm::AMDGPU::Hwreg::Id::ID_TBA_LO">ID_TBA_LO</dfn> = <var>16</var>,</td></tr>
<tr><th id="313">313</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX10_" title='llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX10_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX10_">ID_SYMBOLIC_FIRST_GFX10_</dfn> = <a class="enum" href="#llvm::AMDGPU::Hwreg::Id::ID_TBA_LO" title='llvm::AMDGPU::Hwreg::Id::ID_TBA_LO' data-ref="llvm::AMDGPU::Hwreg::Id::ID_TBA_LO">ID_TBA_LO</a>,</td></tr>
<tr><th id="314">314</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_TBA_HI" title='llvm::AMDGPU::Hwreg::Id::ID_TBA_HI' data-ref="llvm::AMDGPU::Hwreg::Id::ID_TBA_HI">ID_TBA_HI</dfn> = <var>17</var>,</td></tr>
<tr><th id="315">315</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_TMA_LO" title='llvm::AMDGPU::Hwreg::Id::ID_TMA_LO' data-ref="llvm::AMDGPU::Hwreg::Id::ID_TMA_LO">ID_TMA_LO</dfn> = <var>18</var>,</td></tr>
<tr><th id="316">316</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_TMA_HI" title='llvm::AMDGPU::Hwreg::Id::ID_TMA_HI' data-ref="llvm::AMDGPU::Hwreg::Id::ID_TMA_HI">ID_TMA_HI</dfn> = <var>19</var>,</td></tr>
<tr><th id="317">317</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_FLAT_SCR_LO" title='llvm::AMDGPU::Hwreg::Id::ID_FLAT_SCR_LO' data-ref="llvm::AMDGPU::Hwreg::Id::ID_FLAT_SCR_LO">ID_FLAT_SCR_LO</dfn> = <var>20</var>,</td></tr>
<tr><th id="318">318</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_FLAT_SCR_HI" title='llvm::AMDGPU::Hwreg::Id::ID_FLAT_SCR_HI' data-ref="llvm::AMDGPU::Hwreg::Id::ID_FLAT_SCR_HI">ID_FLAT_SCR_HI</dfn> = <var>21</var>,</td></tr>
<tr><th id="319">319</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_XNACK_MASK" title='llvm::AMDGPU::Hwreg::Id::ID_XNACK_MASK' data-ref="llvm::AMDGPU::Hwreg::Id::ID_XNACK_MASK">ID_XNACK_MASK</dfn> = <var>22</var>,</td></tr>
<tr><th id="320">320</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_POPS_PACKER" title='llvm::AMDGPU::Hwreg::Id::ID_POPS_PACKER' data-ref="llvm::AMDGPU::Hwreg::Id::ID_POPS_PACKER">ID_POPS_PACKER</dfn> = <var>25</var>,</td></tr>
<tr><th id="321">321</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_LAST_" title='llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_LAST_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_LAST_">ID_SYMBOLIC_LAST_</dfn> = <var>26</var>,</td></tr>
<tr><th id="322">322</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_SHIFT_" title='llvm::AMDGPU::Hwreg::Id::ID_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SHIFT_">ID_SHIFT_</dfn> = <var>0</var>,</td></tr>
<tr><th id="323">323</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_WIDTH_" title='llvm::AMDGPU::Hwreg::Id::ID_WIDTH_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_WIDTH_">ID_WIDTH_</dfn> = <var>6</var>,</td></tr>
<tr><th id="324">324</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Id::ID_MASK_" title='llvm::AMDGPU::Hwreg::Id::ID_MASK_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_MASK_">ID_MASK_</dfn> = (((<var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::Hwreg::Id::ID_WIDTH_" title='llvm::AMDGPU::Hwreg::Id::ID_WIDTH_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_WIDTH_">ID_WIDTH_</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#llvm::AMDGPU::Hwreg::Id::ID_SHIFT_" title='llvm::AMDGPU::Hwreg::Id::ID_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SHIFT_">ID_SHIFT_</a>)</td></tr>
<tr><th id="325">325</th><td>};</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::Hwreg::Offset" title='llvm::AMDGPU::Hwreg::Offset' data-ref="llvm::AMDGPU::Hwreg::Offset">Offset</dfn> : <em>unsigned</em> { <i>// Offset, (5) [10:6]</i></td></tr>
<tr><th id="328">328</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Offset::OFFSET_DEFAULT_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_DEFAULT_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_DEFAULT_">OFFSET_DEFAULT_</dfn> = <var>0</var>,</td></tr>
<tr><th id="329">329</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_">OFFSET_SHIFT_</dfn> = <var>6</var>,</td></tr>
<tr><th id="330">330</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Offset::OFFSET_WIDTH_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_WIDTH_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_WIDTH_">OFFSET_WIDTH_</dfn> = <var>5</var>,</td></tr>
<tr><th id="331">331</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Offset::OFFSET_MASK_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_MASK_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_MASK_">OFFSET_MASK_</dfn> = (((<var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::Hwreg::Offset::OFFSET_WIDTH_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_WIDTH_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_WIDTH_">OFFSET_WIDTH_</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_">OFFSET_SHIFT_</a>),</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_SHARED_BASE" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_SHARED_BASE' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_SHARED_BASE">OFFSET_SRC_SHARED_BASE</dfn> = <var>16</var>,</td></tr>
<tr><th id="334">334</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_PRIVATE_BASE" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_PRIVATE_BASE' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SRC_PRIVATE_BASE">OFFSET_SRC_PRIVATE_BASE</dfn> = <var>0</var></td></tr>
<tr><th id="335">335</th><td>};</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::Hwreg::WidthMinusOne" title='llvm::AMDGPU::Hwreg::WidthMinusOne' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne">WidthMinusOne</dfn> : <em>unsigned</em> { <i>// WidthMinusOne, (5) [15:11]</i></td></tr>
<tr><th id="338">338</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_DEFAULT_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_DEFAULT_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_DEFAULT_">WIDTH_M1_DEFAULT_</dfn> = <var>31</var>,</td></tr>
<tr><th id="339">339</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</dfn> = <var>11</var>,</td></tr>
<tr><th id="340">340</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_WIDTH_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_WIDTH_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_WIDTH_">WIDTH_M1_WIDTH_</dfn> = <var>5</var>,</td></tr>
<tr><th id="341">341</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_MASK_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_MASK_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_MASK_">WIDTH_M1_MASK_</dfn> = (((<var>1</var> &lt;&lt; <a class="enum" href="#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_WIDTH_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_WIDTH_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_WIDTH_">WIDTH_M1_WIDTH_</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>),</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_SHARED_BASE" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_SHARED_BASE' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_SHARED_BASE">WIDTH_M1_SRC_SHARED_BASE</dfn> = <var>15</var>,</td></tr>
<tr><th id="344">344</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_PRIVATE_BASE" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_PRIVATE_BASE' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SRC_PRIVATE_BASE">WIDTH_M1_SRC_PRIVATE_BASE</dfn> = <var>15</var></td></tr>
<tr><th id="345">345</th><td>};</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><i>// Some values from WidthMinusOne mapped into Width domain.</i></td></tr>
<tr><th id="348">348</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::Hwreg::Width" title='llvm::AMDGPU::Hwreg::Width' data-ref="llvm::AMDGPU::Hwreg::Width">Width</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="349">349</th><td>  <dfn class="enum" id="llvm::AMDGPU::Hwreg::Width::WIDTH_DEFAULT_" title='llvm::AMDGPU::Hwreg::Width::WIDTH_DEFAULT_' data-ref="llvm::AMDGPU::Hwreg::Width::WIDTH_DEFAULT_">WIDTH_DEFAULT_</dfn> = <a class="enum" href="#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_DEFAULT_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_DEFAULT_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_DEFAULT_">WIDTH_M1_DEFAULT_</a> + <var>1</var>,</td></tr>
<tr><th id="350">350</th><td>};</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>} <i>// namespace Hwreg</i></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><b>namespace</b> <span class="namespace">Swizzle</span> { <i>// Encoding of swizzle macro used in ds_swizzle_b32.</i></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::Swizzle::Id" title='llvm::AMDGPU::Swizzle::Id' data-ref="llvm::AMDGPU::Swizzle::Id">Id</dfn> : <em>unsigned</em> { <i>// id of symbolic names</i></td></tr>
<tr><th id="357">357</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::Id::ID_QUAD_PERM" title='llvm::AMDGPU::Swizzle::Id::ID_QUAD_PERM' data-ref="llvm::AMDGPU::Swizzle::Id::ID_QUAD_PERM">ID_QUAD_PERM</dfn> = <var>0</var>,</td></tr>
<tr><th id="358">358</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::Id::ID_BITMASK_PERM" title='llvm::AMDGPU::Swizzle::Id::ID_BITMASK_PERM' data-ref="llvm::AMDGPU::Swizzle::Id::ID_BITMASK_PERM">ID_BITMASK_PERM</dfn>,</td></tr>
<tr><th id="359">359</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::Id::ID_SWAP" title='llvm::AMDGPU::Swizzle::Id::ID_SWAP' data-ref="llvm::AMDGPU::Swizzle::Id::ID_SWAP">ID_SWAP</dfn>,</td></tr>
<tr><th id="360">360</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::Id::ID_REVERSE" title='llvm::AMDGPU::Swizzle::Id::ID_REVERSE' data-ref="llvm::AMDGPU::Swizzle::Id::ID_REVERSE">ID_REVERSE</dfn>,</td></tr>
<tr><th id="361">361</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::Id::ID_BROADCAST" title='llvm::AMDGPU::Swizzle::Id::ID_BROADCAST' data-ref="llvm::AMDGPU::Swizzle::Id::ID_BROADCAST">ID_BROADCAST</dfn></td></tr>
<tr><th id="362">362</th><td>};</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::Swizzle::EncBits" title='llvm::AMDGPU::Swizzle::EncBits' data-ref="llvm::AMDGPU::Swizzle::EncBits">EncBits</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// swizzle mode encodings</i></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::QUAD_PERM_ENC" title='llvm::AMDGPU::Swizzle::EncBits::QUAD_PERM_ENC' data-ref="llvm::AMDGPU::Swizzle::EncBits::QUAD_PERM_ENC">QUAD_PERM_ENC</dfn>         = <var>0x8000</var>,</td></tr>
<tr><th id="369">369</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::QUAD_PERM_ENC_MASK" title='llvm::AMDGPU::Swizzle::EncBits::QUAD_PERM_ENC_MASK' data-ref="llvm::AMDGPU::Swizzle::EncBits::QUAD_PERM_ENC_MASK">QUAD_PERM_ENC_MASK</dfn>    = <var>0xFF00</var>,</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::BITMASK_PERM_ENC" title='llvm::AMDGPU::Swizzle::EncBits::BITMASK_PERM_ENC' data-ref="llvm::AMDGPU::Swizzle::EncBits::BITMASK_PERM_ENC">BITMASK_PERM_ENC</dfn>      = <var>0x0000</var>,</td></tr>
<tr><th id="372">372</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::BITMASK_PERM_ENC_MASK" title='llvm::AMDGPU::Swizzle::EncBits::BITMASK_PERM_ENC_MASK' data-ref="llvm::AMDGPU::Swizzle::EncBits::BITMASK_PERM_ENC_MASK">BITMASK_PERM_ENC_MASK</dfn> = <var>0x8000</var>,</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <i>// QUAD_PERM encodings</i></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::LANE_MASK" title='llvm::AMDGPU::Swizzle::EncBits::LANE_MASK' data-ref="llvm::AMDGPU::Swizzle::EncBits::LANE_MASK">LANE_MASK</dfn>             = <var>0x3</var>,</td></tr>
<tr><th id="377">377</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::LANE_MAX" title='llvm::AMDGPU::Swizzle::EncBits::LANE_MAX' data-ref="llvm::AMDGPU::Swizzle::EncBits::LANE_MAX">LANE_MAX</dfn>              = <a class="enum" href="#llvm::AMDGPU::Swizzle::EncBits::LANE_MASK" title='llvm::AMDGPU::Swizzle::EncBits::LANE_MASK' data-ref="llvm::AMDGPU::Swizzle::EncBits::LANE_MASK">LANE_MASK</a>,</td></tr>
<tr><th id="378">378</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::LANE_SHIFT" title='llvm::AMDGPU::Swizzle::EncBits::LANE_SHIFT' data-ref="llvm::AMDGPU::Swizzle::EncBits::LANE_SHIFT">LANE_SHIFT</dfn>            = <var>2</var>,</td></tr>
<tr><th id="379">379</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::LANE_NUM" title='llvm::AMDGPU::Swizzle::EncBits::LANE_NUM' data-ref="llvm::AMDGPU::Swizzle::EncBits::LANE_NUM">LANE_NUM</dfn>              = <var>4</var>,</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <i>// BITMASK_PERM encodings</i></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::BITMASK_MASK" title='llvm::AMDGPU::Swizzle::EncBits::BITMASK_MASK' data-ref="llvm::AMDGPU::Swizzle::EncBits::BITMASK_MASK">BITMASK_MASK</dfn>          = <var>0x1F</var>,</td></tr>
<tr><th id="384">384</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::BITMASK_MAX" title='llvm::AMDGPU::Swizzle::EncBits::BITMASK_MAX' data-ref="llvm::AMDGPU::Swizzle::EncBits::BITMASK_MAX">BITMASK_MAX</dfn>           = <a class="enum" href="#llvm::AMDGPU::Swizzle::EncBits::BITMASK_MASK" title='llvm::AMDGPU::Swizzle::EncBits::BITMASK_MASK' data-ref="llvm::AMDGPU::Swizzle::EncBits::BITMASK_MASK">BITMASK_MASK</a>,</td></tr>
<tr><th id="385">385</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::BITMASK_WIDTH" title='llvm::AMDGPU::Swizzle::EncBits::BITMASK_WIDTH' data-ref="llvm::AMDGPU::Swizzle::EncBits::BITMASK_WIDTH">BITMASK_WIDTH</dfn>         = <var>5</var>,</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::BITMASK_AND_SHIFT" title='llvm::AMDGPU::Swizzle::EncBits::BITMASK_AND_SHIFT' data-ref="llvm::AMDGPU::Swizzle::EncBits::BITMASK_AND_SHIFT">BITMASK_AND_SHIFT</dfn>     = <var>0</var>,</td></tr>
<tr><th id="388">388</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::BITMASK_OR_SHIFT" title='llvm::AMDGPU::Swizzle::EncBits::BITMASK_OR_SHIFT' data-ref="llvm::AMDGPU::Swizzle::EncBits::BITMASK_OR_SHIFT">BITMASK_OR_SHIFT</dfn>      = <var>5</var>,</td></tr>
<tr><th id="389">389</th><td>  <dfn class="enum" id="llvm::AMDGPU::Swizzle::EncBits::BITMASK_XOR_SHIFT" title='llvm::AMDGPU::Swizzle::EncBits::BITMASK_XOR_SHIFT' data-ref="llvm::AMDGPU::Swizzle::EncBits::BITMASK_XOR_SHIFT">BITMASK_XOR_SHIFT</dfn>     = <var>10</var></td></tr>
<tr><th id="390">390</th><td>};</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>} <i>// namespace Swizzle</i></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><b>namespace</b> <span class="namespace">SDWA</span> {</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="397">397</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SdwaSel::BYTE_0" title='llvm::AMDGPU::SDWA::SdwaSel::BYTE_0' data-ref="llvm::AMDGPU::SDWA::SdwaSel::BYTE_0">BYTE_0</dfn> = <var>0</var>,</td></tr>
<tr><th id="398">398</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SdwaSel::BYTE_1" title='llvm::AMDGPU::SDWA::SdwaSel::BYTE_1' data-ref="llvm::AMDGPU::SDWA::SdwaSel::BYTE_1">BYTE_1</dfn> = <var>1</var>,</td></tr>
<tr><th id="399">399</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SdwaSel::BYTE_2" title='llvm::AMDGPU::SDWA::SdwaSel::BYTE_2' data-ref="llvm::AMDGPU::SDWA::SdwaSel::BYTE_2">BYTE_2</dfn> = <var>2</var>,</td></tr>
<tr><th id="400">400</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SdwaSel::BYTE_3" title='llvm::AMDGPU::SDWA::SdwaSel::BYTE_3' data-ref="llvm::AMDGPU::SDWA::SdwaSel::BYTE_3">BYTE_3</dfn> = <var>3</var>,</td></tr>
<tr><th id="401">401</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SdwaSel::WORD_0" title='llvm::AMDGPU::SDWA::SdwaSel::WORD_0' data-ref="llvm::AMDGPU::SDWA::SdwaSel::WORD_0">WORD_0</dfn> = <var>4</var>,</td></tr>
<tr><th id="402">402</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SdwaSel::WORD_1" title='llvm::AMDGPU::SDWA::SdwaSel::WORD_1' data-ref="llvm::AMDGPU::SDWA::SdwaSel::WORD_1">WORD_1</dfn> = <var>5</var>,</td></tr>
<tr><th id="403">403</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SdwaSel::DWORD" title='llvm::AMDGPU::SDWA::SdwaSel::DWORD' data-ref="llvm::AMDGPU::SDWA::SdwaSel::DWORD">DWORD</dfn> = <var>6</var>,</td></tr>
<tr><th id="404">404</th><td>};</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::SDWA::DstUnused" title='llvm::AMDGPU::SDWA::DstUnused' data-ref="llvm::AMDGPU::SDWA::DstUnused">DstUnused</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="407">407</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD">UNUSED_PAD</dfn> = <var>0</var>,</td></tr>
<tr><th id="408">408</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::DstUnused::UNUSED_SEXT" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_SEXT' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_SEXT">UNUSED_SEXT</dfn> = <var>1</var>,</td></tr>
<tr><th id="409">409</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE">UNUSED_PRESERVE</dfn> = <var>2</var>,</td></tr>
<tr><th id="410">410</th><td>};</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="413">413</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MASK">SRC_SGPR_MASK</dfn> = <var>0x100</var>,</td></tr>
<tr><th id="414">414</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MASK">SRC_VGPR_MASK</dfn> = <var>0xFF</var>,</td></tr>
<tr><th id="415">415</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_VCC_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_VCC_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_VCC_MASK">VOPC_DST_VCC_MASK</dfn> = <var>0x80</var>,</td></tr>
<tr><th id="416">416</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_SGPR_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_SGPR_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_SGPR_MASK">VOPC_DST_SGPR_MASK</dfn> = <var>0x7F</var>,</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MIN" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MIN">SRC_VGPR_MIN</dfn> = <var>0</var>,</td></tr>
<tr><th id="419">419</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MAX" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MAX' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MAX">SRC_VGPR_MAX</dfn> = <var>255</var>,</td></tr>
<tr><th id="420">420</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN">SRC_SGPR_MIN</dfn> = <var>256</var>,</td></tr>
<tr><th id="421">421</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_SI" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_SI' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_SI">SRC_SGPR_MAX_SI</dfn> = <var>357</var>,</td></tr>
<tr><th id="422">422</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_GFX10" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_GFX10' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_GFX10">SRC_SGPR_MAX_GFX10</dfn> = <var>361</var>,</td></tr>
<tr><th id="423">423</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MIN" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MIN' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MIN">SRC_TTMP_MIN</dfn> = <var>364</var>,</td></tr>
<tr><th id="424">424</th><td>  <dfn class="enum" id="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MAX" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MAX' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MAX">SRC_TTMP_MAX</dfn> = <var>379</var>,</td></tr>
<tr><th id="425">425</th><td>};</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>} <i>// namespace SDWA</i></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><b>namespace</b> <span class="namespace">DPP</span> {</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::DPP::DppCtrl" title='llvm::AMDGPU::DPP::DppCtrl' data-ref="llvm::AMDGPU::DPP::DppCtrl">DppCtrl</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="432">432</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::QUAD_PERM_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::QUAD_PERM_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::QUAD_PERM_FIRST">QUAD_PERM_FIRST</dfn>   = <var>0</var>,</td></tr>
<tr><th id="433">433</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::QUAD_PERM_LAST" title='llvm::AMDGPU::DPP::DppCtrl::QUAD_PERM_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::QUAD_PERM_LAST">QUAD_PERM_LAST</dfn>    = <var>0xFF</var>,</td></tr>
<tr><th id="434">434</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED1" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED1' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED1">DPP_UNUSED1</dfn>       = <var>0x100</var>,</td></tr>
<tr><th id="435">435</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_SHL0" title='llvm::AMDGPU::DPP::DppCtrl::ROW_SHL0' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_SHL0">ROW_SHL0</dfn>          = <var>0x100</var>,</td></tr>
<tr><th id="436">436</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_SHL_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_SHL_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_SHL_FIRST">ROW_SHL_FIRST</dfn>     = <var>0x101</var>,</td></tr>
<tr><th id="437">437</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_SHL_LAST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_SHL_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_SHL_LAST">ROW_SHL_LAST</dfn>      = <var>0x10F</var>,</td></tr>
<tr><th id="438">438</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED2" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED2' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED2">DPP_UNUSED2</dfn>       = <var>0x110</var>,</td></tr>
<tr><th id="439">439</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_SHR0" title='llvm::AMDGPU::DPP::DppCtrl::ROW_SHR0' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_SHR0">ROW_SHR0</dfn>          = <var>0x110</var>,</td></tr>
<tr><th id="440">440</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_SHR_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_SHR_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_SHR_FIRST">ROW_SHR_FIRST</dfn>     = <var>0x111</var>,</td></tr>
<tr><th id="441">441</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_SHR_LAST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_SHR_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_SHR_LAST">ROW_SHR_LAST</dfn>      = <var>0x11F</var>,</td></tr>
<tr><th id="442">442</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED3" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED3' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED3">DPP_UNUSED3</dfn>       = <var>0x120</var>,</td></tr>
<tr><th id="443">443</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_ROR0" title='llvm::AMDGPU::DPP::DppCtrl::ROW_ROR0' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_ROR0">ROW_ROR0</dfn>          = <var>0x120</var>,</td></tr>
<tr><th id="444">444</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_ROR_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_ROR_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_ROR_FIRST">ROW_ROR_FIRST</dfn>     = <var>0x121</var>,</td></tr>
<tr><th id="445">445</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_ROR_LAST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_ROR_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_ROR_LAST">ROW_ROR_LAST</dfn>      = <var>0x12F</var>,</td></tr>
<tr><th id="446">446</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::WAVE_SHL1" title='llvm::AMDGPU::DPP::DppCtrl::WAVE_SHL1' data-ref="llvm::AMDGPU::DPP::DppCtrl::WAVE_SHL1">WAVE_SHL1</dfn>         = <var>0x130</var>,</td></tr>
<tr><th id="447">447</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_FIRST">DPP_UNUSED4_FIRST</dfn> = <var>0x131</var>,</td></tr>
<tr><th id="448">448</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED4_LAST">DPP_UNUSED4_LAST</dfn>  = <var>0x133</var>,</td></tr>
<tr><th id="449">449</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::WAVE_ROL1" title='llvm::AMDGPU::DPP::DppCtrl::WAVE_ROL1' data-ref="llvm::AMDGPU::DPP::DppCtrl::WAVE_ROL1">WAVE_ROL1</dfn>         = <var>0x134</var>,</td></tr>
<tr><th id="450">450</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_FIRST">DPP_UNUSED5_FIRST</dfn> = <var>0x135</var>,</td></tr>
<tr><th id="451">451</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED5_LAST">DPP_UNUSED5_LAST</dfn>  = <var>0x137</var>,</td></tr>
<tr><th id="452">452</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::WAVE_SHR1" title='llvm::AMDGPU::DPP::DppCtrl::WAVE_SHR1' data-ref="llvm::AMDGPU::DPP::DppCtrl::WAVE_SHR1">WAVE_SHR1</dfn>         = <var>0x138</var>,</td></tr>
<tr><th id="453">453</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_FIRST">DPP_UNUSED6_FIRST</dfn> = <var>0x139</var>,</td></tr>
<tr><th id="454">454</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED6_LAST">DPP_UNUSED6_LAST</dfn>  = <var>0x13B</var>,</td></tr>
<tr><th id="455">455</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::WAVE_ROR1" title='llvm::AMDGPU::DPP::DppCtrl::WAVE_ROR1' data-ref="llvm::AMDGPU::DPP::DppCtrl::WAVE_ROR1">WAVE_ROR1</dfn>         = <var>0x13C</var>,</td></tr>
<tr><th id="456">456</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_FIRST">DPP_UNUSED7_FIRST</dfn> = <var>0x13D</var>,</td></tr>
<tr><th id="457">457</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED7_LAST">DPP_UNUSED7_LAST</dfn>  = <var>0x13F</var>,</td></tr>
<tr><th id="458">458</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_MIRROR" title='llvm::AMDGPU::DPP::DppCtrl::ROW_MIRROR' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_MIRROR">ROW_MIRROR</dfn>        = <var>0x140</var>,</td></tr>
<tr><th id="459">459</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_HALF_MIRROR" title='llvm::AMDGPU::DPP::DppCtrl::ROW_HALF_MIRROR' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_HALF_MIRROR">ROW_HALF_MIRROR</dfn>   = <var>0x141</var>,</td></tr>
<tr><th id="460">460</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::BCAST15" title='llvm::AMDGPU::DPP::DppCtrl::BCAST15' data-ref="llvm::AMDGPU::DPP::DppCtrl::BCAST15">BCAST15</dfn>           = <var>0x142</var>,</td></tr>
<tr><th id="461">461</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::BCAST31" title='llvm::AMDGPU::DPP::DppCtrl::BCAST31' data-ref="llvm::AMDGPU::DPP::DppCtrl::BCAST31">BCAST31</dfn>           = <var>0x143</var>,</td></tr>
<tr><th id="462">462</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_FIRST">DPP_UNUSED8_FIRST</dfn> = <var>0x144</var>,</td></tr>
<tr><th id="463">463</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_UNUSED8_LAST">DPP_UNUSED8_LAST</dfn>  = <var>0x14F</var>,</td></tr>
<tr><th id="464">464</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_SHARE_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_SHARE_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_SHARE_FIRST">ROW_SHARE_FIRST</dfn>   = <var>0x150</var>,</td></tr>
<tr><th id="465">465</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_SHARE_LAST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_SHARE_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_SHARE_LAST">ROW_SHARE_LAST</dfn>    = <var>0x15F</var>,</td></tr>
<tr><th id="466">466</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_FIRST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_FIRST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_FIRST">ROW_XMASK_FIRST</dfn>   = <var>0x160</var>,</td></tr>
<tr><th id="467">467</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_LAST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_LAST">ROW_XMASK_LAST</dfn>    = <var>0x16F</var>,</td></tr>
<tr><th id="468">468</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppCtrl::DPP_LAST" title='llvm::AMDGPU::DPP::DppCtrl::DPP_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::DPP_LAST">DPP_LAST</dfn>          = <a class="enum" href="#llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_LAST" title='llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_LAST' data-ref="llvm::AMDGPU::DPP::DppCtrl::ROW_XMASK_LAST">ROW_XMASK_LAST</a></td></tr>
<tr><th id="469">469</th><td>};</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::DPP::DppFiMode" title='llvm::AMDGPU::DPP::DppFiMode' data-ref="llvm::AMDGPU::DPP::DppFiMode">DppFiMode</dfn> {</td></tr>
<tr><th id="472">472</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppFiMode::DPP_FI_0" title='llvm::AMDGPU::DPP::DppFiMode::DPP_FI_0' data-ref="llvm::AMDGPU::DPP::DppFiMode::DPP_FI_0">DPP_FI_0</dfn>  = <var>0</var>,</td></tr>
<tr><th id="473">473</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppFiMode::DPP_FI_1" title='llvm::AMDGPU::DPP::DppFiMode::DPP_FI_1' data-ref="llvm::AMDGPU::DPP::DppFiMode::DPP_FI_1">DPP_FI_1</dfn>  = <var>1</var>,</td></tr>
<tr><th id="474">474</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_0" title='llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_0' data-ref="llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_0">DPP8_FI_0</dfn> = <var>0xE9</var>,</td></tr>
<tr><th id="475">475</th><td>  <dfn class="enum" id="llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_1" title='llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_1' data-ref="llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_1">DPP8_FI_1</dfn> = <var>0xEA</var>,</td></tr>
<tr><th id="476">476</th><td>};</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>} <i>// namespace DPP</i></td></tr>
<tr><th id="479">479</th><td>} <i>// namespace AMDGPU</i></td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/R_00B028_SPI_SHADER_PGM_RSRC1_PS" data-ref="_M/R_00B028_SPI_SHADER_PGM_RSRC1_PS">R_00B028_SPI_SHADER_PGM_RSRC1_PS</dfn>                                0x00B028</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/R_00B02C_SPI_SHADER_PGM_RSRC2_PS" data-ref="_M/R_00B02C_SPI_SHADER_PGM_RSRC2_PS">R_00B02C_SPI_SHADER_PGM_RSRC2_PS</dfn>                                0x00B02C</u></td></tr>
<tr><th id="483">483</th><td><u>#define   <dfn class="macro" id="_M/S_00B02C_EXTRA_LDS_SIZE" data-ref="_M/S_00B02C_EXTRA_LDS_SIZE">S_00B02C_EXTRA_LDS_SIZE</dfn>(x)                                  (((x) &amp; 0xFF) &lt;&lt; 8)</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/R_00B128_SPI_SHADER_PGM_RSRC1_VS" data-ref="_M/R_00B128_SPI_SHADER_PGM_RSRC1_VS">R_00B128_SPI_SHADER_PGM_RSRC1_VS</dfn>                                0x00B128</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/R_00B228_SPI_SHADER_PGM_RSRC1_GS" data-ref="_M/R_00B228_SPI_SHADER_PGM_RSRC1_GS">R_00B228_SPI_SHADER_PGM_RSRC1_GS</dfn>                                0x00B228</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/R_00B328_SPI_SHADER_PGM_RSRC1_ES" data-ref="_M/R_00B328_SPI_SHADER_PGM_RSRC1_ES">R_00B328_SPI_SHADER_PGM_RSRC1_ES</dfn>                                0x00B328</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/R_00B428_SPI_SHADER_PGM_RSRC1_HS" data-ref="_M/R_00B428_SPI_SHADER_PGM_RSRC1_HS">R_00B428_SPI_SHADER_PGM_RSRC1_HS</dfn>                                0x00B428</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/R_00B528_SPI_SHADER_PGM_RSRC1_LS" data-ref="_M/R_00B528_SPI_SHADER_PGM_RSRC1_LS">R_00B528_SPI_SHADER_PGM_RSRC1_LS</dfn>                                0x00B528</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/R_00B848_COMPUTE_PGM_RSRC1" data-ref="_M/R_00B848_COMPUTE_PGM_RSRC1">R_00B848_COMPUTE_PGM_RSRC1</dfn>                                      0x00B848</u></td></tr>
<tr><th id="490">490</th><td><u>#define   <dfn class="macro" id="_M/S_00B028_VGPRS" data-ref="_M/S_00B028_VGPRS">S_00B028_VGPRS</dfn>(x)                                           (((x) &amp; 0x3F) &lt;&lt; 0)</u></td></tr>
<tr><th id="491">491</th><td><u>#define   <dfn class="macro" id="_M/S_00B028_SGPRS" data-ref="_M/S_00B028_SGPRS">S_00B028_SGPRS</dfn>(x)                                           (((x) &amp; 0x0F) &lt;&lt; 6)</u></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/R_00B84C_COMPUTE_PGM_RSRC2" data-ref="_M/R_00B84C_COMPUTE_PGM_RSRC2">R_00B84C_COMPUTE_PGM_RSRC2</dfn>                                      0x00B84C</u></td></tr>
<tr><th id="494">494</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_SCRATCH_EN" data-ref="_M/S_00B84C_SCRATCH_EN">S_00B84C_SCRATCH_EN</dfn>(x)                                      (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="495">495</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_SCRATCH_EN" data-ref="_M/G_00B84C_SCRATCH_EN">G_00B84C_SCRATCH_EN</dfn>(x)                                      (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="496">496</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_SCRATCH_EN" data-ref="_M/C_00B84C_SCRATCH_EN">C_00B84C_SCRATCH_EN</dfn>                                         0xFFFFFFFE</u></td></tr>
<tr><th id="497">497</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_USER_SGPR" data-ref="_M/S_00B84C_USER_SGPR">S_00B84C_USER_SGPR</dfn>(x)                                       (((x) &amp; 0x1F) &lt;&lt; 1)</u></td></tr>
<tr><th id="498">498</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_USER_SGPR" data-ref="_M/G_00B84C_USER_SGPR">G_00B84C_USER_SGPR</dfn>(x)                                       (((x) &gt;&gt; 1) &amp; 0x1F)</u></td></tr>
<tr><th id="499">499</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_USER_SGPR" data-ref="_M/C_00B84C_USER_SGPR">C_00B84C_USER_SGPR</dfn>                                          0xFFFFFFC1</u></td></tr>
<tr><th id="500">500</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_TRAP_HANDLER" data-ref="_M/S_00B84C_TRAP_HANDLER">S_00B84C_TRAP_HANDLER</dfn>(x)                                    (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="501">501</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_TRAP_HANDLER" data-ref="_M/G_00B84C_TRAP_HANDLER">G_00B84C_TRAP_HANDLER</dfn>(x)                                    (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="502">502</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_TRAP_HANDLER" data-ref="_M/C_00B84C_TRAP_HANDLER">C_00B84C_TRAP_HANDLER</dfn>                                       0xFFFFFFBF</u></td></tr>
<tr><th id="503">503</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_TGID_X_EN" data-ref="_M/S_00B84C_TGID_X_EN">S_00B84C_TGID_X_EN</dfn>(x)                                       (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="504">504</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_TGID_X_EN" data-ref="_M/G_00B84C_TGID_X_EN">G_00B84C_TGID_X_EN</dfn>(x)                                       (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="505">505</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_TGID_X_EN" data-ref="_M/C_00B84C_TGID_X_EN">C_00B84C_TGID_X_EN</dfn>                                          0xFFFFFF7F</u></td></tr>
<tr><th id="506">506</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_TGID_Y_EN" data-ref="_M/S_00B84C_TGID_Y_EN">S_00B84C_TGID_Y_EN</dfn>(x)                                       (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="507">507</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_TGID_Y_EN" data-ref="_M/G_00B84C_TGID_Y_EN">G_00B84C_TGID_Y_EN</dfn>(x)                                       (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="508">508</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_TGID_Y_EN" data-ref="_M/C_00B84C_TGID_Y_EN">C_00B84C_TGID_Y_EN</dfn>                                          0xFFFFFEFF</u></td></tr>
<tr><th id="509">509</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_TGID_Z_EN" data-ref="_M/S_00B84C_TGID_Z_EN">S_00B84C_TGID_Z_EN</dfn>(x)                                       (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="510">510</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_TGID_Z_EN" data-ref="_M/G_00B84C_TGID_Z_EN">G_00B84C_TGID_Z_EN</dfn>(x)                                       (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="511">511</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_TGID_Z_EN" data-ref="_M/C_00B84C_TGID_Z_EN">C_00B84C_TGID_Z_EN</dfn>                                          0xFFFFFDFF</u></td></tr>
<tr><th id="512">512</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_TG_SIZE_EN" data-ref="_M/S_00B84C_TG_SIZE_EN">S_00B84C_TG_SIZE_EN</dfn>(x)                                      (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="513">513</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_TG_SIZE_EN" data-ref="_M/G_00B84C_TG_SIZE_EN">G_00B84C_TG_SIZE_EN</dfn>(x)                                      (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="514">514</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_TG_SIZE_EN" data-ref="_M/C_00B84C_TG_SIZE_EN">C_00B84C_TG_SIZE_EN</dfn>                                         0xFFFFFBFF</u></td></tr>
<tr><th id="515">515</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_TIDIG_COMP_CNT" data-ref="_M/S_00B84C_TIDIG_COMP_CNT">S_00B84C_TIDIG_COMP_CNT</dfn>(x)                                  (((x) &amp; 0x03) &lt;&lt; 11)</u></td></tr>
<tr><th id="516">516</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_TIDIG_COMP_CNT" data-ref="_M/G_00B84C_TIDIG_COMP_CNT">G_00B84C_TIDIG_COMP_CNT</dfn>(x)                                  (((x) &gt;&gt; 11) &amp; 0x03)</u></td></tr>
<tr><th id="517">517</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_TIDIG_COMP_CNT" data-ref="_M/C_00B84C_TIDIG_COMP_CNT">C_00B84C_TIDIG_COMP_CNT</dfn>                                     0xFFFFE7FF</u></td></tr>
<tr><th id="518">518</th><td><i>/* CIK */</i></td></tr>
<tr><th id="519">519</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_EXCP_EN_MSB" data-ref="_M/S_00B84C_EXCP_EN_MSB">S_00B84C_EXCP_EN_MSB</dfn>(x)                                     (((x) &amp; 0x03) &lt;&lt; 13)</u></td></tr>
<tr><th id="520">520</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_EXCP_EN_MSB" data-ref="_M/G_00B84C_EXCP_EN_MSB">G_00B84C_EXCP_EN_MSB</dfn>(x)                                     (((x) &gt;&gt; 13) &amp; 0x03)</u></td></tr>
<tr><th id="521">521</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_EXCP_EN_MSB" data-ref="_M/C_00B84C_EXCP_EN_MSB">C_00B84C_EXCP_EN_MSB</dfn>                                        0xFFFF9FFF</u></td></tr>
<tr><th id="522">522</th><td><i>/*     */</i></td></tr>
<tr><th id="523">523</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_LDS_SIZE" data-ref="_M/S_00B84C_LDS_SIZE">S_00B84C_LDS_SIZE</dfn>(x)                                        (((x) &amp; 0x1FF) &lt;&lt; 15)</u></td></tr>
<tr><th id="524">524</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_LDS_SIZE" data-ref="_M/G_00B84C_LDS_SIZE">G_00B84C_LDS_SIZE</dfn>(x)                                        (((x) &gt;&gt; 15) &amp; 0x1FF)</u></td></tr>
<tr><th id="525">525</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_LDS_SIZE" data-ref="_M/C_00B84C_LDS_SIZE">C_00B84C_LDS_SIZE</dfn>                                           0xFF007FFF</u></td></tr>
<tr><th id="526">526</th><td><u>#define   <dfn class="macro" id="_M/S_00B84C_EXCP_EN" data-ref="_M/S_00B84C_EXCP_EN">S_00B84C_EXCP_EN</dfn>(x)                                         (((x) &amp; 0x7F) &lt;&lt; 24)</u></td></tr>
<tr><th id="527">527</th><td><u>#define   <dfn class="macro" id="_M/G_00B84C_EXCP_EN" data-ref="_M/G_00B84C_EXCP_EN">G_00B84C_EXCP_EN</dfn>(x)                                         (((x) &gt;&gt; 24) &amp; 0x7F)</u></td></tr>
<tr><th id="528">528</th><td><u>#define   <dfn class="macro" id="_M/C_00B84C_EXCP_EN" data-ref="_M/C_00B84C_EXCP_EN">C_00B84C_EXCP_EN</dfn></u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/R_0286CC_SPI_PS_INPUT_ENA" data-ref="_M/R_0286CC_SPI_PS_INPUT_ENA">R_0286CC_SPI_PS_INPUT_ENA</dfn>                                       0x0286CC</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/R_0286D0_SPI_PS_INPUT_ADDR" data-ref="_M/R_0286D0_SPI_PS_INPUT_ADDR">R_0286D0_SPI_PS_INPUT_ADDR</dfn>                                      0x0286D0</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/R_00B848_COMPUTE_PGM_RSRC1" data-ref="_M/R_00B848_COMPUTE_PGM_RSRC1">R_00B848_COMPUTE_PGM_RSRC1</dfn>                                      0x00B848</u></td></tr>
<tr><th id="534">534</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_VGPRS" data-ref="_M/S_00B848_VGPRS">S_00B848_VGPRS</dfn>(x)                                           (((x) &amp; 0x3F) &lt;&lt; 0)</u></td></tr>
<tr><th id="535">535</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_VGPRS" data-ref="_M/G_00B848_VGPRS">G_00B848_VGPRS</dfn>(x)                                           (((x) &gt;&gt; 0) &amp; 0x3F)</u></td></tr>
<tr><th id="536">536</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_VGPRS" data-ref="_M/C_00B848_VGPRS">C_00B848_VGPRS</dfn>                                              0xFFFFFFC0</u></td></tr>
<tr><th id="537">537</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_SGPRS" data-ref="_M/S_00B848_SGPRS">S_00B848_SGPRS</dfn>(x)                                           (((x) &amp; 0x0F) &lt;&lt; 6)</u></td></tr>
<tr><th id="538">538</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_SGPRS" data-ref="_M/G_00B848_SGPRS">G_00B848_SGPRS</dfn>(x)                                           (((x) &gt;&gt; 6) &amp; 0x0F)</u></td></tr>
<tr><th id="539">539</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_SGPRS" data-ref="_M/C_00B848_SGPRS">C_00B848_SGPRS</dfn>                                              0xFFFFFC3F</u></td></tr>
<tr><th id="540">540</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_PRIORITY" data-ref="_M/S_00B848_PRIORITY">S_00B848_PRIORITY</dfn>(x)                                        (((x) &amp; 0x03) &lt;&lt; 10)</u></td></tr>
<tr><th id="541">541</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_PRIORITY" data-ref="_M/G_00B848_PRIORITY">G_00B848_PRIORITY</dfn>(x)                                        (((x) &gt;&gt; 10) &amp; 0x03)</u></td></tr>
<tr><th id="542">542</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_PRIORITY" data-ref="_M/C_00B848_PRIORITY">C_00B848_PRIORITY</dfn>                                           0xFFFFF3FF</u></td></tr>
<tr><th id="543">543</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_FLOAT_MODE" data-ref="_M/S_00B848_FLOAT_MODE">S_00B848_FLOAT_MODE</dfn>(x)                                      (((x) &amp; 0xFF) &lt;&lt; 12)</u></td></tr>
<tr><th id="544">544</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_FLOAT_MODE" data-ref="_M/G_00B848_FLOAT_MODE">G_00B848_FLOAT_MODE</dfn>(x)                                      (((x) &gt;&gt; 12) &amp; 0xFF)</u></td></tr>
<tr><th id="545">545</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_FLOAT_MODE" data-ref="_M/C_00B848_FLOAT_MODE">C_00B848_FLOAT_MODE</dfn>                                         0xFFF00FFF</u></td></tr>
<tr><th id="546">546</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_PRIV" data-ref="_M/S_00B848_PRIV">S_00B848_PRIV</dfn>(x)                                            (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="547">547</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_PRIV" data-ref="_M/G_00B848_PRIV">G_00B848_PRIV</dfn>(x)                                            (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="548">548</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_PRIV" data-ref="_M/C_00B848_PRIV">C_00B848_PRIV</dfn>                                               0xFFEFFFFF</u></td></tr>
<tr><th id="549">549</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_DX10_CLAMP" data-ref="_M/S_00B848_DX10_CLAMP">S_00B848_DX10_CLAMP</dfn>(x)                                      (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="550">550</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_DX10_CLAMP" data-ref="_M/G_00B848_DX10_CLAMP">G_00B848_DX10_CLAMP</dfn>(x)                                      (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="551">551</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_DX10_CLAMP" data-ref="_M/C_00B848_DX10_CLAMP">C_00B848_DX10_CLAMP</dfn>                                         0xFFDFFFFF</u></td></tr>
<tr><th id="552">552</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_DEBUG_MODE" data-ref="_M/S_00B848_DEBUG_MODE">S_00B848_DEBUG_MODE</dfn>(x)                                      (((x) &amp; 0x1) &lt;&lt; 22)</u></td></tr>
<tr><th id="553">553</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_DEBUG_MODE" data-ref="_M/G_00B848_DEBUG_MODE">G_00B848_DEBUG_MODE</dfn>(x)                                      (((x) &gt;&gt; 22) &amp; 0x1)</u></td></tr>
<tr><th id="554">554</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_DEBUG_MODE" data-ref="_M/C_00B848_DEBUG_MODE">C_00B848_DEBUG_MODE</dfn>                                         0xFFBFFFFF</u></td></tr>
<tr><th id="555">555</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_IEEE_MODE" data-ref="_M/S_00B848_IEEE_MODE">S_00B848_IEEE_MODE</dfn>(x)                                       (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="556">556</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_IEEE_MODE" data-ref="_M/G_00B848_IEEE_MODE">G_00B848_IEEE_MODE</dfn>(x)                                       (((x) &gt;&gt; 23) &amp; 0x1)</u></td></tr>
<tr><th id="557">557</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_IEEE_MODE" data-ref="_M/C_00B848_IEEE_MODE">C_00B848_IEEE_MODE</dfn>                                          0xFF7FFFFF</u></td></tr>
<tr><th id="558">558</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_WGP_MODE" data-ref="_M/S_00B848_WGP_MODE">S_00B848_WGP_MODE</dfn>(x)                                        (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="559">559</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_WGP_MODE" data-ref="_M/G_00B848_WGP_MODE">G_00B848_WGP_MODE</dfn>(x)                                        (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="560">560</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_WGP_MODE" data-ref="_M/C_00B848_WGP_MODE">C_00B848_WGP_MODE</dfn>                                           0xDFFFFFFF</u></td></tr>
<tr><th id="561">561</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_MEM_ORDERED" data-ref="_M/S_00B848_MEM_ORDERED">S_00B848_MEM_ORDERED</dfn>(x)                                     (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="562">562</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_MEM_ORDERED" data-ref="_M/G_00B848_MEM_ORDERED">G_00B848_MEM_ORDERED</dfn>(x)                                     (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="563">563</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_MEM_ORDERED" data-ref="_M/C_00B848_MEM_ORDERED">C_00B848_MEM_ORDERED</dfn>                                        0xBFFFFFFF</u></td></tr>
<tr><th id="564">564</th><td><u>#define   <dfn class="macro" id="_M/S_00B848_FWD_PROGRESS" data-ref="_M/S_00B848_FWD_PROGRESS">S_00B848_FWD_PROGRESS</dfn>(x)                                    (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="565">565</th><td><u>#define   <dfn class="macro" id="_M/G_00B848_FWD_PROGRESS" data-ref="_M/G_00B848_FWD_PROGRESS">G_00B848_FWD_PROGRESS</dfn>(x)                                    (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="566">566</th><td><u>#define   <dfn class="macro" id="_M/C_00B848_FWD_PROGRESS" data-ref="_M/C_00B848_FWD_PROGRESS">C_00B848_FWD_PROGRESS</dfn>                                       0x7FFFFFFF</u></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><i>// Helpers for setting FLOAT_MODE</i></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/FP_ROUND_ROUND_TO_NEAREST" data-ref="_M/FP_ROUND_ROUND_TO_NEAREST">FP_ROUND_ROUND_TO_NEAREST</dfn> 0</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/FP_ROUND_ROUND_TO_INF" data-ref="_M/FP_ROUND_ROUND_TO_INF">FP_ROUND_ROUND_TO_INF</dfn> 1</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/FP_ROUND_ROUND_TO_NEGINF" data-ref="_M/FP_ROUND_ROUND_TO_NEGINF">FP_ROUND_ROUND_TO_NEGINF</dfn> 2</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/FP_ROUND_ROUND_TO_ZERO" data-ref="_M/FP_ROUND_ROUND_TO_ZERO">FP_ROUND_ROUND_TO_ZERO</dfn> 3</u></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><i>// Bits 3:0 control rounding mode. 1:0 control single precision, 3:2 double</i></td></tr>
<tr><th id="576">576</th><td><i>// precision.</i></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/FP_ROUND_MODE_SP" data-ref="_M/FP_ROUND_MODE_SP">FP_ROUND_MODE_SP</dfn>(x) ((x) &amp; 0x3)</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/FP_ROUND_MODE_DP" data-ref="_M/FP_ROUND_MODE_DP">FP_ROUND_MODE_DP</dfn>(x) (((x) &amp; 0x3) &lt;&lt; 2)</u></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/FP_DENORM_FLUSH_IN_FLUSH_OUT" data-ref="_M/FP_DENORM_FLUSH_IN_FLUSH_OUT">FP_DENORM_FLUSH_IN_FLUSH_OUT</dfn> 0</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/FP_DENORM_FLUSH_OUT" data-ref="_M/FP_DENORM_FLUSH_OUT">FP_DENORM_FLUSH_OUT</dfn> 1</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/FP_DENORM_FLUSH_IN" data-ref="_M/FP_DENORM_FLUSH_IN">FP_DENORM_FLUSH_IN</dfn> 2</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/FP_DENORM_FLUSH_NONE" data-ref="_M/FP_DENORM_FLUSH_NONE">FP_DENORM_FLUSH_NONE</dfn> 3</u></td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><i>// Bits 7:4 control denormal handling. 5:4 control single precision, 6:7 double</i></td></tr>
<tr><th id="587">587</th><td><i>// precision.</i></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/FP_DENORM_MODE_SP" data-ref="_M/FP_DENORM_MODE_SP">FP_DENORM_MODE_SP</dfn>(x) (((x) &amp; 0x3) &lt;&lt; 4)</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/FP_DENORM_MODE_DP" data-ref="_M/FP_DENORM_MODE_DP">FP_DENORM_MODE_DP</dfn>(x) (((x) &amp; 0x3) &lt;&lt; 6)</u></td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/R_00B860_COMPUTE_TMPRING_SIZE" data-ref="_M/R_00B860_COMPUTE_TMPRING_SIZE">R_00B860_COMPUTE_TMPRING_SIZE</dfn>                                   0x00B860</u></td></tr>
<tr><th id="592">592</th><td><u>#define   <dfn class="macro" id="_M/S_00B860_WAVESIZE" data-ref="_M/S_00B860_WAVESIZE">S_00B860_WAVESIZE</dfn>(x)                                        (((x) &amp; 0x1FFF) &lt;&lt; 12)</u></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/R_0286E8_SPI_TMPRING_SIZE" data-ref="_M/R_0286E8_SPI_TMPRING_SIZE">R_0286E8_SPI_TMPRING_SIZE</dfn>                                       0x0286E8</u></td></tr>
<tr><th id="595">595</th><td><u>#define   <dfn class="macro" id="_M/S_0286E8_WAVESIZE" data-ref="_M/S_0286E8_WAVESIZE">S_0286E8_WAVESIZE</dfn>(x)                                        (((x) &amp; 0x1FFF) &lt;&lt; 12)</u></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/R_028B54_VGT_SHADER_STAGES_EN" data-ref="_M/R_028B54_VGT_SHADER_STAGES_EN">R_028B54_VGT_SHADER_STAGES_EN</dfn>                                 0x028B54</u></td></tr>
<tr><th id="598">598</th><td><u>#define   <dfn class="macro" id="_M/S_028B54_HS_W32_EN" data-ref="_M/S_028B54_HS_W32_EN">S_028B54_HS_W32_EN</dfn>(x)                                       (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="599">599</th><td><u>#define   <dfn class="macro" id="_M/S_028B54_GS_W32_EN" data-ref="_M/S_028B54_GS_W32_EN">S_028B54_GS_W32_EN</dfn>(x)                                       (((x) &amp; 0x1) &lt;&lt; 22)</u></td></tr>
<tr><th id="600">600</th><td><u>#define   <dfn class="macro" id="_M/S_028B54_VS_W32_EN" data-ref="_M/S_028B54_VS_W32_EN">S_028B54_VS_W32_EN</dfn>(x)                                       (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/R_0286D8_SPI_PS_IN_CONTROL" data-ref="_M/R_0286D8_SPI_PS_IN_CONTROL">R_0286D8_SPI_PS_IN_CONTROL</dfn>                                    0x0286D8</u></td></tr>
<tr><th id="602">602</th><td><u>#define   <dfn class="macro" id="_M/S_0286D8_PS_W32_EN" data-ref="_M/S_0286D8_PS_W32_EN">S_0286D8_PS_W32_EN</dfn>(x)                                       (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/R_00B800_COMPUTE_DISPATCH_INITIATOR" data-ref="_M/R_00B800_COMPUTE_DISPATCH_INITIATOR">R_00B800_COMPUTE_DISPATCH_INITIATOR</dfn>                           0x00B800</u></td></tr>
<tr><th id="604">604</th><td><u>#define   <dfn class="macro" id="_M/S_00B800_CS_W32_EN" data-ref="_M/S_00B800_CS_W32_EN">S_00B800_CS_W32_EN</dfn>(x)                                       (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/R_SPILLED_SGPRS" data-ref="_M/R_SPILLED_SGPRS">R_SPILLED_SGPRS</dfn>         0x4</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/R_SPILLED_VGPRS" data-ref="_M/R_SPILLED_VGPRS">R_SPILLED_VGPRS</dfn>         0x8</u></td></tr>
<tr><th id="608">608</th><td>} <i>// End namespace llvm</i></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><u>#<span data-ppcond="12">endif</span></u></td></tr>
<tr><th id="611">611</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
