Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/adder/adder.srcs/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/adder/adder.srcs/sources_1/new/rpsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rpsub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/adder/adder.srcs/sim_1/new/tb_rpadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rpadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/adder/adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
