// Seed: 2674294973
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output wand id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wor id_10,
    input tri0 id_11,
    output wire id_12,
    output wire id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16
);
  assign id_6 = (-1);
  assign id_7 = (1'b0);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    output tri1 id_3,
    output wand id_4,
    output uwire id_5,
    output wand id_6
);
  logic id_8;
  assign id_6 = id_2;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_0,
      id_2,
      id_5,
      id_6,
      id_0,
      id_0,
      id_3,
      id_0,
      id_5,
      id_3,
      id_2,
      id_2,
      id_0
  );
endmodule
