#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x155104170 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x1551042e0 .param/l "ES" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x155104320 .param/l "FRAC_SIZE" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x155104360 .param/l "FULL_NBITS" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x1551043a0 .param/l "TRUNC_NBITS" 0 2 9, +C4<00000000000000000000000000010000>;
v0x1550ab6b0_0 .var "A", 31 0;
v0x1550ab760_0 .var "B", 31 0;
v0x1550ab800_0 .net "fault", 0 0, v0x1550aa340_0;  1 drivers
v0x1550ab8d0_0 .var/i "infile", 31 0;
v0x1550ab960_0 .var/i "line_no", 31 0;
v0x1550aba50_0 .net "mode", 0 0, v0x1550aa6f0_0;  1 drivers
v0x1550abae0_0 .var/i "rc", 31 0;
v0x1550abb80_0 .net "true_scale", 6 0, v0x1550aac40_0;  1 drivers
v0x1550abc40_0 .net "true_sum", 31 0, v0x1550aacf0_0;  1 drivers
v0x1550abd70_0 .net "used_scale", 6 0, v0x1550ab4e0_0;  1 drivers
v0x1550abe00_0 .net "used_sum", 31 0, v0x1550ab570_0;  1 drivers
S_0x1551045f0 .scope module, "dut" "fault_checker" 2 34, 3 3 0, S_0x155104170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "fault";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 1 "reverse_mode";
    .port_info 5 /OUTPUT 32 "true_sum";
    .port_info 6 /OUTPUT 32 "used_sum";
    .port_info 7 /OUTPUT 7 "true_scale";
    .port_info 8 /OUTPUT 7 "used_scale";
P_0x155104760 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x1551047a0 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x1551047e0 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x155104820 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
L_0x1550ac200 .functor BUFZ 16, L_0x1550abe90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1550ac6c0 .functor NOT 16, L_0x1550ac560, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1580880a0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
L_0x1550ac8b0 .functor AND 16, L_0x1550ac770, L_0x1580880a0, C4<1111111111111111>, C4<1111111111111111>;
L_0x142e12450 .functor NOT 1, v0x1550aa6f0_0, C4<0>, C4<0>, C4<0>;
L_0x142e30490 .functor NOT 1, v0x1550aa960_0, C4<0>, C4<0>, C4<0>;
L_0x142e30500 .functor AND 1, v0x1550aa6f0_0, L_0x142e30490, C4<1>, C4<1>;
L_0x142e4e540 .functor AND 1, v0x1550aa6f0_0, v0x1550aa960_0, C4<1>, C4<1>;
L_0x142e4e5f0 .functor BUFT 16, L_0x1550ac8b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1550a9890_0 .net "A", 31 0, v0x1550ab6b0_0;  1 drivers
v0x1550a9940_0 .net "B", 31 0, v0x1550ab760_0;  1 drivers
v0x1550a9a20_0 .net *"_ivl_11", 31 0, L_0x1550ac2b0;  1 drivers
v0x1550a9ab0_0 .net *"_ivl_13", 31 0, L_0x1550ac350;  1 drivers
v0x1550a9b50_0 .net *"_ivl_14", 0 0, L_0x1550ac440;  1 drivers
v0x1550a9c30_0 .net *"_ivl_18", 15 0, L_0x1550ac6c0;  1 drivers
L_0x158088058 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1550a9ce0_0 .net/2u *"_ivl_20", 15 0, L_0x158088058;  1 drivers
v0x1550a9d90_0 .net *"_ivl_22", 15 0, L_0x1550ac770;  1 drivers
v0x1550a9e40_0 .net/2u *"_ivl_24", 15 0, L_0x1580880a0;  1 drivers
v0x1550a9f50_0 .net *"_ivl_36", 0 0, L_0x142e30490;  1 drivers
v0x1550aa000_0 .net "adder_full_out", 31 0, L_0x1550de160;  1 drivers
v0x1550aa0c0_0 .net "adder_punt_out", 31 0, L_0x142e12170;  1 drivers
v0x1550aa180_0 .net "adder_trunc_out", 15 0, L_0x142e2f970;  1 drivers
v0x1550aa210_0 .net "adder_trunc_reverse_out", 15 0, L_0x142e4db10;  1 drivers
v0x1550aa2a0_0 .var "expected_scale_reg", 6 0;
v0x1550aa340_0 .var "fault", 0 0;
v0x1550aa3e0_0 .net "full_done", 0 0, L_0x1550de9d0;  1 drivers
v0x1550aa590_0 .net "full_inf", 0 0, L_0x1550ae4d0;  1 drivers
v0x1550aa640_0 .net "full_zero", 0 0, L_0x1550ae5c0;  1 drivers
v0x1550aa6f0_0 .var "mode", 0 0;
v0x1550aa790_0 .net "punt_done", 0 0, L_0x142e12290;  1 drivers
v0x1550aa840_0 .net "punt_inf", 0 0, L_0x1550e03c0;  1 drivers
v0x1550aa8d0_0 .net "punt_zero", 0 0, L_0x1550e04b0;  1 drivers
v0x1550aa960_0 .var "reverse_mode", 0 0;
v0x1550aa9f0_0 .net "reverse_operand_A", 15 0, L_0x1550ac200;  1 drivers
v0x1550aaa80_0 .net "reverse_operand_B", 15 0, L_0x1550ac560;  1 drivers
v0x1550aab10_0 .net "reverse_operand_B_negated", 15 0, L_0x1550ac8b0;  1 drivers
L_0x158088010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1550aaba0_0 .net "reverse_subtract", 0 0, L_0x158088010;  1 drivers
v0x1550aac40_0 .var "true_scale", 6 0;
v0x1550aacf0_0 .var "true_sum", 31 0;
v0x1550aada0_0 .net "trunc_A", 15 0, L_0x1550abf90;  1 drivers
v0x1550aae50_0 .net "trunc_B", 15 0, L_0x1550ac0c0;  1 drivers
v0x1550aaf00_0 .net "trunc_C", 15 0, L_0x1550abe90;  1 drivers
v0x1550aa490_0 .net "trunc_done", 0 0, L_0x142e301e0;  1 drivers
v0x1550ab190_0 .net "trunc_inf", 0 0, L_0x142e13f20;  1 drivers
v0x1550ab220_0 .net "trunc_reverse_done", 0 0, L_0x142e4e380;  1 drivers
v0x1550ab2d0_0 .net "trunc_reverse_inf", 0 0, L_0x142e32020;  1 drivers
v0x1550ab380_0 .net "trunc_reverse_zero", 0 0, L_0x142e320d0;  1 drivers
v0x1550ab430_0 .net "trunc_zero", 0 0, L_0x142e13fd0;  1 drivers
v0x1550ab4e0_0 .var "used_scale", 6 0;
v0x1550ab570_0 .var "used_sum", 31 0;
E_0x155104b50/0 .event anyedge, v0x1551829b0_0, v0x155182af0_0, v0x155183790_0, v0x1550a84b0_0;
E_0x155104b50/1 .event anyedge, v0x155055900_0, v0x1550161d0_0, v0x1550ab570_0, v0x1550aa960_0;
E_0x155104b50/2 .event anyedge, v0x1550ab4e0_0, v0x1550aa2a0_0, v0x1550aac40_0;
E_0x155104b50 .event/or E_0x155104b50/0, E_0x155104b50/1, E_0x155104b50/2;
L_0x1550abe90 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, L_0x1550de160 (v0x1550571c0_0) S_0x155057000;
L_0x1550abf90 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x1550ab6b0_0 (v0x1550571c0_0) S_0x155057000;
L_0x1550ac0c0 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x1550ab760_0 (v0x1550571c0_0) S_0x155057000;
L_0x1550ac2b0 .ufunc/vec4 TD_fault_checker_tb.dut.full_nbits_abs, 32, v0x1550ab6b0_0 (v0x155184d30_0) S_0x155184b70;
L_0x1550ac350 .ufunc/vec4 TD_fault_checker_tb.dut.full_nbits_abs, 32, v0x1550ab760_0 (v0x155184d30_0) S_0x155184b70;
L_0x1550ac440 .cmp/ge 32, L_0x1550ac350, L_0x1550ac2b0;
L_0x1550ac560 .functor MUXZ 16, L_0x1550ac0c0, L_0x1550abf90, L_0x1550ac440, C4<>;
L_0x1550ac770 .arith/sum 16, L_0x1550ac6c0, L_0x158088058;
L_0x142e303a0 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x1550ab6b0_0 (v0x1550571c0_0) S_0x155057000;
L_0x142e2fc10 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x1550ab760_0 (v0x1550571c0_0) S_0x155057000;
S_0x155104c00 .scope function.vec4.s1, "catastrophic_cancellation_risk" "catastrophic_cancellation_risk" 3 166, 3 166 0, S_0x1551045f0;
 .timescale -9 -12;
v0x155104dd0_0 .var "PA", 31 0;
v0x155114e90_0 .var "PB", 31 0;
v0x155114f30_0 .var "PC", 31 0;
; Variable catastrophic_cancellation_risk is vec4 return value of scope S_0x155104c00
v0x155115050_0 .var "scale_A", 6 0;
v0x155115120_0 .var "scale_B", 6 0;
v0x1551151c0_0 .var "scale_C", 6 0;
v0x155115270_0 .var/i "scale_diff_AB", 31 0;
v0x155115320_0 .var/i "scale_diff_result", 31 0;
v0x155115430_0 .var "sign_A", 0 0;
v0x1551154d0_0 .var "sign_B", 0 0;
v0x155115570_0 .var "sign_C", 0 0;
TD_fault_checker_tb.dut.catastrophic_cancellation_risk ;
    %load/vec4 v0x155104dd0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x155115430_0, 0, 1;
    %load/vec4 v0x155114e90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x1551154d0_0, 0, 1;
    %load/vec4 v0x155114f30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x155115570_0, 0, 1;
    %load/vec4 v0x155104dd0_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x155185b80_0, 0, 32;
    %store/vec4 v0x1551859e0_0, 0, 32;
    %store/vec4 v0x155185890_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x155185610;
    %store/vec4 v0x155115050_0, 0, 7;
    %load/vec4 v0x155114e90_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x155185b80_0, 0, 32;
    %store/vec4 v0x1551859e0_0, 0, 32;
    %store/vec4 v0x155185890_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x155185610;
    %store/vec4 v0x155115120_0, 0, 7;
    %load/vec4 v0x155114f30_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x155185b80_0, 0, 32;
    %store/vec4 v0x1551859e0_0, 0, 32;
    %store/vec4 v0x155185890_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x155185610;
    %store/vec4 v0x1551151c0_0, 0, 7;
    %load/vec4 v0x155115430_0;
    %load/vec4 v0x1551154d0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x155115120_0;
    %load/vec4 v0x155115050_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x155115050_0;
    %pad/u 32;
    %load/vec4 v0x155115120_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x155115120_0;
    %pad/u 32;
    %load/vec4 v0x155115050_0;
    %pad/u 32;
    %sub;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x155115270_0, 0, 32;
    %load/vec4 v0x155115270_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x1551151c0_0;
    %load/vec4 v0x155115050_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x155115050_0;
    %pad/u 32;
    %load/vec4 v0x1551151c0_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x155115050_0;
    %pad/u 32;
    %load/vec4 v0x1551151c0_0;
    %pad/u 32;
    %sub;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x155115320_0, 0, 32;
    %load/vec4 v0x1551151c0_0;
    %load/vec4 v0x155115120_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x155115320_0;
    %load/vec4 v0x155115120_0;
    %pad/u 32;
    %load/vec4 v0x1551151c0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %load/vec4 v0x155115120_0;
    %pad/u 32;
    %load/vec4 v0x1551151c0_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v0x155115320_0;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v0x155115320_0, 0, 32;
T_0.8 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x155115320_0;
    %cmp/s;
    %flag_get/vec4 5;
    %ret/vec4 0, 0, 1;  Assign to catastrophic_cancellation_risk (store_vec4_to_lval)
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to catastrophic_cancellation_risk (store_vec4_to_lval)
T_0.5 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to catastrophic_cancellation_risk (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x155115610 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 47, 3 47 0, S_0x1551045f0;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x155115610
v0x155115870_0 .var/i "i", 31 0;
v0x155115900_0 .var/i "width", 31 0;
v0x1551159c0_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x155115900_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155115870_0, 0, 32;
T_1.12 ;
    %load/vec4 v0x155115870_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.13, 5;
    %load/vec4 v0x1551159c0_0;
    %load/vec4 v0x155115870_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x155115870_0, 0, 32;
    %jmp T_1.15;
T_1.14 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_1.15 ;
    %load/vec4 v0x155115870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155115870_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %end;
S_0x155115a70 .scope module, "full_adder" "posit_add" 3 235, 4 2 0, S_0x1551045f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x155115c50 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x155115c90 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x155115cd0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x15808a020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1550ad440 .functor BUFZ 1, L_0x15808a020, C4<0>, C4<0>, C4<0>;
L_0x1550adb90 .functor NOT 1, L_0x1550ad6c0, C4<0>, C4<0>, C4<0>;
L_0x1550ac040 .functor AND 1, L_0x1550ad9f0, L_0x1550adb90, C4<1>, C4<1>;
L_0x1550ac180 .functor NOT 1, L_0x1550ad8a0, C4<0>, C4<0>, C4<0>;
L_0x1550adf00 .functor AND 1, L_0x1550adca0, L_0x1550ac180, C4<1>, C4<1>;
L_0x1550ae090 .functor OR 1, L_0x1550adff0, L_0x1550ad6c0, C4<0>, C4<0>;
L_0x1550ae140 .functor NOT 1, L_0x1550ae090, C4<0>, C4<0>, C4<0>;
L_0x1550ae340 .functor OR 1, L_0x1550ae230, L_0x1550ad8a0, C4<0>, C4<0>;
L_0x1550ae410 .functor NOT 1, L_0x1550ae340, C4<0>, C4<0>, C4<0>;
L_0x1550ae4d0 .functor OR 1, L_0x1550ac040, L_0x1550adf00, C4<0>, C4<0>;
L_0x1550ae5c0 .functor AND 1, L_0x1550ae140, L_0x1550ae410, C4<1>, C4<1>;
L_0x1550c9320 .functor XNOR 1, L_0x1550ad4b0, L_0x1550ad550, C4<0>, C4<0>;
L_0x1550caf50 .functor BUFZ 5, L_0x1550bdbc0, C4<00000>, C4<00000>, C4<00000>;
L_0x1550caee0 .functor OR 1, L_0x1550cae20, L_0x1550cd070, C4<0>, C4<0>;
L_0x1550dcb00 .functor OR 1, L_0x1550dc9c0, L_0x1550dcdc0, C4<0>, C4<0>;
L_0x1550cb040 .functor AND 1, L_0x1550da4c0, L_0x1550dcb00, C4<1>, C4<1>;
L_0x1550dcfe0 .functor AND 1, L_0x1550da420, L_0x1550da4c0, C4<1>, C4<1>;
L_0x1550dd120 .functor OR 1, L_0x1550dc9c0, L_0x1550dcdc0, C4<0>, C4<0>;
L_0x1550dd190 .functor NOT 1, L_0x1550dd120, C4<0>, C4<0>, C4<0>;
L_0x1550dcee0 .functor AND 1, L_0x1550dcfe0, L_0x1550dd190, C4<1>, C4<1>;
L_0x1550dd360 .functor OR 1, L_0x1550cb040, L_0x1550dcee0, C4<0>, C4<0>;
L_0x1550de280 .functor OR 1, L_0x1550ae4d0, L_0x1550ae5c0, C4<0>, C4<0>;
L_0x1550de390 .functor NOT 1, L_0x1550de2f0, C4<0>, C4<0>, C4<0>;
L_0x1550de500 .functor OR 1, L_0x1550de280, L_0x1550de390, C4<0>, C4<0>;
L_0x1550de9d0 .functor BUFZ 1, L_0x1550ad440, C4<0>, C4<0>, C4<0>;
v0x15517f670_0 .net "DSR_e_diff", 4 0, L_0x1550caf50;  1 drivers
v0x15517f720_0 .net "DSR_left_out", 31 0, L_0x1550d9730;  1 drivers
v0x15517f7c0_0 .net "DSR_left_out_t", 31 0, L_0x1550d9500;  1 drivers
v0x15517f890_0 .net "DSR_right_in", 31 0, L_0x1550ac9c0;  1 drivers
v0x15517f940_0 .net "DSR_right_out", 31 0, L_0x1550cc500;  1 drivers
v0x15517fa90_0 .net "G", 0 0, L_0x1550da4c0;  1 drivers
v0x15517fb20_0 .net "L", 0 0, L_0x1550da420;  1 drivers
v0x15517fbb0_0 .net "LOD_in", 31 0, L_0x1550cd260;  1 drivers
v0x15517fc50_0 .net "R", 0 0, L_0x1550dc9c0;  1 drivers
v0x15517fd60_0 .net "St", 0 0, L_0x1550dcdc0;  1 drivers
v0x15517fdf0_0 .net *"_ivl_10", 30 0, L_0x1550ad620;  1 drivers
v0x15517fea0_0 .net *"_ivl_100", 0 0, L_0x1550cabb0;  1 drivers
L_0x158089210 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x15517ff40_0 .net/2u *"_ivl_101", 4 0, L_0x158089210;  1 drivers
v0x15517fff0_0 .net *"_ivl_104", 4 0, L_0x1550bdb20;  1 drivers
v0x1551800a0_0 .net *"_ivl_112", 0 0, L_0x1550cae20;  1 drivers
v0x155180150_0 .net *"_ivl_114", 0 0, L_0x1550cd070;  1 drivers
v0x155180200_0 .net *"_ivl_115", 0 0, L_0x1550caee0;  1 drivers
v0x155180390_0 .net *"_ivl_118", 30 0, L_0x1550ccef0;  1 drivers
v0x155180420_0 .net *"_ivl_124", 0 0, L_0x1550d9690;  1 drivers
v0x1551804d0_0 .net *"_ivl_126", 30 0, L_0x1550cd340;  1 drivers
L_0x158089a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155180580_0 .net/2u *"_ivl_127", 0 0, L_0x158089a80;  1 drivers
v0x155180630_0 .net *"_ivl_129", 31 0, L_0x1550d98a0;  1 drivers
L_0x158089b58 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1551806e0_0 .net/2u *"_ivl_135", 2 0, L_0x158089b58;  1 drivers
v0x155180790_0 .net *"_ivl_14", 30 0, L_0x1550ad800;  1 drivers
L_0x158089de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155180840_0 .net/2u *"_ivl_143", 31 0, L_0x158089de0;  1 drivers
v0x1551808f0_0 .net *"_ivl_154", 33 0, L_0x1550dca60;  1 drivers
v0x1551809a0_0 .net *"_ivl_157", 0 0, L_0x1550dcb00;  1 drivers
v0x155180a50_0 .net *"_ivl_159", 0 0, L_0x1550cb040;  1 drivers
v0x155180b00_0 .net *"_ivl_161", 0 0, L_0x1550dcfe0;  1 drivers
v0x155180bb0_0 .net *"_ivl_163", 0 0, L_0x1550dd120;  1 drivers
v0x155180c60_0 .net *"_ivl_165", 0 0, L_0x1550dd190;  1 drivers
v0x155180d10_0 .net *"_ivl_167", 0 0, L_0x1550dcee0;  1 drivers
L_0x158089e28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155180dc0_0 .net/2u *"_ivl_171", 30 0, L_0x158089e28;  1 drivers
v0x1551802b0_0 .net *"_ivl_177", 31 0, L_0x1550dda30;  1 drivers
v0x155181050_0 .net *"_ivl_18", 0 0, L_0x1550ad9f0;  1 drivers
L_0x158089f00 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1551810e0_0 .net *"_ivl_180", 26 0, L_0x158089f00;  1 drivers
L_0x158089f48 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x155181180_0 .net/2u *"_ivl_181", 31 0, L_0x158089f48;  1 drivers
v0x155181230_0 .net *"_ivl_183", 0 0, L_0x1550dd590;  1 drivers
v0x1551812d0_0 .net *"_ivl_186", 31 0, L_0x1550dd6b0;  1 drivers
v0x155181380_0 .net *"_ivl_188", 31 0, L_0x1550ddad0;  1 drivers
v0x155181430_0 .net *"_ivl_19", 0 0, L_0x1550adb90;  1 drivers
L_0x158089f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1551814e0_0 .net *"_ivl_191", 31 0, L_0x158089f90;  1 drivers
v0x155181590_0 .net *"_ivl_194", 31 0, L_0x1550ddd40;  1 drivers
v0x155181640_0 .net *"_ivl_197", 0 0, L_0x1550de280;  1 drivers
v0x1551816f0_0 .net *"_ivl_200", 0 0, L_0x1550de2f0;  1 drivers
v0x1551817a0_0 .net *"_ivl_201", 0 0, L_0x1550de390;  1 drivers
v0x155181850_0 .net *"_ivl_203", 0 0, L_0x1550de500;  1 drivers
L_0x158089fd8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155181900_0 .net/2u *"_ivl_205", 30 0, L_0x158089fd8;  1 drivers
v0x1551819b0_0 .net *"_ivl_207", 31 0, L_0x1550de5b0;  1 drivers
v0x155181a60_0 .net *"_ivl_210", 30 0, L_0x1550ddfe0;  1 drivers
v0x155181b10_0 .net *"_ivl_211", 31 0, L_0x1550de080;  1 drivers
v0x155181bc0_0 .net *"_ivl_24", 0 0, L_0x1550adca0;  1 drivers
v0x155181c70_0 .net *"_ivl_25", 0 0, L_0x1550ac180;  1 drivers
v0x155181d20_0 .net *"_ivl_30", 0 0, L_0x1550adff0;  1 drivers
v0x155181dd0_0 .net *"_ivl_31", 0 0, L_0x1550ae090;  1 drivers
v0x155181e80_0 .net *"_ivl_36", 0 0, L_0x1550ae230;  1 drivers
v0x155181f30_0 .net *"_ivl_37", 0 0, L_0x1550ae340;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155181fe0_0 .net *"_ivl_45", 31 0, L_0x1580881c0;  1 drivers
v0x155182090_0 .net *"_ivl_48", 31 0, L_0x1550ae750;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155182140_0 .net *"_ivl_51", 31 0, L_0x158088208;  1 drivers
v0x1551821f0_0 .net *"_ivl_54", 31 0, L_0x1550ae9b0;  1 drivers
v0x1551822a0_0 .net *"_ivl_62", 30 0, L_0x1550c8e70;  1 drivers
v0x155182350_0 .net *"_ivl_64", 30 0, L_0x1550c8f90;  1 drivers
v0x155182400_0 .net *"_ivl_65", 0 0, L_0x1550c8dd0;  1 drivers
L_0x158088f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1551824a0_0 .net/2u *"_ivl_67", 0 0, L_0x158088f40;  1 drivers
L_0x158088f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155180e70_0 .net/2u *"_ivl_69", 0 0, L_0x158088f88;  1 drivers
v0x155180f20_0 .net *"_ivl_98", 2 0, L_0x1550cad00;  1 drivers
v0x155182530_0 .net "add_m", 32 0, L_0x1550ccc10;  1 drivers
v0x1551825c0_0 .net "add_m_in1", 31 0, L_0x1550acb60;  1 drivers
v0x155182650_0 .net "diff", 8 0, L_0x1550ca9b0;  1 drivers
v0x1551826e0_0 .net "done", 0 0, L_0x1550de9d0;  alias, 1 drivers
v0x155182770_0 .net "e1", 1 0, L_0x1550bb920;  1 drivers
v0x155182800_0 .net "e2", 1 0, L_0x1550c8940;  1 drivers
v0x155182890_0 .net "e_o", 1 0, L_0x1550d9fe0;  1 drivers
v0x155182920_0 .net "exp_diff", 4 0, L_0x1550bdbc0;  1 drivers
v0x1551829b0_0 .net "in1", 31 0, v0x1550ab6b0_0;  alias, 1 drivers
v0x155182a50_0 .net "in1_gt_in2", 0 0, L_0x1550c90e0;  1 drivers
v0x155182af0_0 .net "in2", 31 0, v0x1550ab760_0;  alias, 1 drivers
v0x155182ba0_0 .net "inf", 0 0, L_0x1550ae4d0;  alias, 1 drivers
v0x155182c40_0 .net "inf1", 0 0, L_0x1550ac040;  1 drivers
v0x155182ce0_0 .net "inf2", 0 0, L_0x1550adf00;  1 drivers
v0x155182d80_0 .net "le", 1 0, L_0x1550c99a0;  1 drivers
v0x155182e30_0 .net "le_o", 8 0, L_0x1550da1c0;  1 drivers
v0x155182ef0_0 .net "le_o_tmp", 8 0, L_0x1550d9d00;  1 drivers
v0x155182f80_0 .net "left_shift", 4 0, L_0x1550d7db0;  1 drivers
v0x155183020_0 .net "lm", 30 0, L_0x1550c9cd0;  1 drivers
v0x1551830d0_0 .net "lr", 4 0, L_0x1550c9180;  1 drivers
v0x155183190_0 .net "lr_N", 5 0, L_0x1550ca110;  1 drivers
v0x155183240_0 .net "lrc", 0 0, L_0x1550c94d0;  1 drivers
v0x1551832f0_0 .net "ls", 0 0, L_0x1550c9240;  1 drivers
v0x155183380_0 .net "m1", 30 0, L_0x1550c8b90;  1 drivers
v0x155183420_0 .net "m2", 30 0, L_0x1550c8cb0;  1 drivers
v0x1551834d0_0 .net "mant1", 29 0, L_0x1550bba50;  1 drivers
v0x155183590_0 .net "mant2", 29 0, L_0x1550c8a70;  1 drivers
v0x155183640_0 .net "mant_ovf", 1 0, L_0x1550ccdf0;  1 drivers
v0x1551836e0_0 .net "op", 0 0, L_0x1550c9320;  1 drivers
v0x155183790_0 .net "out", 31 0, L_0x1550de160;  alias, 1 drivers
v0x155183830_0 .net "r_o", 4 0, L_0x1550db0b0;  1 drivers
v0x155183910_0 .net "rc1", 0 0, L_0x1550aecd0;  1 drivers
v0x1551839a0_0 .net "rc2", 0 0, L_0x1550bbbe0;  1 drivers
v0x155183a50_0 .net "regime1", 4 0, L_0x1550b9fe0;  1 drivers
v0x155183b00_0 .net "regime2", 4 0, L_0x1550c6fe0;  1 drivers
v0x155183bb0_0 .net "rnd_ulp", 31 0, L_0x1550dd410;  1 drivers
v0x155183c60_0 .net "s1", 0 0, L_0x1550ad4b0;  1 drivers
v0x155183cf0_0 .net "s2", 0 0, L_0x1550ad550;  1 drivers
v0x155183d80_0 .net "se", 1 0, L_0x1550c9b30;  1 drivers
v0x155183e30_0 .net "sm", 30 0, L_0x1550c9a40;  1 drivers
v0x155183ee0_0 .net "sr", 4 0, L_0x1550c9840;  1 drivers
v0x155183fa0_0 .net "sr_N", 5 0, L_0x1550ca5f0;  1 drivers
v0x155184050_0 .net "src", 0 0, L_0x1550c9640;  1 drivers
v0x155184100_0 .net "start", 0 0, L_0x15808a020;  1 drivers
v0x155184190_0 .net "start0", 0 0, L_0x1550ad440;  1 drivers
v0x155184220_0 .net "tmp1_o", 98 0, L_0x1550dc7f0;  1 drivers
v0x1551842e0_0 .net "tmp1_oN", 31 0, L_0x1550dde80;  1 drivers
v0x155184380_0 .net "tmp1_o_rnd", 31 0, L_0x1550ddf40;  1 drivers
v0x155184430_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x1550dd850;  1 drivers
v0x155184510_0 .net "tmp_o", 66 0, L_0x1550ad260;  1 drivers
v0x1551845c0_0 .net "ulp", 0 0, L_0x1550dd360;  1 drivers
v0x155184660_0 .net "xin1", 31 0, L_0x1550ae850;  1 drivers
v0x155184700_0 .net "xin2", 31 0, L_0x1550aeaf0;  1 drivers
v0x1551847b0_0 .net "zero", 0 0, L_0x1550ae5c0;  alias, 1 drivers
v0x155184840_0 .net "zero1", 0 0, L_0x1550ae140;  1 drivers
v0x1551848e0_0 .net "zero2", 0 0, L_0x1550ae410;  1 drivers
v0x155184980_0 .net "zero_tmp1", 0 0, L_0x1550ad6c0;  1 drivers
v0x155184a20_0 .net "zero_tmp2", 0 0, L_0x1550ad8a0;  1 drivers
L_0x1550accc0 .part L_0x1550da1c0, 7, 1;
L_0x1550ad100 .part L_0x1550da1c0, 7, 1;
L_0x1550ad1a0 .part L_0x1550d9730, 0, 31;
L_0x1550ad4b0 .part v0x1550ab6b0_0, 31, 1;
L_0x1550ad550 .part v0x1550ab760_0, 31, 1;
L_0x1550ad620 .part v0x1550ab6b0_0, 0, 31;
L_0x1550ad6c0 .reduce/or L_0x1550ad620;
L_0x1550ad800 .part v0x1550ab760_0, 0, 31;
L_0x1550ad8a0 .reduce/or L_0x1550ad800;
L_0x1550ad9f0 .part v0x1550ab6b0_0, 31, 1;
L_0x1550adca0 .part v0x1550ab760_0, 31, 1;
L_0x1550adff0 .part v0x1550ab6b0_0, 31, 1;
L_0x1550ae230 .part v0x1550ab760_0, 31, 1;
L_0x1550ae750 .arith/sub 32, L_0x1580881c0, v0x1550ab6b0_0;
L_0x1550ae850 .functor MUXZ 32, v0x1550ab6b0_0, L_0x1550ae750, L_0x1550ad4b0, C4<>;
L_0x1550ae9b0 .arith/sub 32, L_0x158088208, v0x1550ab760_0;
L_0x1550aeaf0 .functor MUXZ 32, v0x1550ab760_0, L_0x1550ae9b0, L_0x1550ad550, C4<>;
L_0x1550c8b90 .concat [ 30 1 0 0], L_0x1550bba50, L_0x1550ad6c0;
L_0x1550c8cb0 .concat [ 30 1 0 0], L_0x1550c8a70, L_0x1550ad8a0;
L_0x1550c8e70 .part L_0x1550ae850, 0, 31;
L_0x1550c8f90 .part L_0x1550aeaf0, 0, 31;
L_0x1550c8dd0 .cmp/ge 31, L_0x1550c8e70, L_0x1550c8f90;
L_0x1550c90e0 .functor MUXZ 1, L_0x158088f88, L_0x158088f40, L_0x1550c8dd0, C4<>;
L_0x1550c9240 .functor MUXZ 1, L_0x1550ad550, L_0x1550ad4b0, L_0x1550c90e0, C4<>;
L_0x1550c94d0 .functor MUXZ 1, L_0x1550bbbe0, L_0x1550aecd0, L_0x1550c90e0, C4<>;
L_0x1550c9640 .functor MUXZ 1, L_0x1550aecd0, L_0x1550bbbe0, L_0x1550c90e0, C4<>;
L_0x1550c9180 .functor MUXZ 5, L_0x1550c6fe0, L_0x1550b9fe0, L_0x1550c90e0, C4<>;
L_0x1550c9840 .functor MUXZ 5, L_0x1550b9fe0, L_0x1550c6fe0, L_0x1550c90e0, C4<>;
L_0x1550c99a0 .functor MUXZ 2, L_0x1550c8940, L_0x1550bb920, L_0x1550c90e0, C4<>;
L_0x1550c9b30 .functor MUXZ 2, L_0x1550bb920, L_0x1550c8940, L_0x1550c90e0, C4<>;
L_0x1550c9cd0 .functor MUXZ 31, L_0x1550c8cb0, L_0x1550c8b90, L_0x1550c90e0, C4<>;
L_0x1550c9a40 .functor MUXZ 31, L_0x1550c8b90, L_0x1550c8cb0, L_0x1550c90e0, C4<>;
L_0x1550caab0 .concat [ 2 6 0 0], L_0x1550c99a0, L_0x1550ca110;
L_0x1550c9d70 .concat [ 2 6 0 0], L_0x1550c9b30, L_0x1550ca5f0;
L_0x1550cad00 .part L_0x1550ca9b0, 5, 3;
L_0x1550cabb0 .reduce/or L_0x1550cad00;
L_0x1550bdb20 .part L_0x1550ca9b0, 0, 5;
L_0x1550bdbc0 .functor MUXZ 5, L_0x1550bdb20, L_0x158089210, L_0x1550cabb0, C4<>;
L_0x1550ccdf0 .part L_0x1550ccc10, 31, 2;
L_0x1550cae20 .part L_0x1550ccc10, 32, 1;
L_0x1550cd070 .part L_0x1550ccc10, 31, 1;
L_0x1550ccef0 .part L_0x1550ccc10, 0, 31;
L_0x1550cd260 .concat [ 31 1 0 0], L_0x1550ccef0, L_0x1550caee0;
L_0x1550d95f0 .part L_0x1550ccc10, 1, 32;
L_0x1550d9690 .part L_0x1550d9500, 31, 1;
L_0x1550cd340 .part L_0x1550d9500, 0, 31;
L_0x1550d98a0 .concat [ 1 31 0 0], L_0x158089a80, L_0x1550cd340;
L_0x1550d9730 .functor MUXZ 32, L_0x1550d98a0, L_0x1550d9500, L_0x1550d9690, C4<>;
L_0x1550d9e80 .concat [ 2 6 0 0], L_0x1550c99a0, L_0x1550ca110;
L_0x1550d9940 .concat [ 5 3 0 0], L_0x1550d7db0, L_0x158089b58;
L_0x1550da340 .part L_0x1550ccdf0, 1, 1;
L_0x1550db190 .part L_0x1550da1c0, 0, 8;
L_0x1550dc8e0 .concat [ 32 67 0 0], L_0x158089de0, L_0x1550ad260;
L_0x1550da420 .part L_0x1550dc7f0, 36, 1;
L_0x1550da4c0 .part L_0x1550dc7f0, 35, 1;
L_0x1550dc9c0 .part L_0x1550dc7f0, 34, 1;
L_0x1550dca60 .part L_0x1550dc7f0, 0, 34;
L_0x1550dcdc0 .reduce/or L_0x1550dca60;
L_0x1550dd410 .concat [ 1 31 0 0], L_0x1550dd360, L_0x158089e28;
L_0x1550dd950 .part L_0x1550dc7f0, 35, 32;
L_0x1550dda30 .concat [ 5 27 0 0], L_0x1550db0b0, L_0x158089f00;
L_0x1550dd590 .cmp/gt 32, L_0x158089f48, L_0x1550dda30;
L_0x1550dd6b0 .part L_0x1550dd850, 0, 32;
L_0x1550ddad0 .part L_0x1550dc7f0, 35, 32;
L_0x1550ddf40 .functor MUXZ 32, L_0x1550ddad0, L_0x1550dd6b0, L_0x1550dd590, C4<>;
L_0x1550ddd40 .arith/sub 32, L_0x158089f90, L_0x1550ddf40;
L_0x1550dde80 .functor MUXZ 32, L_0x1550ddf40, L_0x1550ddd40, L_0x1550c9240, C4<>;
L_0x1550de2f0 .part L_0x1550d9730, 31, 1;
L_0x1550de5b0 .concat [ 31 1 0 0], L_0x158089fd8, L_0x1550ae4d0;
L_0x1550ddfe0 .part L_0x1550dde80, 1, 31;
L_0x1550de080 .concat [ 31 1 0 0], L_0x1550ddfe0, L_0x1550c9240;
L_0x1550de160 .functor MUXZ 32, L_0x1550de080, L_0x1550de5b0, L_0x1550de500, C4<>;
S_0x155115fa0 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x155115d50 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x155115d90 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x1550d9500 .functor BUFZ 32, L_0x1550d8f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158089a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551177b0_0 .net *"_ivl_11", 0 0, L_0x158089a38;  1 drivers
v0x155117870_0 .net *"_ivl_6", 0 0, L_0x1550d9070;  1 drivers
v0x155117920_0 .net *"_ivl_7", 31 0, L_0x1550d9200;  1 drivers
v0x1551179e0_0 .net *"_ivl_9", 30 0, L_0x1550d9140;  1 drivers
v0x155117a90_0 .net "a", 31 0, L_0x1550d95f0;  1 drivers
v0x155117b80_0 .net "b", 4 0, L_0x1550d7db0;  alias, 1 drivers
v0x155117c30_0 .net "c", 31 0, L_0x1550d9500;  alias, 1 drivers
v0x155117ce0 .array "tmp", 0 4;
v0x155117ce0_0 .net v0x155117ce0 0, 31 0, L_0x1550d93a0; 1 drivers
v0x155117ce0_1 .net v0x155117ce0 1, 31 0, L_0x1550d8270; 1 drivers
v0x155117ce0_2 .net v0x155117ce0 2, 31 0, L_0x1550d86b0; 1 drivers
v0x155117ce0_3 .net v0x155117ce0 3, 31 0, L_0x1550d8ad0; 1 drivers
v0x155117ce0_4 .net v0x155117ce0 4, 31 0, L_0x1550d8f50; 1 drivers
L_0x1550d7f70 .part L_0x1550d7db0, 1, 1;
L_0x1550d83d0 .part L_0x1550d7db0, 2, 1;
L_0x1550d87d0 .part L_0x1550d7db0, 3, 1;
L_0x1550d8bf0 .part L_0x1550d7db0, 4, 1;
L_0x1550d9070 .part L_0x1550d7db0, 0, 1;
L_0x1550d9140 .part L_0x1550d95f0, 0, 31;
L_0x1550d9200 .concat [ 1 31 0 0], L_0x158089a38, L_0x1550d9140;
L_0x1550d93a0 .functor MUXZ 32, L_0x1550d95f0, L_0x1550d9200, L_0x1550d9070, C4<>;
S_0x155116310 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x155115fa0;
 .timescale -9 -12;
P_0x1551164f0 .param/l "i" 1 4 296, +C4<01>;
v0x155116590_0 .net *"_ivl_1", 0 0, L_0x1550d7f70;  1 drivers
v0x155116620_0 .net *"_ivl_3", 31 0, L_0x1550d8110;  1 drivers
v0x1551166b0_0 .net *"_ivl_5", 29 0, L_0x1550d8010;  1 drivers
L_0x158089918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155116740_0 .net *"_ivl_7", 1 0, L_0x158089918;  1 drivers
L_0x1550d8010 .part L_0x1550d93a0, 0, 30;
L_0x1550d8110 .concat [ 2 30 0 0], L_0x158089918, L_0x1550d8010;
L_0x1550d8270 .functor MUXZ 32, L_0x1550d93a0, L_0x1550d8110, L_0x1550d7f70, C4<>;
S_0x1551167e0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x155115fa0;
 .timescale -9 -12;
P_0x1551169c0 .param/l "i" 1 4 296, +C4<010>;
v0x155116a50_0 .net *"_ivl_1", 0 0, L_0x1550d83d0;  1 drivers
v0x155116b00_0 .net *"_ivl_3", 31 0, L_0x1550d8550;  1 drivers
v0x155116bb0_0 .net *"_ivl_5", 27 0, L_0x1550d8470;  1 drivers
L_0x158089960 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x155116c70_0 .net *"_ivl_7", 3 0, L_0x158089960;  1 drivers
L_0x1550d8470 .part L_0x1550d8270, 0, 28;
L_0x1550d8550 .concat [ 4 28 0 0], L_0x158089960, L_0x1550d8470;
L_0x1550d86b0 .functor MUXZ 32, L_0x1550d8270, L_0x1550d8550, L_0x1550d83d0, C4<>;
S_0x155116d20 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x155115fa0;
 .timescale -9 -12;
P_0x155116f10 .param/l "i" 1 4 296, +C4<011>;
v0x155116fa0_0 .net *"_ivl_1", 0 0, L_0x1550d87d0;  1 drivers
v0x155117050_0 .net *"_ivl_3", 31 0, L_0x1550d8970;  1 drivers
v0x155117100_0 .net *"_ivl_5", 23 0, L_0x1550d8870;  1 drivers
L_0x1580899a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1551171c0_0 .net *"_ivl_7", 7 0, L_0x1580899a8;  1 drivers
L_0x1550d8870 .part L_0x1550d86b0, 0, 24;
L_0x1550d8970 .concat [ 8 24 0 0], L_0x1580899a8, L_0x1550d8870;
L_0x1550d8ad0 .functor MUXZ 32, L_0x1550d86b0, L_0x1550d8970, L_0x1550d87d0, C4<>;
S_0x155117270 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x155115fa0;
 .timescale -9 -12;
P_0x155117440 .param/l "i" 1 4 296, +C4<0100>;
v0x1551174e0_0 .net *"_ivl_1", 0 0, L_0x1550d8bf0;  1 drivers
v0x155117590_0 .net *"_ivl_3", 31 0, L_0x1550d8e70;  1 drivers
v0x155117640_0 .net *"_ivl_5", 15 0, L_0x1550d8d90;  1 drivers
L_0x1580899f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155117700_0 .net *"_ivl_7", 15 0, L_0x1580899f0;  1 drivers
L_0x1550d8d90 .part L_0x1550d8ad0, 0, 16;
L_0x1550d8e70 .concat [ 16 16 0 0], L_0x1580899f0, L_0x1550d8d90;
L_0x1550d8f50 .functor MUXZ 32, L_0x1550d8ad0, L_0x1550d8e70, L_0x1550d8bf0, C4<>;
S_0x155117e30 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x155118000 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x155118040 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x1550cc500 .functor BUFZ 32, L_0x1550cbf70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158089378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551196a0_0 .net *"_ivl_11", 0 0, L_0x158089378;  1 drivers
v0x155119760_0 .net *"_ivl_6", 0 0, L_0x1550cc090;  1 drivers
v0x155119810_0 .net *"_ivl_7", 31 0, L_0x1550cc200;  1 drivers
v0x1551198d0_0 .net *"_ivl_9", 30 0, L_0x1550cc160;  1 drivers
v0x155119980_0 .net "a", 31 0, L_0x1550ac9c0;  alias, 1 drivers
v0x155119a70_0 .net "b", 4 0, L_0x1550caf50;  alias, 1 drivers
v0x155119b20_0 .net "c", 31 0, L_0x1550cc500;  alias, 1 drivers
v0x155119bd0 .array "tmp", 0 4;
v0x155119bd0_0 .net v0x155119bd0 0, 31 0, L_0x1550cc3a0; 1 drivers
v0x155119bd0_1 .net v0x155119bd0 1, 31 0, L_0x1550cb310; 1 drivers
v0x155119bd0_2 .net v0x155119bd0 2, 31 0, L_0x1550cb750; 1 drivers
v0x155119bd0_3 .net v0x155119bd0 3, 31 0, L_0x1550cbb70; 1 drivers
v0x155119bd0_4 .net v0x155119bd0 4, 31 0, L_0x1550cbf70; 1 drivers
L_0x1550cb0b0 .part L_0x1550caf50, 1, 1;
L_0x1550cb470 .part L_0x1550caf50, 2, 1;
L_0x1550cb870 .part L_0x1550caf50, 3, 1;
L_0x1550cbc90 .part L_0x1550caf50, 4, 1;
L_0x1550cc090 .part L_0x1550caf50, 0, 1;
L_0x1550cc160 .part L_0x1550ac9c0, 1, 31;
L_0x1550cc200 .concat [ 31 1 0 0], L_0x1550cc160, L_0x158089378;
L_0x1550cc3a0 .functor MUXZ 32, L_0x1550ac9c0, L_0x1550cc200, L_0x1550cc090, C4<>;
S_0x155118210 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x155117e30;
 .timescale -9 -12;
P_0x1551183e0 .param/l "i" 1 4 317, +C4<01>;
v0x155118480_0 .net *"_ivl_1", 0 0, L_0x1550cb0b0;  1 drivers
v0x155118510_0 .net *"_ivl_3", 31 0, L_0x1550cb1f0;  1 drivers
v0x1551185a0_0 .net *"_ivl_5", 29 0, L_0x1550cb150;  1 drivers
L_0x158089258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155118630_0 .net *"_ivl_7", 1 0, L_0x158089258;  1 drivers
L_0x1550cb150 .part L_0x1550cc3a0, 2, 30;
L_0x1550cb1f0 .concat [ 30 2 0 0], L_0x1550cb150, L_0x158089258;
L_0x1550cb310 .functor MUXZ 32, L_0x1550cc3a0, L_0x1550cb1f0, L_0x1550cb0b0, C4<>;
S_0x1551186d0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x155117e30;
 .timescale -9 -12;
P_0x1551188b0 .param/l "i" 1 4 317, +C4<010>;
v0x155118940_0 .net *"_ivl_1", 0 0, L_0x1550cb470;  1 drivers
v0x1551189f0_0 .net *"_ivl_3", 31 0, L_0x1550cb630;  1 drivers
v0x155118aa0_0 .net *"_ivl_5", 27 0, L_0x1550cb590;  1 drivers
L_0x1580892a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x155118b60_0 .net *"_ivl_7", 3 0, L_0x1580892a0;  1 drivers
L_0x1550cb590 .part L_0x1550cb310, 4, 28;
L_0x1550cb630 .concat [ 28 4 0 0], L_0x1550cb590, L_0x1580892a0;
L_0x1550cb750 .functor MUXZ 32, L_0x1550cb310, L_0x1550cb630, L_0x1550cb470, C4<>;
S_0x155118c10 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x155117e30;
 .timescale -9 -12;
P_0x155118e00 .param/l "i" 1 4 317, +C4<011>;
v0x155118e90_0 .net *"_ivl_1", 0 0, L_0x1550cb870;  1 drivers
v0x155118f40_0 .net *"_ivl_3", 31 0, L_0x1550cba10;  1 drivers
v0x155118ff0_0 .net *"_ivl_5", 23 0, L_0x1550cb910;  1 drivers
L_0x1580892e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1551190b0_0 .net *"_ivl_7", 7 0, L_0x1580892e8;  1 drivers
L_0x1550cb910 .part L_0x1550cb750, 8, 24;
L_0x1550cba10 .concat [ 24 8 0 0], L_0x1550cb910, L_0x1580892e8;
L_0x1550cbb70 .functor MUXZ 32, L_0x1550cb750, L_0x1550cba10, L_0x1550cb870, C4<>;
S_0x155119160 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x155117e30;
 .timescale -9 -12;
P_0x155119330 .param/l "i" 1 4 317, +C4<0100>;
v0x1551193d0_0 .net *"_ivl_1", 0 0, L_0x1550cbc90;  1 drivers
v0x155119480_0 .net *"_ivl_3", 31 0, L_0x1550cbe10;  1 drivers
v0x155119530_0 .net *"_ivl_5", 15 0, L_0x1550cbd30;  1 drivers
L_0x158089330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1551195f0_0 .net *"_ivl_7", 15 0, L_0x158089330;  1 drivers
L_0x1550cbd30 .part L_0x1550cbb70, 16, 16;
L_0x1550cbe10 .concat [ 16 16 0 0], L_0x1550cbd30, L_0x158089330;
L_0x1550cbf70 .functor MUXZ 32, L_0x1550cbb70, L_0x1550cbe10, L_0x1550cbc90, C4<>;
S_0x155119d20 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x155119ee0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x155119f20 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x1550dc7f0 .functor BUFZ 99, L_0x1550dc1a0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x158089d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15511b5d0_0 .net *"_ivl_11", 0 0, L_0x158089d98;  1 drivers
v0x15511b690_0 .net *"_ivl_6", 0 0, L_0x1550dc2c0;  1 drivers
v0x15511b740_0 .net *"_ivl_7", 98 0, L_0x1550dc530;  1 drivers
v0x15511b800_0 .net *"_ivl_9", 97 0, L_0x1550dc490;  1 drivers
v0x15511b8b0_0 .net "a", 98 0, L_0x1550dc8e0;  1 drivers
v0x15511b9a0_0 .net "b", 4 0, L_0x1550db0b0;  alias, 1 drivers
v0x15511ba50_0 .net "c", 98 0, L_0x1550dc7f0;  alias, 1 drivers
v0x15511bb00 .array "tmp", 0 4;
v0x15511bb00_0 .net v0x15511bb00 0, 98 0, L_0x1550dc690; 1 drivers
v0x15511bb00_1 .net v0x15511bb00 1, 98 0, L_0x1550db550; 1 drivers
v0x15511bb00_2 .net v0x15511bb00 2, 98 0, L_0x1550db970; 1 drivers
v0x15511bb00_3 .net v0x15511bb00 3, 98 0, L_0x1550dbd90; 1 drivers
v0x15511bb00_4 .net v0x15511bb00 4, 98 0, L_0x1550dc1a0; 1 drivers
L_0x1550db230 .part L_0x1550db0b0, 1, 1;
L_0x1550db6b0 .part L_0x1550db0b0, 2, 1;
L_0x1550dba90 .part L_0x1550db0b0, 3, 1;
L_0x1550dbeb0 .part L_0x1550db0b0, 4, 1;
L_0x1550dc2c0 .part L_0x1550db0b0, 0, 1;
L_0x1550dc490 .part L_0x1550dc8e0, 1, 98;
L_0x1550dc530 .concat [ 98 1 0 0], L_0x1550dc490, L_0x158089d98;
L_0x1550dc690 .functor MUXZ 99, L_0x1550dc8e0, L_0x1550dc530, L_0x1550dc2c0, C4<>;
S_0x15511a150 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x155119d20;
 .timescale -9 -12;
P_0x15511a310 .param/l "i" 1 4 317, +C4<01>;
v0x15511a3b0_0 .net *"_ivl_1", 0 0, L_0x1550db230;  1 drivers
v0x15511a440_0 .net *"_ivl_3", 98 0, L_0x1550db3f0;  1 drivers
v0x15511a4d0_0 .net *"_ivl_5", 96 0, L_0x1550db350;  1 drivers
L_0x158089c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15511a560_0 .net *"_ivl_7", 1 0, L_0x158089c78;  1 drivers
L_0x1550db350 .part L_0x1550dc690, 2, 97;
L_0x1550db3f0 .concat [ 97 2 0 0], L_0x1550db350, L_0x158089c78;
L_0x1550db550 .functor MUXZ 99, L_0x1550dc690, L_0x1550db3f0, L_0x1550db230, C4<>;
S_0x15511a600 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x155119d20;
 .timescale -9 -12;
P_0x15511a7e0 .param/l "i" 1 4 317, +C4<010>;
v0x15511a870_0 .net *"_ivl_1", 0 0, L_0x1550db6b0;  1 drivers
v0x15511a920_0 .net *"_ivl_3", 98 0, L_0x1550db830;  1 drivers
v0x15511a9d0_0 .net *"_ivl_5", 94 0, L_0x1550db750;  1 drivers
L_0x158089cc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15511aa90_0 .net *"_ivl_7", 3 0, L_0x158089cc0;  1 drivers
L_0x1550db750 .part L_0x1550db550, 4, 95;
L_0x1550db830 .concat [ 95 4 0 0], L_0x1550db750, L_0x158089cc0;
L_0x1550db970 .functor MUXZ 99, L_0x1550db550, L_0x1550db830, L_0x1550db6b0, C4<>;
S_0x15511ab40 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x155119d20;
 .timescale -9 -12;
P_0x15511ad30 .param/l "i" 1 4 317, +C4<011>;
v0x15511adc0_0 .net *"_ivl_1", 0 0, L_0x1550dba90;  1 drivers
v0x15511ae70_0 .net *"_ivl_3", 98 0, L_0x1550dbc30;  1 drivers
v0x15511af20_0 .net *"_ivl_5", 90 0, L_0x1550dbb30;  1 drivers
L_0x158089d08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15511afe0_0 .net *"_ivl_7", 7 0, L_0x158089d08;  1 drivers
L_0x1550dbb30 .part L_0x1550db970, 8, 91;
L_0x1550dbc30 .concat [ 91 8 0 0], L_0x1550dbb30, L_0x158089d08;
L_0x1550dbd90 .functor MUXZ 99, L_0x1550db970, L_0x1550dbc30, L_0x1550dba90, C4<>;
S_0x15511b090 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x155119d20;
 .timescale -9 -12;
P_0x15511b260 .param/l "i" 1 4 317, +C4<0100>;
v0x15511b300_0 .net *"_ivl_1", 0 0, L_0x1550dbeb0;  1 drivers
v0x15511b3b0_0 .net *"_ivl_3", 98 0, L_0x1550dc040;  1 drivers
v0x15511b460_0 .net *"_ivl_5", 82 0, L_0x1550dbf50;  1 drivers
L_0x158089d50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15511b520_0 .net *"_ivl_7", 15 0, L_0x158089d50;  1 drivers
L_0x1550dbf50 .part L_0x1550dbd90, 16, 83;
L_0x1550dc040 .concat [ 83 16 0 0], L_0x1550dbf50, L_0x158089d50;
L_0x1550dc1a0 .functor MUXZ 99, L_0x1550dbd90, L_0x1550dc040, L_0x1550dbeb0, C4<>;
S_0x15511bc50 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x155115a70;
 .timescale -9 -12;
L_0x1580880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15511be10_0 .net/2u *"_ivl_0", 0 0, L_0x1580880e8;  1 drivers
L_0x1550ac9c0 .concat [ 1 31 0 0], L_0x1580880e8, L_0x1550c9a40;
S_0x15511bed0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x155115a70;
 .timescale -9 -12;
L_0x158088130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15511c0d0_0 .net/2u *"_ivl_0", 0 0, L_0x158088130;  1 drivers
L_0x1550acb60 .concat [ 1 31 0 0], L_0x158088130, L_0x1550c9cd0;
S_0x15511c170 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x155115a70;
 .timescale -9 -12;
L_0x1550acdc0 .functor NOT 1, L_0x1550accc0, C4<0>, C4<0>, C4<0>;
v0x15511c330_0 .net *"_ivl_0", 0 0, L_0x1550accc0;  1 drivers
v0x15511c3f0_0 .net *"_ivl_1", 0 0, L_0x1550acdc0;  1 drivers
v0x15511c490_0 .net *"_ivl_3", 31 0, L_0x1550ace90;  1 drivers
v0x15511c540_0 .net *"_ivl_5", 0 0, L_0x1550ad100;  1 drivers
v0x15511c5f0_0 .net *"_ivl_6", 30 0, L_0x1550ad1a0;  1 drivers
L_0x158088178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15511c6e0_0 .net/2u *"_ivl_7", 0 0, L_0x158088178;  1 drivers
LS_0x1550ace90_0_0 .concat [ 1 1 1 1], L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0;
LS_0x1550ace90_0_4 .concat [ 1 1 1 1], L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0;
LS_0x1550ace90_0_8 .concat [ 1 1 1 1], L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0;
LS_0x1550ace90_0_12 .concat [ 1 1 1 1], L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0;
LS_0x1550ace90_0_16 .concat [ 1 1 1 1], L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0;
LS_0x1550ace90_0_20 .concat [ 1 1 1 1], L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0;
LS_0x1550ace90_0_24 .concat [ 1 1 1 1], L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0;
LS_0x1550ace90_0_28 .concat [ 1 1 1 1], L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0, L_0x1550acdc0;
LS_0x1550ace90_1_0 .concat [ 4 4 4 4], LS_0x1550ace90_0_0, LS_0x1550ace90_0_4, LS_0x1550ace90_0_8, LS_0x1550ace90_0_12;
LS_0x1550ace90_1_4 .concat [ 4 4 4 4], LS_0x1550ace90_0_16, LS_0x1550ace90_0_20, LS_0x1550ace90_0_24, LS_0x1550ace90_0_28;
L_0x1550ace90 .concat [ 16 16 0 0], LS_0x1550ace90_1_0, LS_0x1550ace90_1_4;
LS_0x1550ad260_0_0 .concat [ 1 31 2 1], L_0x158088178, L_0x1550ad1a0, L_0x1550d9fe0, L_0x1550ad100;
LS_0x1550ad260_0_4 .concat [ 32 0 0 0], L_0x1550ace90;
L_0x1550ad260 .concat [ 35 32 0 0], LS_0x1550ad260_0_0, LS_0x1550ad260_0_4;
S_0x15511c790 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x15511c950 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x15511c990 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x155138930_0 .net "in", 31 0, L_0x1550cd260;  alias, 1 drivers
v0x155138a00_0 .net "out", 4 0, L_0x1550d7db0;  alias, 1 drivers
v0x155138ad0_0 .net "vld", 0 0, L_0x1550d7a80;  1 drivers
S_0x15511cb30 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15511c790;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15511ca10 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x15511ca50 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x1551383b0_0 .net "in", 31 0, L_0x1550cd260;  alias, 1 drivers
v0x155138470_0 .net "out", 4 0, L_0x1550d7db0;  alias, 1 drivers
v0x155138530_0 .net "vld", 0 0, L_0x1550d7a80;  alias, 1 drivers
L_0x1550d25f0 .part L_0x1550cd260, 0, 16;
L_0x1550d79e0 .part L_0x1550cd260, 16, 16;
S_0x15511ceb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15511cb30;
 .timescale -9 -12;
L_0x1550d7a80 .functor OR 1, L_0x1550d2160, L_0x1550d7550, C4<0>, C4<0>;
L_0x1580898d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155137bb0_0 .net/2u *"_ivl_4", 0 0, L_0x1580898d0;  1 drivers
v0x155137c70_0 .net *"_ivl_6", 4 0, L_0x1550d7b50;  1 drivers
v0x155137d10_0 .net *"_ivl_8", 4 0, L_0x1550d7c70;  1 drivers
v0x155137dc0_0 .net "out_h", 3 0, L_0x1550d7860;  1 drivers
v0x155137e80_0 .net "out_l", 3 0, L_0x1550d2470;  1 drivers
v0x155137f50_0 .net "out_vh", 0 0, L_0x1550d7550;  1 drivers
v0x155138000_0 .net "out_vl", 0 0, L_0x1550d2160;  1 drivers
L_0x1550d7b50 .concat [ 4 1 0 0], L_0x1550d7860, L_0x1580898d0;
L_0x1550d7c70 .concat [ 4 1 0 0], L_0x1550d2470, L_0x1550d2160;
L_0x1550d7db0 .functor MUXZ 5, L_0x1550d7c70, L_0x1550d7b50, L_0x1550d7550, C4<>;
S_0x15511d080 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15511ceb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15511cd40 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15511cd80 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15512a380_0 .net "in", 15 0, L_0x1550d79e0;  1 drivers
v0x15512a440_0 .net "out", 3 0, L_0x1550d7860;  alias, 1 drivers
v0x15512a4f0_0 .net "vld", 0 0, L_0x1550d7550;  alias, 1 drivers
L_0x1550d4d60 .part L_0x1550d79e0, 0, 8;
L_0x1550d7470 .part L_0x1550d79e0, 8, 8;
S_0x15511d400 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15511d080;
 .timescale -9 -12;
L_0x1550d7550 .functor OR 1, L_0x1550d48d0, L_0x1550d6fe0, C4<0>, C4<0>;
L_0x158089888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155129b80_0 .net/2u *"_ivl_4", 0 0, L_0x158089888;  1 drivers
v0x155129c40_0 .net *"_ivl_6", 3 0, L_0x1550d7600;  1 drivers
v0x155129ce0_0 .net *"_ivl_8", 3 0, L_0x1550d7720;  1 drivers
v0x155129d90_0 .net "out_h", 2 0, L_0x1550d72f0;  1 drivers
v0x155129e50_0 .net "out_l", 2 0, L_0x1550d4be0;  1 drivers
v0x155129f20_0 .net "out_vh", 0 0, L_0x1550d6fe0;  1 drivers
v0x155129fd0_0 .net "out_vl", 0 0, L_0x1550d48d0;  1 drivers
L_0x1550d7600 .concat [ 3 1 0 0], L_0x1550d72f0, L_0x158089888;
L_0x1550d7720 .concat [ 3 1 0 0], L_0x1550d4be0, L_0x1550d48d0;
L_0x1550d7860 .functor MUXZ 4, L_0x1550d7720, L_0x1550d7600, L_0x1550d6fe0, C4<>;
S_0x15511d5d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15511d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15511d290 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15511d2d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155123610_0 .net "in", 7 0, L_0x1550d7470;  1 drivers
v0x1551236d0_0 .net "out", 2 0, L_0x1550d72f0;  alias, 1 drivers
v0x155123780_0 .net "vld", 0 0, L_0x1550d6fe0;  alias, 1 drivers
L_0x1550d5e30 .part L_0x1550d7470, 0, 4;
L_0x1550d6f00 .part L_0x1550d7470, 4, 4;
S_0x15511d950 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15511d5d0;
 .timescale -9 -12;
L_0x1550d6fe0 .functor OR 1, L_0x1550d59a0, L_0x1550d6a70, C4<0>, C4<0>;
L_0x158089840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155122e10_0 .net/2u *"_ivl_4", 0 0, L_0x158089840;  1 drivers
v0x155122ed0_0 .net *"_ivl_6", 2 0, L_0x1550d7090;  1 drivers
v0x155122f70_0 .net *"_ivl_8", 2 0, L_0x1550d71b0;  1 drivers
v0x155123020_0 .net "out_h", 1 0, L_0x1550d6d80;  1 drivers
v0x1551230e0_0 .net "out_l", 1 0, L_0x1550d5cb0;  1 drivers
v0x1551231b0_0 .net "out_vh", 0 0, L_0x1550d6a70;  1 drivers
v0x155123260_0 .net "out_vl", 0 0, L_0x1550d59a0;  1 drivers
L_0x1550d7090 .concat [ 2 1 0 0], L_0x1550d6d80, L_0x158089840;
L_0x1550d71b0 .concat [ 2 1 0 0], L_0x1550d5cb0, L_0x1550d59a0;
L_0x1550d72f0 .functor MUXZ 3, L_0x1550d71b0, L_0x1550d7090, L_0x1550d6a70, C4<>;
S_0x15511db20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15511d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15511d7e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15511d820 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155120200_0 .net "in", 3 0, L_0x1550d6f00;  1 drivers
v0x1551202c0_0 .net "out", 1 0, L_0x1550d6d80;  alias, 1 drivers
v0x155120370_0 .net "vld", 0 0, L_0x1550d6a70;  alias, 1 drivers
L_0x1550d63a0 .part L_0x1550d6f00, 0, 2;
L_0x1550d6950 .part L_0x1550d6f00, 2, 2;
S_0x15511dea0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15511db20;
 .timescale -9 -12;
L_0x1550d6a70 .functor OR 1, L_0x1550d5ed0, L_0x1550d64c0, C4<0>, C4<0>;
L_0x1580897f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15511fa00_0 .net/2u *"_ivl_4", 0 0, L_0x1580897f8;  1 drivers
v0x15511fac0_0 .net *"_ivl_6", 1 0, L_0x1550d6b20;  1 drivers
v0x15511fb60_0 .net *"_ivl_8", 1 0, L_0x1550d6c40;  1 drivers
v0x15511fc10_0 .net "out_h", 0 0, L_0x1550d6800;  1 drivers
v0x15511fcd0_0 .net "out_l", 0 0, L_0x1550d6250;  1 drivers
v0x15511fda0_0 .net "out_vh", 0 0, L_0x1550d64c0;  1 drivers
v0x15511fe50_0 .net "out_vl", 0 0, L_0x1550d5ed0;  1 drivers
L_0x1550d6b20 .concat [ 1 1 0 0], L_0x1550d6800, L_0x1580897f8;
L_0x1550d6c40 .concat [ 1 1 0 0], L_0x1550d6250, L_0x1550d5ed0;
L_0x1550d6d80 .functor MUXZ 2, L_0x1550d6c40, L_0x1550d6b20, L_0x1550d64c0, C4<>;
S_0x15511e070 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15511dea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15511dd30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15511dd70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15511eaa0_0 .net "in", 1 0, L_0x1550d6950;  1 drivers
v0x15511eb60_0 .net "out", 0 0, L_0x1550d6800;  alias, 1 drivers
v0x15511ec10_0 .net "vld", 0 0, L_0x1550d64c0;  alias, 1 drivers
L_0x1550d6580 .part L_0x1550d6950, 1, 1;
L_0x1550d6760 .part L_0x1550d6950, 0, 1;
S_0x15511e3f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15511e070;
 .timescale -9 -12;
L_0x1550d6690 .functor NOT 1, L_0x1550d6580, C4<0>, C4<0>, C4<0>;
L_0x1550d6800 .functor AND 1, L_0x1550d6690, L_0x1550d6760, C4<1>, C4<1>;
v0x15511e5c0_0 .net *"_ivl_2", 0 0, L_0x1550d6580;  1 drivers
v0x15511e680_0 .net *"_ivl_3", 0 0, L_0x1550d6690;  1 drivers
v0x15511e720_0 .net *"_ivl_5", 0 0, L_0x1550d6760;  1 drivers
L_0x1550d64c0 .reduce/or L_0x1550d6950;
S_0x15511e7b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15511e070;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15511e7b0
v0x15511ea00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15511ea00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15511ea00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.16 ;
    %load/vec4 v0x15511ea00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.17, 5;
    %load/vec4 v0x15511ea00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15511ea00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.16;
T_2.17 ;
    %end;
S_0x15511ed10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15511dea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15511eee0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15511ef20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15511f790_0 .net "in", 1 0, L_0x1550d63a0;  1 drivers
v0x15511f850_0 .net "out", 0 0, L_0x1550d6250;  alias, 1 drivers
v0x15511f900_0 .net "vld", 0 0, L_0x1550d5ed0;  alias, 1 drivers
L_0x1550d5fd0 .part L_0x1550d63a0, 1, 1;
L_0x1550d61b0 .part L_0x1550d63a0, 0, 1;
S_0x15511f0f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15511ed10;
 .timescale -9 -12;
L_0x1550d60e0 .functor NOT 1, L_0x1550d5fd0, C4<0>, C4<0>, C4<0>;
L_0x1550d6250 .functor AND 1, L_0x1550d60e0, L_0x1550d61b0, C4<1>, C4<1>;
v0x15511f2b0_0 .net *"_ivl_2", 0 0, L_0x1550d5fd0;  1 drivers
v0x15511f370_0 .net *"_ivl_3", 0 0, L_0x1550d60e0;  1 drivers
v0x15511f410_0 .net *"_ivl_5", 0 0, L_0x1550d61b0;  1 drivers
L_0x1550d5ed0 .reduce/or L_0x1550d63a0;
S_0x15511f4a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15511ed10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15511f4a0
v0x15511f6f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15511f6f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15511f6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.18 ;
    %load/vec4 v0x15511f6f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.19, 5;
    %load/vec4 v0x15511f6f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15511f6f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.18;
T_3.19 ;
    %end;
S_0x15511ff00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15511db20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15511ff00
v0x155120150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155120150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155120150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.20 ;
    %load/vec4 v0x155120150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.21, 5;
    %load/vec4 v0x155120150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155120150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.20;
T_4.21 ;
    %end;
S_0x155120470 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15511d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155120640 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155120680 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155122ba0_0 .net "in", 3 0, L_0x1550d5e30;  1 drivers
v0x155122c60_0 .net "out", 1 0, L_0x1550d5cb0;  alias, 1 drivers
v0x155122d10_0 .net "vld", 0 0, L_0x1550d59a0;  alias, 1 drivers
L_0x1550d52d0 .part L_0x1550d5e30, 0, 2;
L_0x1550d5880 .part L_0x1550d5e30, 2, 2;
S_0x155120850 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155120470;
 .timescale -9 -12;
L_0x1550d59a0 .functor OR 1, L_0x1550d4e00, L_0x1550d53f0, C4<0>, C4<0>;
L_0x1580897b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551223a0_0 .net/2u *"_ivl_4", 0 0, L_0x1580897b0;  1 drivers
v0x155122460_0 .net *"_ivl_6", 1 0, L_0x1550d5a50;  1 drivers
v0x155122500_0 .net *"_ivl_8", 1 0, L_0x1550d5b70;  1 drivers
v0x1551225b0_0 .net "out_h", 0 0, L_0x1550d5730;  1 drivers
v0x155122670_0 .net "out_l", 0 0, L_0x1550d5180;  1 drivers
v0x155122740_0 .net "out_vh", 0 0, L_0x1550d53f0;  1 drivers
v0x1551227f0_0 .net "out_vl", 0 0, L_0x1550d4e00;  1 drivers
L_0x1550d5a50 .concat [ 1 1 0 0], L_0x1550d5730, L_0x1580897b0;
L_0x1550d5b70 .concat [ 1 1 0 0], L_0x1550d5180, L_0x1550d4e00;
L_0x1550d5cb0 .functor MUXZ 2, L_0x1550d5b70, L_0x1550d5a50, L_0x1550d53f0, C4<>;
S_0x155120a10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155120850;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155120700 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155120740 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155121440_0 .net "in", 1 0, L_0x1550d5880;  1 drivers
v0x155121500_0 .net "out", 0 0, L_0x1550d5730;  alias, 1 drivers
v0x1551215b0_0 .net "vld", 0 0, L_0x1550d53f0;  alias, 1 drivers
L_0x1550d54b0 .part L_0x1550d5880, 1, 1;
L_0x1550d5690 .part L_0x1550d5880, 0, 1;
S_0x155120d90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155120a10;
 .timescale -9 -12;
L_0x1550d55c0 .functor NOT 1, L_0x1550d54b0, C4<0>, C4<0>, C4<0>;
L_0x1550d5730 .functor AND 1, L_0x1550d55c0, L_0x1550d5690, C4<1>, C4<1>;
v0x155120f60_0 .net *"_ivl_2", 0 0, L_0x1550d54b0;  1 drivers
v0x155121020_0 .net *"_ivl_3", 0 0, L_0x1550d55c0;  1 drivers
v0x1551210c0_0 .net *"_ivl_5", 0 0, L_0x1550d5690;  1 drivers
L_0x1550d53f0 .reduce/or L_0x1550d5880;
S_0x155121150 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155120a10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155121150
v0x1551213a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1551213a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551213a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.22 ;
    %load/vec4 v0x1551213a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.23, 5;
    %load/vec4 v0x1551213a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551213a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.22;
T_5.23 ;
    %end;
S_0x1551216b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155120850;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155121880 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551218c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155122130_0 .net "in", 1 0, L_0x1550d52d0;  1 drivers
v0x1551221f0_0 .net "out", 0 0, L_0x1550d5180;  alias, 1 drivers
v0x1551222a0_0 .net "vld", 0 0, L_0x1550d4e00;  alias, 1 drivers
L_0x1550d4f00 .part L_0x1550d52d0, 1, 1;
L_0x1550d50e0 .part L_0x1550d52d0, 0, 1;
S_0x155121a90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551216b0;
 .timescale -9 -12;
L_0x1550d5010 .functor NOT 1, L_0x1550d4f00, C4<0>, C4<0>, C4<0>;
L_0x1550d5180 .functor AND 1, L_0x1550d5010, L_0x1550d50e0, C4<1>, C4<1>;
v0x155121c50_0 .net *"_ivl_2", 0 0, L_0x1550d4f00;  1 drivers
v0x155121d10_0 .net *"_ivl_3", 0 0, L_0x1550d5010;  1 drivers
v0x155121db0_0 .net *"_ivl_5", 0 0, L_0x1550d50e0;  1 drivers
L_0x1550d4e00 .reduce/or L_0x1550d52d0;
S_0x155121e40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551216b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155121e40
v0x155122090_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155122090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155122090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.24 ;
    %load/vec4 v0x155122090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.25, 5;
    %load/vec4 v0x155122090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155122090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.24;
T_6.25 ;
    %end;
S_0x1551228a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155120470;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551228a0
v0x155122af0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155122af0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155122af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.26 ;
    %load/vec4 v0x155122af0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.27, 5;
    %load/vec4 v0x155122af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155122af0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.26;
T_7.27 ;
    %end;
S_0x155123310 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15511d5d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155123310
v0x155123560_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155123560_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155123560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.28 ;
    %load/vec4 v0x155123560_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.29, 5;
    %load/vec4 v0x155123560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155123560_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.28;
T_8.29 ;
    %end;
S_0x155123880 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15511d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155123a50 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155123a90 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155129910_0 .net "in", 7 0, L_0x1550d4d60;  1 drivers
v0x1551299d0_0 .net "out", 2 0, L_0x1550d4be0;  alias, 1 drivers
v0x155129a80_0 .net "vld", 0 0, L_0x1550d48d0;  alias, 1 drivers
L_0x1550d3720 .part L_0x1550d4d60, 0, 4;
L_0x1550d47f0 .part L_0x1550d4d60, 4, 4;
S_0x155123c60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155123880;
 .timescale -9 -12;
L_0x1550d48d0 .functor OR 1, L_0x1550d3290, L_0x1550d4360, C4<0>, C4<0>;
L_0x158089768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155129110_0 .net/2u *"_ivl_4", 0 0, L_0x158089768;  1 drivers
v0x1551291d0_0 .net *"_ivl_6", 2 0, L_0x1550d4980;  1 drivers
v0x155129270_0 .net *"_ivl_8", 2 0, L_0x1550d4aa0;  1 drivers
v0x155129320_0 .net "out_h", 1 0, L_0x1550d4670;  1 drivers
v0x1551293e0_0 .net "out_l", 1 0, L_0x1550d35a0;  1 drivers
v0x1551294b0_0 .net "out_vh", 0 0, L_0x1550d4360;  1 drivers
v0x155129560_0 .net "out_vl", 0 0, L_0x1550d3290;  1 drivers
L_0x1550d4980 .concat [ 2 1 0 0], L_0x1550d4670, L_0x158089768;
L_0x1550d4aa0 .concat [ 2 1 0 0], L_0x1550d35a0, L_0x1550d3290;
L_0x1550d4be0 .functor MUXZ 3, L_0x1550d4aa0, L_0x1550d4980, L_0x1550d4360, C4<>;
S_0x155123e20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155123c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155123b10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155123b50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155126500_0 .net "in", 3 0, L_0x1550d47f0;  1 drivers
v0x1551265c0_0 .net "out", 1 0, L_0x1550d4670;  alias, 1 drivers
v0x155126670_0 .net "vld", 0 0, L_0x1550d4360;  alias, 1 drivers
L_0x1550d3c90 .part L_0x1550d47f0, 0, 2;
L_0x1550d4240 .part L_0x1550d47f0, 2, 2;
S_0x1551241a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155123e20;
 .timescale -9 -12;
L_0x1550d4360 .functor OR 1, L_0x1550d37c0, L_0x1550d3db0, C4<0>, C4<0>;
L_0x158089720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155125d00_0 .net/2u *"_ivl_4", 0 0, L_0x158089720;  1 drivers
v0x155125dc0_0 .net *"_ivl_6", 1 0, L_0x1550d4410;  1 drivers
v0x155125e60_0 .net *"_ivl_8", 1 0, L_0x1550d4530;  1 drivers
v0x155125f10_0 .net "out_h", 0 0, L_0x1550d40f0;  1 drivers
v0x155125fd0_0 .net "out_l", 0 0, L_0x1550d3b40;  1 drivers
v0x1551260a0_0 .net "out_vh", 0 0, L_0x1550d3db0;  1 drivers
v0x155126150_0 .net "out_vl", 0 0, L_0x1550d37c0;  1 drivers
L_0x1550d4410 .concat [ 1 1 0 0], L_0x1550d40f0, L_0x158089720;
L_0x1550d4530 .concat [ 1 1 0 0], L_0x1550d3b40, L_0x1550d37c0;
L_0x1550d4670 .functor MUXZ 2, L_0x1550d4530, L_0x1550d4410, L_0x1550d3db0, C4<>;
S_0x155124370 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551241a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155124030 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155124070 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155124da0_0 .net "in", 1 0, L_0x1550d4240;  1 drivers
v0x155124e60_0 .net "out", 0 0, L_0x1550d40f0;  alias, 1 drivers
v0x155124f10_0 .net "vld", 0 0, L_0x1550d3db0;  alias, 1 drivers
L_0x1550d3e70 .part L_0x1550d4240, 1, 1;
L_0x1550d4050 .part L_0x1550d4240, 0, 1;
S_0x1551246f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155124370;
 .timescale -9 -12;
L_0x1550d3f80 .functor NOT 1, L_0x1550d3e70, C4<0>, C4<0>, C4<0>;
L_0x1550d40f0 .functor AND 1, L_0x1550d3f80, L_0x1550d4050, C4<1>, C4<1>;
v0x1551248c0_0 .net *"_ivl_2", 0 0, L_0x1550d3e70;  1 drivers
v0x155124980_0 .net *"_ivl_3", 0 0, L_0x1550d3f80;  1 drivers
v0x155124a20_0 .net *"_ivl_5", 0 0, L_0x1550d4050;  1 drivers
L_0x1550d3db0 .reduce/or L_0x1550d4240;
S_0x155124ab0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155124370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155124ab0
v0x155124d00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155124d00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155124d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.30 ;
    %load/vec4 v0x155124d00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.31, 5;
    %load/vec4 v0x155124d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155124d00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.30;
T_9.31 ;
    %end;
S_0x155125010 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551241a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551251e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155125220 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155125a90_0 .net "in", 1 0, L_0x1550d3c90;  1 drivers
v0x155125b50_0 .net "out", 0 0, L_0x1550d3b40;  alias, 1 drivers
v0x155125c00_0 .net "vld", 0 0, L_0x1550d37c0;  alias, 1 drivers
L_0x1550d38c0 .part L_0x1550d3c90, 1, 1;
L_0x1550d3aa0 .part L_0x1550d3c90, 0, 1;
S_0x1551253f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155125010;
 .timescale -9 -12;
L_0x1550d39d0 .functor NOT 1, L_0x1550d38c0, C4<0>, C4<0>, C4<0>;
L_0x1550d3b40 .functor AND 1, L_0x1550d39d0, L_0x1550d3aa0, C4<1>, C4<1>;
v0x1551255b0_0 .net *"_ivl_2", 0 0, L_0x1550d38c0;  1 drivers
v0x155125670_0 .net *"_ivl_3", 0 0, L_0x1550d39d0;  1 drivers
v0x155125710_0 .net *"_ivl_5", 0 0, L_0x1550d3aa0;  1 drivers
L_0x1550d37c0 .reduce/or L_0x1550d3c90;
S_0x1551257a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155125010;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551257a0
v0x1551259f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1551259f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551259f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.32 ;
    %load/vec4 v0x1551259f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.33, 5;
    %load/vec4 v0x1551259f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551259f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.32;
T_10.33 ;
    %end;
S_0x155126200 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155123e20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155126200
v0x155126450_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155126450_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155126450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.34 ;
    %load/vec4 v0x155126450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.35, 5;
    %load/vec4 v0x155126450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155126450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.34;
T_11.35 ;
    %end;
S_0x155126770 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155123c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155126940 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155126980 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155128ea0_0 .net "in", 3 0, L_0x1550d3720;  1 drivers
v0x155128f60_0 .net "out", 1 0, L_0x1550d35a0;  alias, 1 drivers
v0x155129010_0 .net "vld", 0 0, L_0x1550d3290;  alias, 1 drivers
L_0x1550d2bc0 .part L_0x1550d3720, 0, 2;
L_0x1550d3170 .part L_0x1550d3720, 2, 2;
S_0x155126b50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155126770;
 .timescale -9 -12;
L_0x1550d3290 .functor OR 1, L_0x1550d2710, L_0x1550d2ce0, C4<0>, C4<0>;
L_0x1580896d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551286a0_0 .net/2u *"_ivl_4", 0 0, L_0x1580896d8;  1 drivers
v0x155128760_0 .net *"_ivl_6", 1 0, L_0x1550d3340;  1 drivers
v0x155128800_0 .net *"_ivl_8", 1 0, L_0x1550d3460;  1 drivers
v0x1551288b0_0 .net "out_h", 0 0, L_0x1550d3020;  1 drivers
v0x155128970_0 .net "out_l", 0 0, L_0x1550d2a70;  1 drivers
v0x155128a40_0 .net "out_vh", 0 0, L_0x1550d2ce0;  1 drivers
v0x155128af0_0 .net "out_vl", 0 0, L_0x1550d2710;  1 drivers
L_0x1550d3340 .concat [ 1 1 0 0], L_0x1550d3020, L_0x1580896d8;
L_0x1550d3460 .concat [ 1 1 0 0], L_0x1550d2a70, L_0x1550d2710;
L_0x1550d35a0 .functor MUXZ 2, L_0x1550d3460, L_0x1550d3340, L_0x1550d2ce0, C4<>;
S_0x155126d10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155126b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155126a00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155126a40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155127740_0 .net "in", 1 0, L_0x1550d3170;  1 drivers
v0x155127800_0 .net "out", 0 0, L_0x1550d3020;  alias, 1 drivers
v0x1551278b0_0 .net "vld", 0 0, L_0x1550d2ce0;  alias, 1 drivers
L_0x1550d2da0 .part L_0x1550d3170, 1, 1;
L_0x1550d2f80 .part L_0x1550d3170, 0, 1;
S_0x155127090 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155126d10;
 .timescale -9 -12;
L_0x1550d2eb0 .functor NOT 1, L_0x1550d2da0, C4<0>, C4<0>, C4<0>;
L_0x1550d3020 .functor AND 1, L_0x1550d2eb0, L_0x1550d2f80, C4<1>, C4<1>;
v0x155127260_0 .net *"_ivl_2", 0 0, L_0x1550d2da0;  1 drivers
v0x155127320_0 .net *"_ivl_3", 0 0, L_0x1550d2eb0;  1 drivers
v0x1551273c0_0 .net *"_ivl_5", 0 0, L_0x1550d2f80;  1 drivers
L_0x1550d2ce0 .reduce/or L_0x1550d3170;
S_0x155127450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155126d10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155127450
v0x1551276a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1551276a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551276a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.36 ;
    %load/vec4 v0x1551276a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.37, 5;
    %load/vec4 v0x1551276a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551276a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.36;
T_12.37 ;
    %end;
S_0x1551279b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155126b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155127b80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155127bc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155128430_0 .net "in", 1 0, L_0x1550d2bc0;  1 drivers
v0x1551284f0_0 .net "out", 0 0, L_0x1550d2a70;  alias, 1 drivers
v0x1551285a0_0 .net "vld", 0 0, L_0x1550d2710;  alias, 1 drivers
L_0x1550d27f0 .part L_0x1550d2bc0, 1, 1;
L_0x1550d29d0 .part L_0x1550d2bc0, 0, 1;
S_0x155127d90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551279b0;
 .timescale -9 -12;
L_0x1550d2900 .functor NOT 1, L_0x1550d27f0, C4<0>, C4<0>, C4<0>;
L_0x1550d2a70 .functor AND 1, L_0x1550d2900, L_0x1550d29d0, C4<1>, C4<1>;
v0x155127f50_0 .net *"_ivl_2", 0 0, L_0x1550d27f0;  1 drivers
v0x155128010_0 .net *"_ivl_3", 0 0, L_0x1550d2900;  1 drivers
v0x1551280b0_0 .net *"_ivl_5", 0 0, L_0x1550d29d0;  1 drivers
L_0x1550d2710 .reduce/or L_0x1550d2bc0;
S_0x155128140 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551279b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155128140
v0x155128390_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155128390_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155128390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.38 ;
    %load/vec4 v0x155128390_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.39, 5;
    %load/vec4 v0x155128390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155128390_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.38;
T_13.39 ;
    %end;
S_0x155128ba0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155126770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155128ba0
v0x155128df0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155128df0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155128df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.40 ;
    %load/vec4 v0x155128df0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.41, 5;
    %load/vec4 v0x155128df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155128df0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.40;
T_14.41 ;
    %end;
S_0x155129610 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155123880;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155129610
v0x155129860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155129860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155129860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.42 ;
    %load/vec4 v0x155129860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.43, 5;
    %load/vec4 v0x155129860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155129860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.42;
T_15.43 ;
    %end;
S_0x15512a080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15511d080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15512a080
v0x15512a2d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x15512a2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15512a2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.44 ;
    %load/vec4 v0x15512a2d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.45, 5;
    %load/vec4 v0x15512a2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15512a2d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.44;
T_16.45 ;
    %end;
S_0x15512a5f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15511ceb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15512a7c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15512a800 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x155137940_0 .net "in", 15 0, L_0x1550d25f0;  1 drivers
v0x155137a00_0 .net "out", 3 0, L_0x1550d2470;  alias, 1 drivers
v0x155137ab0_0 .net "vld", 0 0, L_0x1550d2160;  alias, 1 drivers
L_0x1550cf970 .part L_0x1550d25f0, 0, 8;
L_0x1550d2080 .part L_0x1550d25f0, 8, 8;
S_0x15512a9d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15512a5f0;
 .timescale -9 -12;
L_0x1550d2160 .functor OR 1, L_0x1550cf4e0, L_0x1550d1bf0, C4<0>, C4<0>;
L_0x158089690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155137140_0 .net/2u *"_ivl_4", 0 0, L_0x158089690;  1 drivers
v0x155137200_0 .net *"_ivl_6", 3 0, L_0x1550d2210;  1 drivers
v0x1551372a0_0 .net *"_ivl_8", 3 0, L_0x1550d2330;  1 drivers
v0x155137350_0 .net "out_h", 2 0, L_0x1550d1f00;  1 drivers
v0x155137410_0 .net "out_l", 2 0, L_0x1550cf7f0;  1 drivers
v0x1551374e0_0 .net "out_vh", 0 0, L_0x1550d1bf0;  1 drivers
v0x155137590_0 .net "out_vl", 0 0, L_0x1550cf4e0;  1 drivers
L_0x1550d2210 .concat [ 3 1 0 0], L_0x1550d1f00, L_0x158089690;
L_0x1550d2330 .concat [ 3 1 0 0], L_0x1550cf7f0, L_0x1550cf4e0;
L_0x1550d2470 .functor MUXZ 4, L_0x1550d2330, L_0x1550d2210, L_0x1550d1bf0, C4<>;
S_0x15512ab90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15512a9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15512a880 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15512a8c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155130bd0_0 .net "in", 7 0, L_0x1550d2080;  1 drivers
v0x155130c90_0 .net "out", 2 0, L_0x1550d1f00;  alias, 1 drivers
v0x155130d40_0 .net "vld", 0 0, L_0x1550d1bf0;  alias, 1 drivers
L_0x1550d0a40 .part L_0x1550d2080, 0, 4;
L_0x1550d1b10 .part L_0x1550d2080, 4, 4;
S_0x15512af10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15512ab90;
 .timescale -9 -12;
L_0x1550d1bf0 .functor OR 1, L_0x1550d05b0, L_0x1550d1680, C4<0>, C4<0>;
L_0x158089648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551303d0_0 .net/2u *"_ivl_4", 0 0, L_0x158089648;  1 drivers
v0x155130490_0 .net *"_ivl_6", 2 0, L_0x1550d1ca0;  1 drivers
v0x155130530_0 .net *"_ivl_8", 2 0, L_0x1550d1dc0;  1 drivers
v0x1551305e0_0 .net "out_h", 1 0, L_0x1550d1990;  1 drivers
v0x1551306a0_0 .net "out_l", 1 0, L_0x1550d08c0;  1 drivers
v0x155130770_0 .net "out_vh", 0 0, L_0x1550d1680;  1 drivers
v0x155130820_0 .net "out_vl", 0 0, L_0x1550d05b0;  1 drivers
L_0x1550d1ca0 .concat [ 2 1 0 0], L_0x1550d1990, L_0x158089648;
L_0x1550d1dc0 .concat [ 2 1 0 0], L_0x1550d08c0, L_0x1550d05b0;
L_0x1550d1f00 .functor MUXZ 3, L_0x1550d1dc0, L_0x1550d1ca0, L_0x1550d1680, C4<>;
S_0x15512b0e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15512af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15512ada0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15512ade0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15512d7c0_0 .net "in", 3 0, L_0x1550d1b10;  1 drivers
v0x15512d880_0 .net "out", 1 0, L_0x1550d1990;  alias, 1 drivers
v0x15512d930_0 .net "vld", 0 0, L_0x1550d1680;  alias, 1 drivers
L_0x1550d0fb0 .part L_0x1550d1b10, 0, 2;
L_0x1550d1560 .part L_0x1550d1b10, 2, 2;
S_0x15512b460 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15512b0e0;
 .timescale -9 -12;
L_0x1550d1680 .functor OR 1, L_0x1550d0ae0, L_0x1550d10d0, C4<0>, C4<0>;
L_0x158089600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15512cfc0_0 .net/2u *"_ivl_4", 0 0, L_0x158089600;  1 drivers
v0x15512d080_0 .net *"_ivl_6", 1 0, L_0x1550d1730;  1 drivers
v0x15512d120_0 .net *"_ivl_8", 1 0, L_0x1550d1850;  1 drivers
v0x15512d1d0_0 .net "out_h", 0 0, L_0x1550d1410;  1 drivers
v0x15512d290_0 .net "out_l", 0 0, L_0x1550d0e60;  1 drivers
v0x15512d360_0 .net "out_vh", 0 0, L_0x1550d10d0;  1 drivers
v0x15512d410_0 .net "out_vl", 0 0, L_0x1550d0ae0;  1 drivers
L_0x1550d1730 .concat [ 1 1 0 0], L_0x1550d1410, L_0x158089600;
L_0x1550d1850 .concat [ 1 1 0 0], L_0x1550d0e60, L_0x1550d0ae0;
L_0x1550d1990 .functor MUXZ 2, L_0x1550d1850, L_0x1550d1730, L_0x1550d10d0, C4<>;
S_0x15512b630 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15512b460;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15512b2f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15512b330 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15512c060_0 .net "in", 1 0, L_0x1550d1560;  1 drivers
v0x15512c120_0 .net "out", 0 0, L_0x1550d1410;  alias, 1 drivers
v0x15512c1d0_0 .net "vld", 0 0, L_0x1550d10d0;  alias, 1 drivers
L_0x1550d1190 .part L_0x1550d1560, 1, 1;
L_0x1550d1370 .part L_0x1550d1560, 0, 1;
S_0x15512b9b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15512b630;
 .timescale -9 -12;
L_0x1550d12a0 .functor NOT 1, L_0x1550d1190, C4<0>, C4<0>, C4<0>;
L_0x1550d1410 .functor AND 1, L_0x1550d12a0, L_0x1550d1370, C4<1>, C4<1>;
v0x15512bb80_0 .net *"_ivl_2", 0 0, L_0x1550d1190;  1 drivers
v0x15512bc40_0 .net *"_ivl_3", 0 0, L_0x1550d12a0;  1 drivers
v0x15512bce0_0 .net *"_ivl_5", 0 0, L_0x1550d1370;  1 drivers
L_0x1550d10d0 .reduce/or L_0x1550d1560;
S_0x15512bd70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15512b630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15512bd70
v0x15512bfc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15512bfc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15512bfc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.46 ;
    %load/vec4 v0x15512bfc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.47, 5;
    %load/vec4 v0x15512bfc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15512bfc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.46;
T_17.47 ;
    %end;
S_0x15512c2d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15512b460;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15512c4a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15512c4e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15512cd50_0 .net "in", 1 0, L_0x1550d0fb0;  1 drivers
v0x15512ce10_0 .net "out", 0 0, L_0x1550d0e60;  alias, 1 drivers
v0x15512cec0_0 .net "vld", 0 0, L_0x1550d0ae0;  alias, 1 drivers
L_0x1550d0be0 .part L_0x1550d0fb0, 1, 1;
L_0x1550d0dc0 .part L_0x1550d0fb0, 0, 1;
S_0x15512c6b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15512c2d0;
 .timescale -9 -12;
L_0x1550d0cf0 .functor NOT 1, L_0x1550d0be0, C4<0>, C4<0>, C4<0>;
L_0x1550d0e60 .functor AND 1, L_0x1550d0cf0, L_0x1550d0dc0, C4<1>, C4<1>;
v0x15512c870_0 .net *"_ivl_2", 0 0, L_0x1550d0be0;  1 drivers
v0x15512c930_0 .net *"_ivl_3", 0 0, L_0x1550d0cf0;  1 drivers
v0x15512c9d0_0 .net *"_ivl_5", 0 0, L_0x1550d0dc0;  1 drivers
L_0x1550d0ae0 .reduce/or L_0x1550d0fb0;
S_0x15512ca60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15512c2d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15512ca60
v0x15512ccb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15512ccb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15512ccb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.48 ;
    %load/vec4 v0x15512ccb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.49, 5;
    %load/vec4 v0x15512ccb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15512ccb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.48;
T_18.49 ;
    %end;
S_0x15512d4c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15512b0e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15512d4c0
v0x15512d710_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15512d710_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15512d710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.50 ;
    %load/vec4 v0x15512d710_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.51, 5;
    %load/vec4 v0x15512d710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15512d710_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.50;
T_19.51 ;
    %end;
S_0x15512da30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15512af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15512dc00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15512dc40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155130160_0 .net "in", 3 0, L_0x1550d0a40;  1 drivers
v0x155130220_0 .net "out", 1 0, L_0x1550d08c0;  alias, 1 drivers
v0x1551302d0_0 .net "vld", 0 0, L_0x1550d05b0;  alias, 1 drivers
L_0x1550cfee0 .part L_0x1550d0a40, 0, 2;
L_0x1550d0490 .part L_0x1550d0a40, 2, 2;
S_0x15512de10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15512da30;
 .timescale -9 -12;
L_0x1550d05b0 .functor OR 1, L_0x1550cfa10, L_0x1550d0000, C4<0>, C4<0>;
L_0x1580895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15512f960_0 .net/2u *"_ivl_4", 0 0, L_0x1580895b8;  1 drivers
v0x15512fa20_0 .net *"_ivl_6", 1 0, L_0x1550d0660;  1 drivers
v0x15512fac0_0 .net *"_ivl_8", 1 0, L_0x1550d0780;  1 drivers
v0x15512fb70_0 .net "out_h", 0 0, L_0x1550d0340;  1 drivers
v0x15512fc30_0 .net "out_l", 0 0, L_0x1550cfd90;  1 drivers
v0x15512fd00_0 .net "out_vh", 0 0, L_0x1550d0000;  1 drivers
v0x15512fdb0_0 .net "out_vl", 0 0, L_0x1550cfa10;  1 drivers
L_0x1550d0660 .concat [ 1 1 0 0], L_0x1550d0340, L_0x1580895b8;
L_0x1550d0780 .concat [ 1 1 0 0], L_0x1550cfd90, L_0x1550cfa10;
L_0x1550d08c0 .functor MUXZ 2, L_0x1550d0780, L_0x1550d0660, L_0x1550d0000, C4<>;
S_0x15512dfd0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15512de10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15512dcc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15512dd00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15512ea00_0 .net "in", 1 0, L_0x1550d0490;  1 drivers
v0x15512eac0_0 .net "out", 0 0, L_0x1550d0340;  alias, 1 drivers
v0x15512eb70_0 .net "vld", 0 0, L_0x1550d0000;  alias, 1 drivers
L_0x1550d00c0 .part L_0x1550d0490, 1, 1;
L_0x1550d02a0 .part L_0x1550d0490, 0, 1;
S_0x15512e350 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15512dfd0;
 .timescale -9 -12;
L_0x1550d01d0 .functor NOT 1, L_0x1550d00c0, C4<0>, C4<0>, C4<0>;
L_0x1550d0340 .functor AND 1, L_0x1550d01d0, L_0x1550d02a0, C4<1>, C4<1>;
v0x15512e520_0 .net *"_ivl_2", 0 0, L_0x1550d00c0;  1 drivers
v0x15512e5e0_0 .net *"_ivl_3", 0 0, L_0x1550d01d0;  1 drivers
v0x15512e680_0 .net *"_ivl_5", 0 0, L_0x1550d02a0;  1 drivers
L_0x1550d0000 .reduce/or L_0x1550d0490;
S_0x15512e710 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15512dfd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15512e710
v0x15512e960_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15512e960_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15512e960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.52 ;
    %load/vec4 v0x15512e960_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.53, 5;
    %load/vec4 v0x15512e960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15512e960_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.52;
T_20.53 ;
    %end;
S_0x15512ec70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15512de10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15512ee40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15512ee80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15512f6f0_0 .net "in", 1 0, L_0x1550cfee0;  1 drivers
v0x15512f7b0_0 .net "out", 0 0, L_0x1550cfd90;  alias, 1 drivers
v0x15512f860_0 .net "vld", 0 0, L_0x1550cfa10;  alias, 1 drivers
L_0x1550cfb10 .part L_0x1550cfee0, 1, 1;
L_0x1550cfcf0 .part L_0x1550cfee0, 0, 1;
S_0x15512f050 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15512ec70;
 .timescale -9 -12;
L_0x1550cfc20 .functor NOT 1, L_0x1550cfb10, C4<0>, C4<0>, C4<0>;
L_0x1550cfd90 .functor AND 1, L_0x1550cfc20, L_0x1550cfcf0, C4<1>, C4<1>;
v0x15512f210_0 .net *"_ivl_2", 0 0, L_0x1550cfb10;  1 drivers
v0x15512f2d0_0 .net *"_ivl_3", 0 0, L_0x1550cfc20;  1 drivers
v0x15512f370_0 .net *"_ivl_5", 0 0, L_0x1550cfcf0;  1 drivers
L_0x1550cfa10 .reduce/or L_0x1550cfee0;
S_0x15512f400 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15512ec70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15512f400
v0x15512f650_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15512f650_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15512f650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.54 ;
    %load/vec4 v0x15512f650_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.55, 5;
    %load/vec4 v0x15512f650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15512f650_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.54;
T_21.55 ;
    %end;
S_0x15512fe60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15512da30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15512fe60
v0x1551300b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1551300b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551300b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.56 ;
    %load/vec4 v0x1551300b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.57, 5;
    %load/vec4 v0x1551300b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551300b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.56;
T_22.57 ;
    %end;
S_0x1551308d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15512ab90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551308d0
v0x155130b20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155130b20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155130b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.58 ;
    %load/vec4 v0x155130b20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.59, 5;
    %load/vec4 v0x155130b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155130b20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.58;
T_23.59 ;
    %end;
S_0x155130e40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15512a9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155131010 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155131050 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155136ed0_0 .net "in", 7 0, L_0x1550cf970;  1 drivers
v0x155136f90_0 .net "out", 2 0, L_0x1550cf7f0;  alias, 1 drivers
v0x155137040_0 .net "vld", 0 0, L_0x1550cf4e0;  alias, 1 drivers
L_0x1550ce330 .part L_0x1550cf970, 0, 4;
L_0x1550cf400 .part L_0x1550cf970, 4, 4;
S_0x155131220 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155130e40;
 .timescale -9 -12;
L_0x1550cf4e0 .functor OR 1, L_0x1550cdea0, L_0x1550cef70, C4<0>, C4<0>;
L_0x158089570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551366d0_0 .net/2u *"_ivl_4", 0 0, L_0x158089570;  1 drivers
v0x155136790_0 .net *"_ivl_6", 2 0, L_0x1550cf590;  1 drivers
v0x155136830_0 .net *"_ivl_8", 2 0, L_0x1550cf6b0;  1 drivers
v0x1551368e0_0 .net "out_h", 1 0, L_0x1550cf280;  1 drivers
v0x1551369a0_0 .net "out_l", 1 0, L_0x1550ce1b0;  1 drivers
v0x155136a70_0 .net "out_vh", 0 0, L_0x1550cef70;  1 drivers
v0x155136b20_0 .net "out_vl", 0 0, L_0x1550cdea0;  1 drivers
L_0x1550cf590 .concat [ 2 1 0 0], L_0x1550cf280, L_0x158089570;
L_0x1550cf6b0 .concat [ 2 1 0 0], L_0x1550ce1b0, L_0x1550cdea0;
L_0x1550cf7f0 .functor MUXZ 3, L_0x1550cf6b0, L_0x1550cf590, L_0x1550cef70, C4<>;
S_0x1551313e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155131220;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551310d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155131110 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155133ac0_0 .net "in", 3 0, L_0x1550cf400;  1 drivers
v0x155133b80_0 .net "out", 1 0, L_0x1550cf280;  alias, 1 drivers
v0x155133c30_0 .net "vld", 0 0, L_0x1550cef70;  alias, 1 drivers
L_0x1550ce8a0 .part L_0x1550cf400, 0, 2;
L_0x1550cee50 .part L_0x1550cf400, 2, 2;
S_0x155131760 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551313e0;
 .timescale -9 -12;
L_0x1550cef70 .functor OR 1, L_0x1550ce3d0, L_0x1550ce9c0, C4<0>, C4<0>;
L_0x158089528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551332c0_0 .net/2u *"_ivl_4", 0 0, L_0x158089528;  1 drivers
v0x155133380_0 .net *"_ivl_6", 1 0, L_0x1550cf020;  1 drivers
v0x155133420_0 .net *"_ivl_8", 1 0, L_0x1550cf140;  1 drivers
v0x1551334d0_0 .net "out_h", 0 0, L_0x1550ced00;  1 drivers
v0x155133590_0 .net "out_l", 0 0, L_0x1550ce750;  1 drivers
v0x155133660_0 .net "out_vh", 0 0, L_0x1550ce9c0;  1 drivers
v0x155133710_0 .net "out_vl", 0 0, L_0x1550ce3d0;  1 drivers
L_0x1550cf020 .concat [ 1 1 0 0], L_0x1550ced00, L_0x158089528;
L_0x1550cf140 .concat [ 1 1 0 0], L_0x1550ce750, L_0x1550ce3d0;
L_0x1550cf280 .functor MUXZ 2, L_0x1550cf140, L_0x1550cf020, L_0x1550ce9c0, C4<>;
S_0x155131930 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155131760;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551315f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155131630 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155132360_0 .net "in", 1 0, L_0x1550cee50;  1 drivers
v0x155132420_0 .net "out", 0 0, L_0x1550ced00;  alias, 1 drivers
v0x1551324d0_0 .net "vld", 0 0, L_0x1550ce9c0;  alias, 1 drivers
L_0x1550cea80 .part L_0x1550cee50, 1, 1;
L_0x1550cec60 .part L_0x1550cee50, 0, 1;
S_0x155131cb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155131930;
 .timescale -9 -12;
L_0x1550ceb90 .functor NOT 1, L_0x1550cea80, C4<0>, C4<0>, C4<0>;
L_0x1550ced00 .functor AND 1, L_0x1550ceb90, L_0x1550cec60, C4<1>, C4<1>;
v0x155131e80_0 .net *"_ivl_2", 0 0, L_0x1550cea80;  1 drivers
v0x155131f40_0 .net *"_ivl_3", 0 0, L_0x1550ceb90;  1 drivers
v0x155131fe0_0 .net *"_ivl_5", 0 0, L_0x1550cec60;  1 drivers
L_0x1550ce9c0 .reduce/or L_0x1550cee50;
S_0x155132070 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155131930;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155132070
v0x1551322c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1551322c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551322c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.60 ;
    %load/vec4 v0x1551322c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.61, 5;
    %load/vec4 v0x1551322c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551322c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.60;
T_24.61 ;
    %end;
S_0x1551325d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155131760;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551327a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551327e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155133050_0 .net "in", 1 0, L_0x1550ce8a0;  1 drivers
v0x155133110_0 .net "out", 0 0, L_0x1550ce750;  alias, 1 drivers
v0x1551331c0_0 .net "vld", 0 0, L_0x1550ce3d0;  alias, 1 drivers
L_0x1550ce4d0 .part L_0x1550ce8a0, 1, 1;
L_0x1550ce6b0 .part L_0x1550ce8a0, 0, 1;
S_0x1551329b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551325d0;
 .timescale -9 -12;
L_0x1550ce5e0 .functor NOT 1, L_0x1550ce4d0, C4<0>, C4<0>, C4<0>;
L_0x1550ce750 .functor AND 1, L_0x1550ce5e0, L_0x1550ce6b0, C4<1>, C4<1>;
v0x155132b70_0 .net *"_ivl_2", 0 0, L_0x1550ce4d0;  1 drivers
v0x155132c30_0 .net *"_ivl_3", 0 0, L_0x1550ce5e0;  1 drivers
v0x155132cd0_0 .net *"_ivl_5", 0 0, L_0x1550ce6b0;  1 drivers
L_0x1550ce3d0 .reduce/or L_0x1550ce8a0;
S_0x155132d60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551325d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155132d60
v0x155132fb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155132fb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155132fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.62 ;
    %load/vec4 v0x155132fb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.63, 5;
    %load/vec4 v0x155132fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155132fb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.62;
T_25.63 ;
    %end;
S_0x1551337c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551313e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551337c0
v0x155133a10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155133a10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155133a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.64 ;
    %load/vec4 v0x155133a10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.65, 5;
    %load/vec4 v0x155133a10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155133a10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.64;
T_26.65 ;
    %end;
S_0x155133d30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155131220;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155133f00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155133f40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155136460_0 .net "in", 3 0, L_0x1550ce330;  1 drivers
v0x155136520_0 .net "out", 1 0, L_0x1550ce1b0;  alias, 1 drivers
v0x1551365d0_0 .net "vld", 0 0, L_0x1550cdea0;  alias, 1 drivers
L_0x1550cd7e0 .part L_0x1550ce330, 0, 2;
L_0x1550cdd80 .part L_0x1550ce330, 2, 2;
S_0x155134110 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155133d30;
 .timescale -9 -12;
L_0x1550cdea0 .functor OR 1, L_0x1550cd110, L_0x1550cd900, C4<0>, C4<0>;
L_0x1580894e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155135c60_0 .net/2u *"_ivl_4", 0 0, L_0x1580894e0;  1 drivers
v0x155135d20_0 .net *"_ivl_6", 1 0, L_0x1550cdf50;  1 drivers
v0x155135dc0_0 .net *"_ivl_8", 1 0, L_0x1550ce070;  1 drivers
v0x155135e70_0 .net "out_h", 0 0, L_0x1550cdc30;  1 drivers
v0x155135f30_0 .net "out_l", 0 0, L_0x1550cd690;  1 drivers
v0x155136000_0 .net "out_vh", 0 0, L_0x1550cd900;  1 drivers
v0x1551360b0_0 .net "out_vl", 0 0, L_0x1550cd110;  1 drivers
L_0x1550cdf50 .concat [ 1 1 0 0], L_0x1550cdc30, L_0x1580894e0;
L_0x1550ce070 .concat [ 1 1 0 0], L_0x1550cd690, L_0x1550cd110;
L_0x1550ce1b0 .functor MUXZ 2, L_0x1550ce070, L_0x1550cdf50, L_0x1550cd900, C4<>;
S_0x1551342d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155134110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155133fc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155134000 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155134d00_0 .net "in", 1 0, L_0x1550cdd80;  1 drivers
v0x155134dc0_0 .net "out", 0 0, L_0x1550cdc30;  alias, 1 drivers
v0x155134e70_0 .net "vld", 0 0, L_0x1550cd900;  alias, 1 drivers
L_0x1550cd9b0 .part L_0x1550cdd80, 1, 1;
L_0x1550cdb90 .part L_0x1550cdd80, 0, 1;
S_0x155134650 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551342d0;
 .timescale -9 -12;
L_0x1550cdac0 .functor NOT 1, L_0x1550cd9b0, C4<0>, C4<0>, C4<0>;
L_0x1550cdc30 .functor AND 1, L_0x1550cdac0, L_0x1550cdb90, C4<1>, C4<1>;
v0x155134820_0 .net *"_ivl_2", 0 0, L_0x1550cd9b0;  1 drivers
v0x1551348e0_0 .net *"_ivl_3", 0 0, L_0x1550cdac0;  1 drivers
v0x155134980_0 .net *"_ivl_5", 0 0, L_0x1550cdb90;  1 drivers
L_0x1550cd900 .reduce/or L_0x1550cdd80;
S_0x155134a10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551342d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155134a10
v0x155134c60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155134c60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155134c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.66 ;
    %load/vec4 v0x155134c60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.67, 5;
    %load/vec4 v0x155134c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155134c60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.66;
T_27.67 ;
    %end;
S_0x155134f70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155134110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155135140 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155135180 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551359f0_0 .net "in", 1 0, L_0x1550cd7e0;  1 drivers
v0x155135ab0_0 .net "out", 0 0, L_0x1550cd690;  alias, 1 drivers
v0x155135b60_0 .net "vld", 0 0, L_0x1550cd110;  alias, 1 drivers
L_0x1550cd4a0 .part L_0x1550cd7e0, 1, 1;
L_0x1550cd5f0 .part L_0x1550cd7e0, 0, 1;
S_0x155135350 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155134f70;
 .timescale -9 -12;
L_0x1550cd540 .functor NOT 1, L_0x1550cd4a0, C4<0>, C4<0>, C4<0>;
L_0x1550cd690 .functor AND 1, L_0x1550cd540, L_0x1550cd5f0, C4<1>, C4<1>;
v0x155135510_0 .net *"_ivl_2", 0 0, L_0x1550cd4a0;  1 drivers
v0x1551355d0_0 .net *"_ivl_3", 0 0, L_0x1550cd540;  1 drivers
v0x155135670_0 .net *"_ivl_5", 0 0, L_0x1550cd5f0;  1 drivers
L_0x1550cd110 .reduce/or L_0x1550cd7e0;
S_0x155135700 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155134f70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155135700
v0x155135950_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155135950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155135950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.68 ;
    %load/vec4 v0x155135950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.69, 5;
    %load/vec4 v0x155135950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155135950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.68;
T_28.69 ;
    %end;
S_0x155136160 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155133d30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155136160
v0x1551363b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1551363b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551363b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.70 ;
    %load/vec4 v0x1551363b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.71, 5;
    %load/vec4 v0x1551363b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551363b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.70;
T_29.71 ;
    %end;
S_0x155136bd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155130e40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155136bd0
v0x155136e20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155136e20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155136e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.72 ;
    %load/vec4 v0x155136e20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.73, 5;
    %load/vec4 v0x155136e20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155136e20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.72;
T_30.73 ;
    %end;
S_0x155137640 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15512a5f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155137640
v0x155137890_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x155137890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155137890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.74 ;
    %load/vec4 v0x155137890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.75, 5;
    %load/vec4 v0x155137890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155137890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.74;
T_31.75 ;
    %end;
S_0x1551380b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15511cb30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551380b0
v0x155138300_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x155138300_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155138300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.76 ;
    %load/vec4 v0x155138300_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.77, 5;
    %load/vec4 v0x155138300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155138300_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.76;
T_32.77 ;
    %end;
S_0x155138620 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15511c790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155138620
v0x155138880_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x155138880_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155138880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.78 ;
    %load/vec4 v0x155138880_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.79, 5;
    %load/vec4 v0x155138880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155138880_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.78;
T_33.79 ;
    %end;
S_0x155138b90 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x155115a70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155138b90
v0x155138e00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x155138e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155138e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.80 ;
    %load/vec4 v0x155138e00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.81, 5;
    %load/vec4 v0x155138e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155138e00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.80;
T_34.81 ;
    %end;
S_0x155138eb0 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15511c090 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x158089ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155139740_0 .net/2u *"_ivl_0", 0 0, L_0x158089ac8;  1 drivers
L_0x158089b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155139800_0 .net/2u *"_ivl_4", 0 0, L_0x158089b10;  1 drivers
v0x1551398a0_0 .net "a", 7 0, L_0x1550d9e80;  1 drivers
v0x155139950_0 .net "ain", 8 0, L_0x1550d9ac0;  1 drivers
v0x155139a10_0 .net "b", 7 0, L_0x1550d9940;  1 drivers
v0x155139af0_0 .net "bin", 8 0, L_0x1550d9be0;  1 drivers
v0x155139b90_0 .net "c", 8 0, L_0x1550d9d00;  alias, 1 drivers
L_0x1550d9ac0 .concat [ 8 1 0 0], L_0x1550d9e80, L_0x158089ac8;
L_0x1550d9be0 .concat [ 8 1 0 0], L_0x1550d9940, L_0x158089b10;
S_0x155139260 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x155138eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x155139430 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x155139130_0 .net "a", 8 0, L_0x1550d9ac0;  alias, 1 drivers
v0x155139580_0 .net "b", 8 0, L_0x1550d9be0;  alias, 1 drivers
v0x155139630_0 .net "c", 8 0, L_0x1550d9d00;  alias, 1 drivers
L_0x1550d9d00 .arith/sub 9, L_0x1550d9ac0, L_0x1550d9be0;
S_0x155139c80 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x155139e40 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x158088fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155139fb0_0 .net/2u *"_ivl_0", 0 0, L_0x158088fd0;  1 drivers
v0x15513a070_0 .net *"_ivl_11", 5 0, L_0x1550ca030;  1 drivers
v0x15513a110_0 .net *"_ivl_2", 5 0, L_0x1550c9e70;  1 drivers
L_0x158089018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15513a1a0_0 .net/2u *"_ivl_4", 0 0, L_0x158089018;  1 drivers
v0x15513a230_0 .net *"_ivl_6", 5 0, L_0x1550c9f10;  1 drivers
L_0x158089060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x15513a300_0 .net *"_ivl_8", 5 0, L_0x158089060;  1 drivers
v0x15513a3b0_0 .net "rc", 0 0, L_0x1550c94d0;  alias, 1 drivers
v0x15513a450_0 .net "regime", 4 0, L_0x1550c9180;  alias, 1 drivers
v0x15513a500_0 .net "regime_N", 5 0, L_0x1550ca110;  alias, 1 drivers
L_0x1550c9e70 .concat [ 5 1 0 0], L_0x1550c9180, L_0x158088fd0;
L_0x1550c9f10 .concat [ 5 1 0 0], L_0x1550c9180, L_0x158089018;
L_0x1550ca030 .arith/sub 6, L_0x158089060, L_0x1550c9f10;
L_0x1550ca110 .functor MUXZ 6, L_0x1550ca030, L_0x1550c9e70, L_0x1550c94d0, C4<>;
S_0x15513a660 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x15513a2c0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x1580890a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15513a950_0 .net/2u *"_ivl_0", 0 0, L_0x1580890a8;  1 drivers
v0x15513aa10_0 .net *"_ivl_11", 5 0, L_0x1550ca490;  1 drivers
v0x15513aab0_0 .net *"_ivl_2", 5 0, L_0x1550ca270;  1 drivers
L_0x1580890f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15513ab40_0 .net/2u *"_ivl_4", 0 0, L_0x1580890f0;  1 drivers
v0x15513abd0_0 .net *"_ivl_6", 5 0, L_0x1550ca350;  1 drivers
L_0x158089138 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x15513aca0_0 .net *"_ivl_8", 5 0, L_0x158089138;  1 drivers
v0x15513ad50_0 .net "rc", 0 0, L_0x1550c9640;  alias, 1 drivers
v0x15513adf0_0 .net "regime", 4 0, L_0x1550c9840;  alias, 1 drivers
v0x15513aea0_0 .net "regime_N", 5 0, L_0x1550ca5f0;  alias, 1 drivers
L_0x1550ca270 .concat [ 5 1 0 0], L_0x1550c9840, L_0x1580890a8;
L_0x1550ca350 .concat [ 5 1 0 0], L_0x1550c9840, L_0x1580890f0;
L_0x1550ca490 .arith/sub 6, L_0x158089138, L_0x1550ca350;
L_0x1550ca5f0 .functor MUXZ 6, L_0x1550ca490, L_0x1550ca270, L_0x1550c9640, C4<>;
S_0x15513b000 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x15513ac60 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x15513b200_0 .net *"_ivl_0", 8 0, L_0x1550d99e0;  1 drivers
L_0x158089ba0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15513b340_0 .net *"_ivl_3", 7 0, L_0x158089ba0;  1 drivers
v0x15513b3f0_0 .net "a", 8 0, L_0x1550d9d00;  alias, 1 drivers
v0x15513b4e0_0 .net "c", 8 0, L_0x1550da1c0;  alias, 1 drivers
v0x15513b590_0 .net "mant_ovf", 0 0, L_0x1550da340;  1 drivers
L_0x1550d99e0 .concat [ 1 8 0 0], L_0x1550da340, L_0x158089ba0;
L_0x1550da1c0 .arith/sum 9, L_0x1550d9d00, L_0x1550d99e0;
S_0x15513b680 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x15513b840 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x15513d420_0 .net "a", 31 0, L_0x1550acb60;  alias, 1 drivers
v0x15513d510_0 .net "b", 31 0, L_0x1550cc500;  alias, 1 drivers
v0x15513d5a0_0 .net "c", 32 0, L_0x1550ccc10;  alias, 1 drivers
v0x15513d630_0 .net "c_add", 32 0, L_0x1550cc7f0;  1 drivers
v0x15513d710_0 .net "c_sub", 32 0, L_0x1550ccb10;  1 drivers
v0x15513d820_0 .net "op", 0 0, L_0x1550c9320;  alias, 1 drivers
L_0x1550ccc10 .functor MUXZ 33, L_0x1550ccb10, L_0x1550cc7f0, L_0x1550c9320, C4<>;
S_0x15513b9c0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x15513b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15513bb90 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1580893c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15513c180_0 .net/2u *"_ivl_0", 0 0, L_0x1580893c0;  1 drivers
L_0x158089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15513c240_0 .net/2u *"_ivl_4", 0 0, L_0x158089408;  1 drivers
v0x15513c2e0_0 .net "a", 31 0, L_0x1550acb60;  alias, 1 drivers
v0x15513c390_0 .net "ain", 32 0, L_0x1550cc5b0;  1 drivers
v0x15513c450_0 .net "b", 31 0, L_0x1550cc500;  alias, 1 drivers
v0x15513c520_0 .net "bin", 32 0, L_0x1550cc6d0;  1 drivers
v0x15513c5d0_0 .net "c", 32 0, L_0x1550cc7f0;  alias, 1 drivers
L_0x1550cc5b0 .concat [ 32 1 0 0], L_0x1550acb60, L_0x1580893c0;
L_0x1550cc6d0 .concat [ 32 1 0 0], L_0x1550cc500, L_0x158089408;
S_0x15513bca0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15513b9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15513be70 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x15513bf80_0 .net "a", 32 0, L_0x1550cc5b0;  alias, 1 drivers
v0x15513c040_0 .net "b", 32 0, L_0x1550cc6d0;  alias, 1 drivers
v0x15513c0e0_0 .net "c", 32 0, L_0x1550cc7f0;  alias, 1 drivers
L_0x1550cc7f0 .arith/sum 33, L_0x1550cc5b0, L_0x1550cc6d0;
S_0x15513c6c0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x15513b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15513c890 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x158089450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15513ced0_0 .net/2u *"_ivl_0", 0 0, L_0x158089450;  1 drivers
L_0x158089498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15513cf90_0 .net/2u *"_ivl_4", 0 0, L_0x158089498;  1 drivers
v0x15513d030_0 .net "a", 31 0, L_0x1550acb60;  alias, 1 drivers
v0x15513d100_0 .net "ain", 32 0, L_0x1550cc8f0;  1 drivers
v0x15513d1b0_0 .net "b", 31 0, L_0x1550cc500;  alias, 1 drivers
v0x15513d2c0_0 .net "bin", 32 0, L_0x1550cca30;  1 drivers
v0x15513d350_0 .net "c", 32 0, L_0x1550ccb10;  alias, 1 drivers
L_0x1550cc8f0 .concat [ 32 1 0 0], L_0x1550acb60, L_0x158089450;
L_0x1550cca30 .concat [ 32 1 0 0], L_0x1550cc500, L_0x158089498;
S_0x15513ca00 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15513c6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15513cbc0 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x15513ccd0_0 .net "a", 32 0, L_0x1550cc8f0;  alias, 1 drivers
v0x15513cd90_0 .net "b", 32 0, L_0x1550cca30;  alias, 1 drivers
v0x15513ce30_0 .net "c", 32 0, L_0x1550ccb10;  alias, 1 drivers
L_0x1550ccb10 .arith/sub 33, L_0x1550cc8f0, L_0x1550cca30;
S_0x15513d8d0 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15513da90 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x158089e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15513e0e0_0 .net/2u *"_ivl_0", 0 0, L_0x158089e70;  1 drivers
L_0x158089eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15513e1a0_0 .net/2u *"_ivl_4", 0 0, L_0x158089eb8;  1 drivers
v0x15513e240_0 .net "a", 31 0, L_0x1550dd950;  1 drivers
v0x15513e2f0_0 .net "ain", 32 0, L_0x1550dcbf0;  1 drivers
v0x15513e3b0_0 .net "b", 31 0, L_0x1550dd410;  alias, 1 drivers
v0x15513e490_0 .net "bin", 32 0, L_0x1550dd770;  1 drivers
v0x15513e530_0 .net "c", 32 0, L_0x1550dd850;  alias, 1 drivers
L_0x1550dcbf0 .concat [ 32 1 0 0], L_0x1550dd950, L_0x158089e70;
L_0x1550dd770 .concat [ 32 1 0 0], L_0x1550dd410, L_0x158089eb8;
S_0x15513dc00 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15513d8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15513ddd0 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x15513dee0_0 .net "a", 32 0, L_0x1550dcbf0;  alias, 1 drivers
v0x15513dfa0_0 .net "b", 32 0, L_0x1550dd770;  alias, 1 drivers
v0x15513e040_0 .net "c", 32 0, L_0x1550dd850;  alias, 1 drivers
L_0x1550dd850 .arith/sum 33, L_0x1550dcbf0, L_0x1550dd770;
S_0x15513e620 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x15513e7e0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x15513e820 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x15513e860 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x1550aec60 .functor BUFZ 32, L_0x1550ae850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1550aedb0 .functor NOT 32, L_0x1550aec60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158088688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1550b9bf0 .functor XOR 1, L_0x1550aecd0, L_0x158088688, C4<0>, C4<0>;
v0x15515d0b0_0 .net/2u *"_ivl_10", 0 0, L_0x158088688;  1 drivers
v0x15515d160_0 .net *"_ivl_12", 0 0, L_0x1550b9bf0;  1 drivers
L_0x1580886d0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x15515d210_0 .net/2u *"_ivl_16", 4 0, L_0x1580886d0;  1 drivers
v0x15515d2d0_0 .net *"_ivl_18", 4 0, L_0x1550b9ea0;  1 drivers
v0x15515d380_0 .net *"_ivl_23", 29 0, L_0x1550bb720;  1 drivers
L_0x158088880 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15515d470_0 .net/2u *"_ivl_24", 1 0, L_0x158088880;  1 drivers
v0x15515d520_0 .net *"_ivl_4", 31 0, L_0x1550aedb0;  1 drivers
v0x15515d5d0_0 .net *"_ivl_9", 30 0, L_0x1550b9b10;  1 drivers
v0x15515d680_0 .net "exp", 1 0, L_0x1550bb920;  alias, 1 drivers
v0x15515d790_0 .net "in", 31 0, L_0x1550ae850;  alias, 1 drivers
v0x15515d840_0 .net "k", 4 0, L_0x1550b9950;  1 drivers
v0x15515d8e0_0 .net "mant", 29 0, L_0x1550bba50;  alias, 1 drivers
v0x15515d990_0 .net "rc", 0 0, L_0x1550aecd0;  alias, 1 drivers
v0x15515da30_0 .net "regime", 4 0, L_0x1550b9fe0;  alias, 1 drivers
v0x15515dae0_0 .net "xin", 31 0, L_0x1550aec60;  1 drivers
v0x15515db90_0 .net "xin_r", 31 0, L_0x1550aee20;  1 drivers
v0x15515dc40_0 .net "xin_tmp", 31 0, L_0x1550bb630;  1 drivers
L_0x1550aecd0 .part L_0x1550aec60, 30, 1;
L_0x1550aee20 .functor MUXZ 32, L_0x1550aec60, L_0x1550aedb0, L_0x1550aecd0, C4<>;
L_0x1550b9b10 .part L_0x1550aee20, 0, 31;
L_0x1550b9d20 .concat [ 1 31 0 0], L_0x1550b9bf0, L_0x1550b9b10;
L_0x1550b9ea0 .arith/sub 5, L_0x1550b9950, L_0x1580886d0;
L_0x1550b9fe0 .functor MUXZ 5, L_0x1550b9950, L_0x1550b9ea0, L_0x1550aecd0, C4<>;
L_0x1550bb720 .part L_0x1550aec60, 0, 30;
L_0x1550bb800 .concat [ 2 30 0 0], L_0x158088880, L_0x1550bb720;
L_0x1550bb920 .part L_0x1550bb630, 30, 2;
L_0x1550bba50 .part L_0x1550bb630, 0, 30;
S_0x15513ea50 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15513e620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15513ea50
v0x15513ece0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x15513ece0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15513ece0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.82 ;
    %load/vec4 v0x15513ece0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.83, 5;
    %load/vec4 v0x15513ece0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15513ece0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.82;
T_35.83 ;
    %end;
S_0x15513ed90 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15513e620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x15513ef60 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x15513efa0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x1550bb630 .functor BUFZ 32, L_0x1550bb080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155140620_0 .net *"_ivl_11", 0 0, L_0x158088838;  1 drivers
v0x1551406e0_0 .net *"_ivl_6", 0 0, L_0x1550bb1a0;  1 drivers
v0x155140790_0 .net *"_ivl_7", 31 0, L_0x1550bb330;  1 drivers
v0x155140850_0 .net *"_ivl_9", 30 0, L_0x1550bb270;  1 drivers
v0x155140900_0 .net "a", 31 0, L_0x1550bb800;  1 drivers
v0x1551409f0_0 .net "b", 4 0, L_0x1550b9950;  alias, 1 drivers
v0x155140aa0_0 .net "c", 31 0, L_0x1550bb630;  alias, 1 drivers
v0x155140b50 .array "tmp", 0 4;
v0x155140b50_0 .net v0x155140b50 0, 31 0, L_0x1550bb4d0; 1 drivers
v0x155140b50_1 .net v0x155140b50 1, 31 0, L_0x1550ba3a0; 1 drivers
v0x155140b50_2 .net v0x155140b50 2, 31 0, L_0x1550ba860; 1 drivers
v0x155140b50_3 .net v0x155140b50 3, 31 0, L_0x1550bac80; 1 drivers
v0x155140b50_4 .net v0x155140b50 4, 31 0, L_0x1550bb080; 1 drivers
L_0x1550ba100 .part L_0x1550b9950, 1, 1;
L_0x1550ba500 .part L_0x1550b9950, 2, 1;
L_0x1550ba980 .part L_0x1550b9950, 3, 1;
L_0x1550bada0 .part L_0x1550b9950, 4, 1;
L_0x1550bb1a0 .part L_0x1550b9950, 0, 1;
L_0x1550bb270 .part L_0x1550bb800, 0, 31;
L_0x1550bb330 .concat [ 1 31 0 0], L_0x158088838, L_0x1550bb270;
L_0x1550bb4d0 .functor MUXZ 32, L_0x1550bb800, L_0x1550bb330, L_0x1550bb1a0, C4<>;
S_0x15513f190 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15513ed90;
 .timescale -9 -12;
P_0x15513f360 .param/l "i" 1 4 296, +C4<01>;
v0x15513f400_0 .net *"_ivl_1", 0 0, L_0x1550ba100;  1 drivers
v0x15513f490_0 .net *"_ivl_3", 31 0, L_0x1550ba240;  1 drivers
v0x15513f520_0 .net *"_ivl_5", 29 0, L_0x1550ba1a0;  1 drivers
L_0x158088718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15513f5b0_0 .net *"_ivl_7", 1 0, L_0x158088718;  1 drivers
L_0x1550ba1a0 .part L_0x1550bb4d0, 0, 30;
L_0x1550ba240 .concat [ 2 30 0 0], L_0x158088718, L_0x1550ba1a0;
L_0x1550ba3a0 .functor MUXZ 32, L_0x1550bb4d0, L_0x1550ba240, L_0x1550ba100, C4<>;
S_0x15513f650 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15513ed90;
 .timescale -9 -12;
P_0x15513f830 .param/l "i" 1 4 296, +C4<010>;
v0x15513f8c0_0 .net *"_ivl_1", 0 0, L_0x1550ba500;  1 drivers
v0x15513f970_0 .net *"_ivl_3", 31 0, L_0x1550ba780;  1 drivers
v0x15513fa20_0 .net *"_ivl_5", 27 0, L_0x1550ba6a0;  1 drivers
L_0x158088760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15513fae0_0 .net *"_ivl_7", 3 0, L_0x158088760;  1 drivers
L_0x1550ba6a0 .part L_0x1550ba3a0, 0, 28;
L_0x1550ba780 .concat [ 4 28 0 0], L_0x158088760, L_0x1550ba6a0;
L_0x1550ba860 .functor MUXZ 32, L_0x1550ba3a0, L_0x1550ba780, L_0x1550ba500, C4<>;
S_0x15513fb90 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15513ed90;
 .timescale -9 -12;
P_0x15513fd80 .param/l "i" 1 4 296, +C4<011>;
v0x15513fe10_0 .net *"_ivl_1", 0 0, L_0x1550ba980;  1 drivers
v0x15513fec0_0 .net *"_ivl_3", 31 0, L_0x1550bab20;  1 drivers
v0x15513ff70_0 .net *"_ivl_5", 23 0, L_0x1550baa20;  1 drivers
L_0x1580887a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x155140030_0 .net *"_ivl_7", 7 0, L_0x1580887a8;  1 drivers
L_0x1550baa20 .part L_0x1550ba860, 0, 24;
L_0x1550bab20 .concat [ 8 24 0 0], L_0x1580887a8, L_0x1550baa20;
L_0x1550bac80 .functor MUXZ 32, L_0x1550ba860, L_0x1550bab20, L_0x1550ba980, C4<>;
S_0x1551400e0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x15513ed90;
 .timescale -9 -12;
P_0x1551402b0 .param/l "i" 1 4 296, +C4<0100>;
v0x155140350_0 .net *"_ivl_1", 0 0, L_0x1550bada0;  1 drivers
v0x155140400_0 .net *"_ivl_3", 31 0, L_0x1550baf20;  1 drivers
v0x1551404b0_0 .net *"_ivl_5", 15 0, L_0x1550bae40;  1 drivers
L_0x1580887f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155140570_0 .net *"_ivl_7", 15 0, L_0x1580887f0;  1 drivers
L_0x1550bae40 .part L_0x1550bac80, 0, 16;
L_0x1550baf20 .concat [ 16 16 0 0], L_0x1580887f0, L_0x1550bae40;
L_0x1550bb080 .functor MUXZ 32, L_0x1550bac80, L_0x1550baf20, L_0x1550bada0, C4<>;
S_0x155140ca0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15513e620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x155140e60 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x155140ea0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x15515ce50_0 .net "in", 31 0, L_0x1550b9d20;  1 drivers
v0x15515cf20_0 .net "out", 4 0, L_0x1550b9950;  alias, 1 drivers
v0x15515cff0_0 .net "vld", 0 0, L_0x1550b9620;  1 drivers
S_0x155141050 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x155140ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155140f20 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x155140f60 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x15515c8d0_0 .net "in", 31 0, L_0x1550b9d20;  alias, 1 drivers
v0x15515c990_0 .net "out", 4 0, L_0x1550b9950;  alias, 1 drivers
v0x15515ca50_0 .net "vld", 0 0, L_0x1550b9620;  alias, 1 drivers
L_0x1550b4150 .part L_0x1550b9d20, 0, 16;
L_0x1550b9580 .part L_0x1550b9d20, 16, 16;
S_0x1551413d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155141050;
 .timescale -9 -12;
L_0x1550b9620 .functor OR 1, L_0x1550b3cc0, L_0x1550b90f0, C4<0>, C4<0>;
L_0x158088640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15515c0d0_0 .net/2u *"_ivl_4", 0 0, L_0x158088640;  1 drivers
v0x15515c190_0 .net *"_ivl_6", 4 0, L_0x1550b96f0;  1 drivers
v0x15515c230_0 .net *"_ivl_8", 4 0, L_0x1550b9810;  1 drivers
v0x15515c2e0_0 .net "out_h", 3 0, L_0x1550b9400;  1 drivers
v0x15515c3a0_0 .net "out_l", 3 0, L_0x1550b3fd0;  1 drivers
v0x15515c470_0 .net "out_vh", 0 0, L_0x1550b90f0;  1 drivers
v0x15515c520_0 .net "out_vl", 0 0, L_0x1550b3cc0;  1 drivers
L_0x1550b96f0 .concat [ 4 1 0 0], L_0x1550b9400, L_0x158088640;
L_0x1550b9810 .concat [ 4 1 0 0], L_0x1550b3fd0, L_0x1550b3cc0;
L_0x1550b9950 .functor MUXZ 5, L_0x1550b9810, L_0x1550b96f0, L_0x1550b90f0, C4<>;
S_0x1551415a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551413d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155141260 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x1551412a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15514e8a0_0 .net "in", 15 0, L_0x1550b9580;  1 drivers
v0x15514e960_0 .net "out", 3 0, L_0x1550b9400;  alias, 1 drivers
v0x15514ea10_0 .net "vld", 0 0, L_0x1550b90f0;  alias, 1 drivers
L_0x1550b6900 .part L_0x1550b9580, 0, 8;
L_0x1550b9010 .part L_0x1550b9580, 8, 8;
S_0x155141920 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551415a0;
 .timescale -9 -12;
L_0x1550b90f0 .functor OR 1, L_0x1550b6470, L_0x1550b8b80, C4<0>, C4<0>;
L_0x1580885f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15514e0a0_0 .net/2u *"_ivl_4", 0 0, L_0x1580885f8;  1 drivers
v0x15514e160_0 .net *"_ivl_6", 3 0, L_0x1550b91a0;  1 drivers
v0x15514e200_0 .net *"_ivl_8", 3 0, L_0x1550b92c0;  1 drivers
v0x15514e2b0_0 .net "out_h", 2 0, L_0x1550b8e90;  1 drivers
v0x15514e370_0 .net "out_l", 2 0, L_0x1550b6780;  1 drivers
v0x15514e440_0 .net "out_vh", 0 0, L_0x1550b8b80;  1 drivers
v0x15514e4f0_0 .net "out_vl", 0 0, L_0x1550b6470;  1 drivers
L_0x1550b91a0 .concat [ 3 1 0 0], L_0x1550b8e90, L_0x1580885f8;
L_0x1550b92c0 .concat [ 3 1 0 0], L_0x1550b6780, L_0x1550b6470;
L_0x1550b9400 .functor MUXZ 4, L_0x1550b92c0, L_0x1550b91a0, L_0x1550b8b80, C4<>;
S_0x155141af0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155141920;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551417b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1551417f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155147b30_0 .net "in", 7 0, L_0x1550b9010;  1 drivers
v0x155147bf0_0 .net "out", 2 0, L_0x1550b8e90;  alias, 1 drivers
v0x155147ca0_0 .net "vld", 0 0, L_0x1550b8b80;  alias, 1 drivers
L_0x1550b79d0 .part L_0x1550b9010, 0, 4;
L_0x1550b8aa0 .part L_0x1550b9010, 4, 4;
S_0x155141e70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155141af0;
 .timescale -9 -12;
L_0x1550b8b80 .functor OR 1, L_0x1550b7540, L_0x1550b8610, C4<0>, C4<0>;
L_0x1580885b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155147330_0 .net/2u *"_ivl_4", 0 0, L_0x1580885b0;  1 drivers
v0x1551473f0_0 .net *"_ivl_6", 2 0, L_0x1550b8c30;  1 drivers
v0x155147490_0 .net *"_ivl_8", 2 0, L_0x1550b8d50;  1 drivers
v0x155147540_0 .net "out_h", 1 0, L_0x1550b8920;  1 drivers
v0x155147600_0 .net "out_l", 1 0, L_0x1550b7850;  1 drivers
v0x1551476d0_0 .net "out_vh", 0 0, L_0x1550b8610;  1 drivers
v0x155147780_0 .net "out_vl", 0 0, L_0x1550b7540;  1 drivers
L_0x1550b8c30 .concat [ 2 1 0 0], L_0x1550b8920, L_0x1580885b0;
L_0x1550b8d50 .concat [ 2 1 0 0], L_0x1550b7850, L_0x1550b7540;
L_0x1550b8e90 .functor MUXZ 3, L_0x1550b8d50, L_0x1550b8c30, L_0x1550b8610, C4<>;
S_0x155142040 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155141e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155141d00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155141d40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155144720_0 .net "in", 3 0, L_0x1550b8aa0;  1 drivers
v0x1551447e0_0 .net "out", 1 0, L_0x1550b8920;  alias, 1 drivers
v0x155144890_0 .net "vld", 0 0, L_0x1550b8610;  alias, 1 drivers
L_0x1550b7f40 .part L_0x1550b8aa0, 0, 2;
L_0x1550b84f0 .part L_0x1550b8aa0, 2, 2;
S_0x1551423c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155142040;
 .timescale -9 -12;
L_0x1550b8610 .functor OR 1, L_0x1550b7a70, L_0x1550b8060, C4<0>, C4<0>;
L_0x158088568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155143f20_0 .net/2u *"_ivl_4", 0 0, L_0x158088568;  1 drivers
v0x155143fe0_0 .net *"_ivl_6", 1 0, L_0x1550b86c0;  1 drivers
v0x155144080_0 .net *"_ivl_8", 1 0, L_0x1550b87e0;  1 drivers
v0x155144130_0 .net "out_h", 0 0, L_0x1550b83a0;  1 drivers
v0x1551441f0_0 .net "out_l", 0 0, L_0x1550b7df0;  1 drivers
v0x1551442c0_0 .net "out_vh", 0 0, L_0x1550b8060;  1 drivers
v0x155144370_0 .net "out_vl", 0 0, L_0x1550b7a70;  1 drivers
L_0x1550b86c0 .concat [ 1 1 0 0], L_0x1550b83a0, L_0x158088568;
L_0x1550b87e0 .concat [ 1 1 0 0], L_0x1550b7df0, L_0x1550b7a70;
L_0x1550b8920 .functor MUXZ 2, L_0x1550b87e0, L_0x1550b86c0, L_0x1550b8060, C4<>;
S_0x155142590 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551423c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155142250 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155142290 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155142fc0_0 .net "in", 1 0, L_0x1550b84f0;  1 drivers
v0x155143080_0 .net "out", 0 0, L_0x1550b83a0;  alias, 1 drivers
v0x155143130_0 .net "vld", 0 0, L_0x1550b8060;  alias, 1 drivers
L_0x1550b8120 .part L_0x1550b84f0, 1, 1;
L_0x1550b8300 .part L_0x1550b84f0, 0, 1;
S_0x155142910 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155142590;
 .timescale -9 -12;
L_0x1550b8230 .functor NOT 1, L_0x1550b8120, C4<0>, C4<0>, C4<0>;
L_0x1550b83a0 .functor AND 1, L_0x1550b8230, L_0x1550b8300, C4<1>, C4<1>;
v0x155142ae0_0 .net *"_ivl_2", 0 0, L_0x1550b8120;  1 drivers
v0x155142ba0_0 .net *"_ivl_3", 0 0, L_0x1550b8230;  1 drivers
v0x155142c40_0 .net *"_ivl_5", 0 0, L_0x1550b8300;  1 drivers
L_0x1550b8060 .reduce/or L_0x1550b84f0;
S_0x155142cd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155142590;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155142cd0
v0x155142f20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155142f20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155142f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.84 ;
    %load/vec4 v0x155142f20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.85, 5;
    %load/vec4 v0x155142f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155142f20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.84;
T_36.85 ;
    %end;
S_0x155143230 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551423c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155143400 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155143440 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155143cb0_0 .net "in", 1 0, L_0x1550b7f40;  1 drivers
v0x155143d70_0 .net "out", 0 0, L_0x1550b7df0;  alias, 1 drivers
v0x155143e20_0 .net "vld", 0 0, L_0x1550b7a70;  alias, 1 drivers
L_0x1550b7b70 .part L_0x1550b7f40, 1, 1;
L_0x1550b7d50 .part L_0x1550b7f40, 0, 1;
S_0x155143610 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155143230;
 .timescale -9 -12;
L_0x1550b7c80 .functor NOT 1, L_0x1550b7b70, C4<0>, C4<0>, C4<0>;
L_0x1550b7df0 .functor AND 1, L_0x1550b7c80, L_0x1550b7d50, C4<1>, C4<1>;
v0x1551437d0_0 .net *"_ivl_2", 0 0, L_0x1550b7b70;  1 drivers
v0x155143890_0 .net *"_ivl_3", 0 0, L_0x1550b7c80;  1 drivers
v0x155143930_0 .net *"_ivl_5", 0 0, L_0x1550b7d50;  1 drivers
L_0x1550b7a70 .reduce/or L_0x1550b7f40;
S_0x1551439c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155143230;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551439c0
v0x155143c10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155143c10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155143c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.86 ;
    %load/vec4 v0x155143c10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.87, 5;
    %load/vec4 v0x155143c10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155143c10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.86;
T_37.87 ;
    %end;
S_0x155144420 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155142040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155144420
v0x155144670_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155144670_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155144670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.88 ;
    %load/vec4 v0x155144670_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.89, 5;
    %load/vec4 v0x155144670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155144670_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.88;
T_38.89 ;
    %end;
S_0x155144990 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155141e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155144b60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155144ba0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1551470c0_0 .net "in", 3 0, L_0x1550b79d0;  1 drivers
v0x155147180_0 .net "out", 1 0, L_0x1550b7850;  alias, 1 drivers
v0x155147230_0 .net "vld", 0 0, L_0x1550b7540;  alias, 1 drivers
L_0x1550b6e70 .part L_0x1550b79d0, 0, 2;
L_0x1550b7420 .part L_0x1550b79d0, 2, 2;
S_0x155144d70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155144990;
 .timescale -9 -12;
L_0x1550b7540 .functor OR 1, L_0x1550b69a0, L_0x1550b6f90, C4<0>, C4<0>;
L_0x158088520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551468c0_0 .net/2u *"_ivl_4", 0 0, L_0x158088520;  1 drivers
v0x155146980_0 .net *"_ivl_6", 1 0, L_0x1550b75f0;  1 drivers
v0x155146a20_0 .net *"_ivl_8", 1 0, L_0x1550b7710;  1 drivers
v0x155146ad0_0 .net "out_h", 0 0, L_0x1550b72d0;  1 drivers
v0x155146b90_0 .net "out_l", 0 0, L_0x1550b6d20;  1 drivers
v0x155146c60_0 .net "out_vh", 0 0, L_0x1550b6f90;  1 drivers
v0x155146d10_0 .net "out_vl", 0 0, L_0x1550b69a0;  1 drivers
L_0x1550b75f0 .concat [ 1 1 0 0], L_0x1550b72d0, L_0x158088520;
L_0x1550b7710 .concat [ 1 1 0 0], L_0x1550b6d20, L_0x1550b69a0;
L_0x1550b7850 .functor MUXZ 2, L_0x1550b7710, L_0x1550b75f0, L_0x1550b6f90, C4<>;
S_0x155144f30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155144d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155144c20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155144c60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155145960_0 .net "in", 1 0, L_0x1550b7420;  1 drivers
v0x155145a20_0 .net "out", 0 0, L_0x1550b72d0;  alias, 1 drivers
v0x155145ad0_0 .net "vld", 0 0, L_0x1550b6f90;  alias, 1 drivers
L_0x1550b7050 .part L_0x1550b7420, 1, 1;
L_0x1550b7230 .part L_0x1550b7420, 0, 1;
S_0x1551452b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155144f30;
 .timescale -9 -12;
L_0x1550b7160 .functor NOT 1, L_0x1550b7050, C4<0>, C4<0>, C4<0>;
L_0x1550b72d0 .functor AND 1, L_0x1550b7160, L_0x1550b7230, C4<1>, C4<1>;
v0x155145480_0 .net *"_ivl_2", 0 0, L_0x1550b7050;  1 drivers
v0x155145540_0 .net *"_ivl_3", 0 0, L_0x1550b7160;  1 drivers
v0x1551455e0_0 .net *"_ivl_5", 0 0, L_0x1550b7230;  1 drivers
L_0x1550b6f90 .reduce/or L_0x1550b7420;
S_0x155145670 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155144f30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155145670
v0x1551458c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1551458c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551458c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.90 ;
    %load/vec4 v0x1551458c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.91, 5;
    %load/vec4 v0x1551458c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551458c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.90;
T_39.91 ;
    %end;
S_0x155145bd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155144d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155145da0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155145de0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155146650_0 .net "in", 1 0, L_0x1550b6e70;  1 drivers
v0x155146710_0 .net "out", 0 0, L_0x1550b6d20;  alias, 1 drivers
v0x1551467c0_0 .net "vld", 0 0, L_0x1550b69a0;  alias, 1 drivers
L_0x1550b6aa0 .part L_0x1550b6e70, 1, 1;
L_0x1550b6c80 .part L_0x1550b6e70, 0, 1;
S_0x155145fb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155145bd0;
 .timescale -9 -12;
L_0x1550b6bb0 .functor NOT 1, L_0x1550b6aa0, C4<0>, C4<0>, C4<0>;
L_0x1550b6d20 .functor AND 1, L_0x1550b6bb0, L_0x1550b6c80, C4<1>, C4<1>;
v0x155146170_0 .net *"_ivl_2", 0 0, L_0x1550b6aa0;  1 drivers
v0x155146230_0 .net *"_ivl_3", 0 0, L_0x1550b6bb0;  1 drivers
v0x1551462d0_0 .net *"_ivl_5", 0 0, L_0x1550b6c80;  1 drivers
L_0x1550b69a0 .reduce/or L_0x1550b6e70;
S_0x155146360 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155145bd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155146360
v0x1551465b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1551465b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551465b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.92 ;
    %load/vec4 v0x1551465b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.93, 5;
    %load/vec4 v0x1551465b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551465b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.92;
T_40.93 ;
    %end;
S_0x155146dc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155144990;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155146dc0
v0x155147010_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155147010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155147010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.94 ;
    %load/vec4 v0x155147010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.95, 5;
    %load/vec4 v0x155147010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155147010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.94;
T_41.95 ;
    %end;
S_0x155147830 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155141af0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155147830
v0x155147a80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155147a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155147a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.96 ;
    %load/vec4 v0x155147a80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.97, 5;
    %load/vec4 v0x155147a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155147a80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.96;
T_42.97 ;
    %end;
S_0x155147da0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155141920;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155147f70 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155147fb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15514de30_0 .net "in", 7 0, L_0x1550b6900;  1 drivers
v0x15514def0_0 .net "out", 2 0, L_0x1550b6780;  alias, 1 drivers
v0x15514dfa0_0 .net "vld", 0 0, L_0x1550b6470;  alias, 1 drivers
L_0x1550b5240 .part L_0x1550b6900, 0, 4;
L_0x1550b6390 .part L_0x1550b6900, 4, 4;
S_0x155148180 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155147da0;
 .timescale -9 -12;
L_0x1550b6470 .functor OR 1, L_0x1550b4db0, L_0x1550b5e80, C4<0>, C4<0>;
L_0x1580884d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15514d630_0 .net/2u *"_ivl_4", 0 0, L_0x1580884d8;  1 drivers
v0x15514d6f0_0 .net *"_ivl_6", 2 0, L_0x1550b6520;  1 drivers
v0x15514d790_0 .net *"_ivl_8", 2 0, L_0x1550b6640;  1 drivers
v0x15514d840_0 .net "out_h", 1 0, L_0x1550b6270;  1 drivers
v0x15514d900_0 .net "out_l", 1 0, L_0x1550b50c0;  1 drivers
v0x15514d9d0_0 .net "out_vh", 0 0, L_0x1550b5e80;  1 drivers
v0x15514da80_0 .net "out_vl", 0 0, L_0x1550b4db0;  1 drivers
L_0x1550b6520 .concat [ 2 1 0 0], L_0x1550b6270, L_0x1580884d8;
L_0x1550b6640 .concat [ 2 1 0 0], L_0x1550b50c0, L_0x1550b4db0;
L_0x1550b6780 .functor MUXZ 3, L_0x1550b6640, L_0x1550b6520, L_0x1550b5e80, C4<>;
S_0x155148340 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155148180;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155148030 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155148070 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15514aa20_0 .net "in", 3 0, L_0x1550b6390;  1 drivers
v0x15514aae0_0 .net "out", 1 0, L_0x1550b6270;  alias, 1 drivers
v0x15514ab90_0 .net "vld", 0 0, L_0x1550b5e80;  alias, 1 drivers
L_0x1550b57b0 .part L_0x1550b6390, 0, 2;
L_0x1550b5d60 .part L_0x1550b6390, 2, 2;
S_0x1551486c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155148340;
 .timescale -9 -12;
L_0x1550b5e80 .functor OR 1, L_0x1550b52e0, L_0x1550b58d0, C4<0>, C4<0>;
L_0x158088490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15514a220_0 .net/2u *"_ivl_4", 0 0, L_0x158088490;  1 drivers
v0x15514a2e0_0 .net *"_ivl_6", 1 0, L_0x1550b6030;  1 drivers
v0x15514a380_0 .net *"_ivl_8", 1 0, L_0x1550b6150;  1 drivers
v0x15514a430_0 .net "out_h", 0 0, L_0x1550b5c10;  1 drivers
v0x15514a4f0_0 .net "out_l", 0 0, L_0x1550b5660;  1 drivers
v0x15514a5c0_0 .net "out_vh", 0 0, L_0x1550b58d0;  1 drivers
v0x15514a670_0 .net "out_vl", 0 0, L_0x1550b52e0;  1 drivers
L_0x1550b6030 .concat [ 1 1 0 0], L_0x1550b5c10, L_0x158088490;
L_0x1550b6150 .concat [ 1 1 0 0], L_0x1550b5660, L_0x1550b52e0;
L_0x1550b6270 .functor MUXZ 2, L_0x1550b6150, L_0x1550b6030, L_0x1550b58d0, C4<>;
S_0x155148890 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551486c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155148550 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155148590 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551492c0_0 .net "in", 1 0, L_0x1550b5d60;  1 drivers
v0x155149380_0 .net "out", 0 0, L_0x1550b5c10;  alias, 1 drivers
v0x155149430_0 .net "vld", 0 0, L_0x1550b58d0;  alias, 1 drivers
L_0x1550b5990 .part L_0x1550b5d60, 1, 1;
L_0x1550b5b70 .part L_0x1550b5d60, 0, 1;
S_0x155148c10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155148890;
 .timescale -9 -12;
L_0x1550b5aa0 .functor NOT 1, L_0x1550b5990, C4<0>, C4<0>, C4<0>;
L_0x1550b5c10 .functor AND 1, L_0x1550b5aa0, L_0x1550b5b70, C4<1>, C4<1>;
v0x155148de0_0 .net *"_ivl_2", 0 0, L_0x1550b5990;  1 drivers
v0x155148ea0_0 .net *"_ivl_3", 0 0, L_0x1550b5aa0;  1 drivers
v0x155148f40_0 .net *"_ivl_5", 0 0, L_0x1550b5b70;  1 drivers
L_0x1550b58d0 .reduce/or L_0x1550b5d60;
S_0x155148fd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155148890;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155148fd0
v0x155149220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155149220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155149220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.98 ;
    %load/vec4 v0x155149220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.99, 5;
    %load/vec4 v0x155149220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155149220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.98;
T_43.99 ;
    %end;
S_0x155149530 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551486c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155149700 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155149740 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155149fb0_0 .net "in", 1 0, L_0x1550b57b0;  1 drivers
v0x15514a070_0 .net "out", 0 0, L_0x1550b5660;  alias, 1 drivers
v0x15514a120_0 .net "vld", 0 0, L_0x1550b52e0;  alias, 1 drivers
L_0x1550b53e0 .part L_0x1550b57b0, 1, 1;
L_0x1550b55c0 .part L_0x1550b57b0, 0, 1;
S_0x155149910 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155149530;
 .timescale -9 -12;
L_0x1550b54f0 .functor NOT 1, L_0x1550b53e0, C4<0>, C4<0>, C4<0>;
L_0x1550b5660 .functor AND 1, L_0x1550b54f0, L_0x1550b55c0, C4<1>, C4<1>;
v0x155149ad0_0 .net *"_ivl_2", 0 0, L_0x1550b53e0;  1 drivers
v0x155149b90_0 .net *"_ivl_3", 0 0, L_0x1550b54f0;  1 drivers
v0x155149c30_0 .net *"_ivl_5", 0 0, L_0x1550b55c0;  1 drivers
L_0x1550b52e0 .reduce/or L_0x1550b57b0;
S_0x155149cc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155149530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155149cc0
v0x155149f10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155149f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155149f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.100 ;
    %load/vec4 v0x155149f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.101, 5;
    %load/vec4 v0x155149f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155149f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.100;
T_44.101 ;
    %end;
S_0x15514a720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155148340;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15514a720
v0x15514a970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15514a970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15514a970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.102 ;
    %load/vec4 v0x15514a970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.103, 5;
    %load/vec4 v0x15514a970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15514a970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.102;
T_45.103 ;
    %end;
S_0x15514ac90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155148180;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15514ae60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15514aea0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15514d3c0_0 .net "in", 3 0, L_0x1550b5240;  1 drivers
v0x15514d480_0 .net "out", 1 0, L_0x1550b50c0;  alias, 1 drivers
v0x15514d530_0 .net "vld", 0 0, L_0x1550b4db0;  alias, 1 drivers
L_0x1550b46e0 .part L_0x1550b5240, 0, 2;
L_0x1550b4c90 .part L_0x1550b5240, 2, 2;
S_0x15514b070 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15514ac90;
 .timescale -9 -12;
L_0x1550b4db0 .functor OR 1, L_0x1550b4230, L_0x1550b4800, C4<0>, C4<0>;
L_0x158088448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15514cbc0_0 .net/2u *"_ivl_4", 0 0, L_0x158088448;  1 drivers
v0x15514cc80_0 .net *"_ivl_6", 1 0, L_0x1550b4e60;  1 drivers
v0x15514cd20_0 .net *"_ivl_8", 1 0, L_0x1550b4f80;  1 drivers
v0x15514cdd0_0 .net "out_h", 0 0, L_0x1550b4b40;  1 drivers
v0x15514ce90_0 .net "out_l", 0 0, L_0x1550b4590;  1 drivers
v0x15514cf60_0 .net "out_vh", 0 0, L_0x1550b4800;  1 drivers
v0x15514d010_0 .net "out_vl", 0 0, L_0x1550b4230;  1 drivers
L_0x1550b4e60 .concat [ 1 1 0 0], L_0x1550b4b40, L_0x158088448;
L_0x1550b4f80 .concat [ 1 1 0 0], L_0x1550b4590, L_0x1550b4230;
L_0x1550b50c0 .functor MUXZ 2, L_0x1550b4f80, L_0x1550b4e60, L_0x1550b4800, C4<>;
S_0x15514b230 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15514b070;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15514af20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15514af60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15514bc60_0 .net "in", 1 0, L_0x1550b4c90;  1 drivers
v0x15514bd20_0 .net "out", 0 0, L_0x1550b4b40;  alias, 1 drivers
v0x15514bdd0_0 .net "vld", 0 0, L_0x1550b4800;  alias, 1 drivers
L_0x1550b48c0 .part L_0x1550b4c90, 1, 1;
L_0x1550b4aa0 .part L_0x1550b4c90, 0, 1;
S_0x15514b5b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15514b230;
 .timescale -9 -12;
L_0x1550b49d0 .functor NOT 1, L_0x1550b48c0, C4<0>, C4<0>, C4<0>;
L_0x1550b4b40 .functor AND 1, L_0x1550b49d0, L_0x1550b4aa0, C4<1>, C4<1>;
v0x15514b780_0 .net *"_ivl_2", 0 0, L_0x1550b48c0;  1 drivers
v0x15514b840_0 .net *"_ivl_3", 0 0, L_0x1550b49d0;  1 drivers
v0x15514b8e0_0 .net *"_ivl_5", 0 0, L_0x1550b4aa0;  1 drivers
L_0x1550b4800 .reduce/or L_0x1550b4c90;
S_0x15514b970 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15514b230;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15514b970
v0x15514bbc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15514bbc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15514bbc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.104 ;
    %load/vec4 v0x15514bbc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.105, 5;
    %load/vec4 v0x15514bbc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15514bbc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.104;
T_46.105 ;
    %end;
S_0x15514bed0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15514b070;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15514c0a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15514c0e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15514c950_0 .net "in", 1 0, L_0x1550b46e0;  1 drivers
v0x15514ca10_0 .net "out", 0 0, L_0x1550b4590;  alias, 1 drivers
v0x15514cac0_0 .net "vld", 0 0, L_0x1550b4230;  alias, 1 drivers
L_0x1550b4310 .part L_0x1550b46e0, 1, 1;
L_0x1550b44f0 .part L_0x1550b46e0, 0, 1;
S_0x15514c2b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15514bed0;
 .timescale -9 -12;
L_0x1550b4420 .functor NOT 1, L_0x1550b4310, C4<0>, C4<0>, C4<0>;
L_0x1550b4590 .functor AND 1, L_0x1550b4420, L_0x1550b44f0, C4<1>, C4<1>;
v0x15514c470_0 .net *"_ivl_2", 0 0, L_0x1550b4310;  1 drivers
v0x15514c530_0 .net *"_ivl_3", 0 0, L_0x1550b4420;  1 drivers
v0x15514c5d0_0 .net *"_ivl_5", 0 0, L_0x1550b44f0;  1 drivers
L_0x1550b4230 .reduce/or L_0x1550b46e0;
S_0x15514c660 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15514bed0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15514c660
v0x15514c8b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15514c8b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15514c8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.106 ;
    %load/vec4 v0x15514c8b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.107, 5;
    %load/vec4 v0x15514c8b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15514c8b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.106;
T_47.107 ;
    %end;
S_0x15514d0c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15514ac90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15514d0c0
v0x15514d310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15514d310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15514d310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.108 ;
    %load/vec4 v0x15514d310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.109, 5;
    %load/vec4 v0x15514d310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15514d310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.108;
T_48.109 ;
    %end;
S_0x15514db30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155147da0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15514db30
v0x15514dd80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15514dd80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15514dd80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.110 ;
    %load/vec4 v0x15514dd80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.111, 5;
    %load/vec4 v0x15514dd80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15514dd80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.110;
T_49.111 ;
    %end;
S_0x15514e5a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551415a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15514e5a0
v0x15514e7f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x15514e7f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15514e7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.112 ;
    %load/vec4 v0x15514e7f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.113, 5;
    %load/vec4 v0x15514e7f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15514e7f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.112;
T_50.113 ;
    %end;
S_0x15514eb10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551413d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15514ece0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15514ed20 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15515be60_0 .net "in", 15 0, L_0x1550b4150;  1 drivers
v0x15515bf20_0 .net "out", 3 0, L_0x1550b3fd0;  alias, 1 drivers
v0x15515bfd0_0 .net "vld", 0 0, L_0x1550b3cc0;  alias, 1 drivers
L_0x1550b14d0 .part L_0x1550b4150, 0, 8;
L_0x1550b3be0 .part L_0x1550b4150, 8, 8;
S_0x15514eef0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15514eb10;
 .timescale -9 -12;
L_0x1550b3cc0 .functor OR 1, L_0x1550b1040, L_0x1550b3750, C4<0>, C4<0>;
L_0x158088400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15515b660_0 .net/2u *"_ivl_4", 0 0, L_0x158088400;  1 drivers
v0x15515b720_0 .net *"_ivl_6", 3 0, L_0x1550b3d70;  1 drivers
v0x15515b7c0_0 .net *"_ivl_8", 3 0, L_0x1550b3e90;  1 drivers
v0x15515b870_0 .net "out_h", 2 0, L_0x1550b3a60;  1 drivers
v0x15515b930_0 .net "out_l", 2 0, L_0x1550b1350;  1 drivers
v0x15515ba00_0 .net "out_vh", 0 0, L_0x1550b3750;  1 drivers
v0x15515bab0_0 .net "out_vl", 0 0, L_0x1550b1040;  1 drivers
L_0x1550b3d70 .concat [ 3 1 0 0], L_0x1550b3a60, L_0x158088400;
L_0x1550b3e90 .concat [ 3 1 0 0], L_0x1550b1350, L_0x1550b1040;
L_0x1550b3fd0 .functor MUXZ 4, L_0x1550b3e90, L_0x1550b3d70, L_0x1550b3750, C4<>;
S_0x15514f0b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15514eef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15514eda0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15514ede0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1551550f0_0 .net "in", 7 0, L_0x1550b3be0;  1 drivers
v0x1551551b0_0 .net "out", 2 0, L_0x1550b3a60;  alias, 1 drivers
v0x155155260_0 .net "vld", 0 0, L_0x1550b3750;  alias, 1 drivers
L_0x1550b25a0 .part L_0x1550b3be0, 0, 4;
L_0x1550b3670 .part L_0x1550b3be0, 4, 4;
S_0x15514f430 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15514f0b0;
 .timescale -9 -12;
L_0x1550b3750 .functor OR 1, L_0x1550b2110, L_0x1550b31e0, C4<0>, C4<0>;
L_0x1580883b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551548f0_0 .net/2u *"_ivl_4", 0 0, L_0x1580883b8;  1 drivers
v0x1551549b0_0 .net *"_ivl_6", 2 0, L_0x1550b3800;  1 drivers
v0x155154a50_0 .net *"_ivl_8", 2 0, L_0x1550b3920;  1 drivers
v0x155154b00_0 .net "out_h", 1 0, L_0x1550b34f0;  1 drivers
v0x155154bc0_0 .net "out_l", 1 0, L_0x1550b2420;  1 drivers
v0x155154c90_0 .net "out_vh", 0 0, L_0x1550b31e0;  1 drivers
v0x155154d40_0 .net "out_vl", 0 0, L_0x1550b2110;  1 drivers
L_0x1550b3800 .concat [ 2 1 0 0], L_0x1550b34f0, L_0x1580883b8;
L_0x1550b3920 .concat [ 2 1 0 0], L_0x1550b2420, L_0x1550b2110;
L_0x1550b3a60 .functor MUXZ 3, L_0x1550b3920, L_0x1550b3800, L_0x1550b31e0, C4<>;
S_0x15514f600 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15514f430;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15514f2c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15514f300 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155151ce0_0 .net "in", 3 0, L_0x1550b3670;  1 drivers
v0x155151da0_0 .net "out", 1 0, L_0x1550b34f0;  alias, 1 drivers
v0x155151e50_0 .net "vld", 0 0, L_0x1550b31e0;  alias, 1 drivers
L_0x1550b2b10 .part L_0x1550b3670, 0, 2;
L_0x1550b30c0 .part L_0x1550b3670, 2, 2;
S_0x15514f980 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15514f600;
 .timescale -9 -12;
L_0x1550b31e0 .functor OR 1, L_0x1550b2640, L_0x1550b2c30, C4<0>, C4<0>;
L_0x158088370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551514e0_0 .net/2u *"_ivl_4", 0 0, L_0x158088370;  1 drivers
v0x1551515a0_0 .net *"_ivl_6", 1 0, L_0x1550b3290;  1 drivers
v0x155151640_0 .net *"_ivl_8", 1 0, L_0x1550b33b0;  1 drivers
v0x1551516f0_0 .net "out_h", 0 0, L_0x1550b2f70;  1 drivers
v0x1551517b0_0 .net "out_l", 0 0, L_0x1550b29c0;  1 drivers
v0x155151880_0 .net "out_vh", 0 0, L_0x1550b2c30;  1 drivers
v0x155151930_0 .net "out_vl", 0 0, L_0x1550b2640;  1 drivers
L_0x1550b3290 .concat [ 1 1 0 0], L_0x1550b2f70, L_0x158088370;
L_0x1550b33b0 .concat [ 1 1 0 0], L_0x1550b29c0, L_0x1550b2640;
L_0x1550b34f0 .functor MUXZ 2, L_0x1550b33b0, L_0x1550b3290, L_0x1550b2c30, C4<>;
S_0x15514fb50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15514f980;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15514f810 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15514f850 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155150580_0 .net "in", 1 0, L_0x1550b30c0;  1 drivers
v0x155150640_0 .net "out", 0 0, L_0x1550b2f70;  alias, 1 drivers
v0x1551506f0_0 .net "vld", 0 0, L_0x1550b2c30;  alias, 1 drivers
L_0x1550b2cf0 .part L_0x1550b30c0, 1, 1;
L_0x1550b2ed0 .part L_0x1550b30c0, 0, 1;
S_0x15514fed0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15514fb50;
 .timescale -9 -12;
L_0x1550b2e00 .functor NOT 1, L_0x1550b2cf0, C4<0>, C4<0>, C4<0>;
L_0x1550b2f70 .functor AND 1, L_0x1550b2e00, L_0x1550b2ed0, C4<1>, C4<1>;
v0x1551500a0_0 .net *"_ivl_2", 0 0, L_0x1550b2cf0;  1 drivers
v0x155150160_0 .net *"_ivl_3", 0 0, L_0x1550b2e00;  1 drivers
v0x155150200_0 .net *"_ivl_5", 0 0, L_0x1550b2ed0;  1 drivers
L_0x1550b2c30 .reduce/or L_0x1550b30c0;
S_0x155150290 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15514fb50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155150290
v0x1551504e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1551504e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551504e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.114 ;
    %load/vec4 v0x1551504e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.115, 5;
    %load/vec4 v0x1551504e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551504e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.114;
T_51.115 ;
    %end;
S_0x1551507f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15514f980;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551509c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155150a00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155151270_0 .net "in", 1 0, L_0x1550b2b10;  1 drivers
v0x155151330_0 .net "out", 0 0, L_0x1550b29c0;  alias, 1 drivers
v0x1551513e0_0 .net "vld", 0 0, L_0x1550b2640;  alias, 1 drivers
L_0x1550b2740 .part L_0x1550b2b10, 1, 1;
L_0x1550b2920 .part L_0x1550b2b10, 0, 1;
S_0x155150bd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551507f0;
 .timescale -9 -12;
L_0x1550b2850 .functor NOT 1, L_0x1550b2740, C4<0>, C4<0>, C4<0>;
L_0x1550b29c0 .functor AND 1, L_0x1550b2850, L_0x1550b2920, C4<1>, C4<1>;
v0x155150d90_0 .net *"_ivl_2", 0 0, L_0x1550b2740;  1 drivers
v0x155150e50_0 .net *"_ivl_3", 0 0, L_0x1550b2850;  1 drivers
v0x155150ef0_0 .net *"_ivl_5", 0 0, L_0x1550b2920;  1 drivers
L_0x1550b2640 .reduce/or L_0x1550b2b10;
S_0x155150f80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551507f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155150f80
v0x1551511d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1551511d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551511d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.116 ;
    %load/vec4 v0x1551511d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.117, 5;
    %load/vec4 v0x1551511d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551511d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.116;
T_52.117 ;
    %end;
S_0x1551519e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15514f600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551519e0
v0x155151c30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155151c30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155151c30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.118 ;
    %load/vec4 v0x155151c30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.119, 5;
    %load/vec4 v0x155151c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155151c30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.118;
T_53.119 ;
    %end;
S_0x155151f50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15514f430;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155152120 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155152160 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155154680_0 .net "in", 3 0, L_0x1550b25a0;  1 drivers
v0x155154740_0 .net "out", 1 0, L_0x1550b2420;  alias, 1 drivers
v0x1551547f0_0 .net "vld", 0 0, L_0x1550b2110;  alias, 1 drivers
L_0x1550b1a40 .part L_0x1550b25a0, 0, 2;
L_0x1550b1ff0 .part L_0x1550b25a0, 2, 2;
S_0x155152330 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155151f50;
 .timescale -9 -12;
L_0x1550b2110 .functor OR 1, L_0x1550b1570, L_0x1550b1b60, C4<0>, C4<0>;
L_0x158088328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155153e80_0 .net/2u *"_ivl_4", 0 0, L_0x158088328;  1 drivers
v0x155153f40_0 .net *"_ivl_6", 1 0, L_0x1550b21c0;  1 drivers
v0x155153fe0_0 .net *"_ivl_8", 1 0, L_0x1550b22e0;  1 drivers
v0x155154090_0 .net "out_h", 0 0, L_0x1550b1ea0;  1 drivers
v0x155154150_0 .net "out_l", 0 0, L_0x1550b18f0;  1 drivers
v0x155154220_0 .net "out_vh", 0 0, L_0x1550b1b60;  1 drivers
v0x1551542d0_0 .net "out_vl", 0 0, L_0x1550b1570;  1 drivers
L_0x1550b21c0 .concat [ 1 1 0 0], L_0x1550b1ea0, L_0x158088328;
L_0x1550b22e0 .concat [ 1 1 0 0], L_0x1550b18f0, L_0x1550b1570;
L_0x1550b2420 .functor MUXZ 2, L_0x1550b22e0, L_0x1550b21c0, L_0x1550b1b60, C4<>;
S_0x1551524f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155152330;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551521e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155152220 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155152f20_0 .net "in", 1 0, L_0x1550b1ff0;  1 drivers
v0x155152fe0_0 .net "out", 0 0, L_0x1550b1ea0;  alias, 1 drivers
v0x155153090_0 .net "vld", 0 0, L_0x1550b1b60;  alias, 1 drivers
L_0x1550b1c20 .part L_0x1550b1ff0, 1, 1;
L_0x1550b1e00 .part L_0x1550b1ff0, 0, 1;
S_0x155152870 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551524f0;
 .timescale -9 -12;
L_0x1550b1d30 .functor NOT 1, L_0x1550b1c20, C4<0>, C4<0>, C4<0>;
L_0x1550b1ea0 .functor AND 1, L_0x1550b1d30, L_0x1550b1e00, C4<1>, C4<1>;
v0x155152a40_0 .net *"_ivl_2", 0 0, L_0x1550b1c20;  1 drivers
v0x155152b00_0 .net *"_ivl_3", 0 0, L_0x1550b1d30;  1 drivers
v0x155152ba0_0 .net *"_ivl_5", 0 0, L_0x1550b1e00;  1 drivers
L_0x1550b1b60 .reduce/or L_0x1550b1ff0;
S_0x155152c30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551524f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155152c30
v0x155152e80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155152e80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155152e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.120 ;
    %load/vec4 v0x155152e80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.121, 5;
    %load/vec4 v0x155152e80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155152e80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.120;
T_54.121 ;
    %end;
S_0x155153190 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155152330;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155153360 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551533a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155153c10_0 .net "in", 1 0, L_0x1550b1a40;  1 drivers
v0x155153cd0_0 .net "out", 0 0, L_0x1550b18f0;  alias, 1 drivers
v0x155153d80_0 .net "vld", 0 0, L_0x1550b1570;  alias, 1 drivers
L_0x1550b1670 .part L_0x1550b1a40, 1, 1;
L_0x1550b1850 .part L_0x1550b1a40, 0, 1;
S_0x155153570 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155153190;
 .timescale -9 -12;
L_0x1550b1780 .functor NOT 1, L_0x1550b1670, C4<0>, C4<0>, C4<0>;
L_0x1550b18f0 .functor AND 1, L_0x1550b1780, L_0x1550b1850, C4<1>, C4<1>;
v0x155153730_0 .net *"_ivl_2", 0 0, L_0x1550b1670;  1 drivers
v0x1551537f0_0 .net *"_ivl_3", 0 0, L_0x1550b1780;  1 drivers
v0x155153890_0 .net *"_ivl_5", 0 0, L_0x1550b1850;  1 drivers
L_0x1550b1570 .reduce/or L_0x1550b1a40;
S_0x155153920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155153190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155153920
v0x155153b70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155153b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155153b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.122 ;
    %load/vec4 v0x155153b70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.123, 5;
    %load/vec4 v0x155153b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155153b70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.122;
T_55.123 ;
    %end;
S_0x155154380 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155151f50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155154380
v0x1551545d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1551545d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551545d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.124 ;
    %load/vec4 v0x1551545d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.125, 5;
    %load/vec4 v0x1551545d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551545d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.124;
T_56.125 ;
    %end;
S_0x155154df0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15514f0b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155154df0
v0x155155040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155155040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155155040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.126 ;
    %load/vec4 v0x155155040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.127, 5;
    %load/vec4 v0x155155040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155155040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.126;
T_57.127 ;
    %end;
S_0x155155360 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15514eef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155155530 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155155570 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15515b3f0_0 .net "in", 7 0, L_0x1550b14d0;  1 drivers
v0x15515b4b0_0 .net "out", 2 0, L_0x1550b1350;  alias, 1 drivers
v0x15515b560_0 .net "vld", 0 0, L_0x1550b1040;  alias, 1 drivers
L_0x1550afe90 .part L_0x1550b14d0, 0, 4;
L_0x1550b0f60 .part L_0x1550b14d0, 4, 4;
S_0x155155740 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155155360;
 .timescale -9 -12;
L_0x1550b1040 .functor OR 1, L_0x1550af9c0, L_0x1550b0ad0, C4<0>, C4<0>;
L_0x1580882e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15515abf0_0 .net/2u *"_ivl_4", 0 0, L_0x1580882e0;  1 drivers
v0x15515acb0_0 .net *"_ivl_6", 2 0, L_0x1550b10f0;  1 drivers
v0x15515ad50_0 .net *"_ivl_8", 2 0, L_0x1550b1210;  1 drivers
v0x15515ae00_0 .net "out_h", 1 0, L_0x1550b0de0;  1 drivers
v0x15515aec0_0 .net "out_l", 1 0, L_0x1550afd10;  1 drivers
v0x15515af90_0 .net "out_vh", 0 0, L_0x1550b0ad0;  1 drivers
v0x15515b040_0 .net "out_vl", 0 0, L_0x1550af9c0;  1 drivers
L_0x1550b10f0 .concat [ 2 1 0 0], L_0x1550b0de0, L_0x1580882e0;
L_0x1550b1210 .concat [ 2 1 0 0], L_0x1550afd10, L_0x1550af9c0;
L_0x1550b1350 .functor MUXZ 3, L_0x1550b1210, L_0x1550b10f0, L_0x1550b0ad0, C4<>;
S_0x155155900 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155155740;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551555f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155155630 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155157fe0_0 .net "in", 3 0, L_0x1550b0f60;  1 drivers
v0x1551580a0_0 .net "out", 1 0, L_0x1550b0de0;  alias, 1 drivers
v0x155158150_0 .net "vld", 0 0, L_0x1550b0ad0;  alias, 1 drivers
L_0x1550b0400 .part L_0x1550b0f60, 0, 2;
L_0x1550b09b0 .part L_0x1550b0f60, 2, 2;
S_0x155155c80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155155900;
 .timescale -9 -12;
L_0x1550b0ad0 .functor OR 1, L_0x1550aff30, L_0x1550b0520, C4<0>, C4<0>;
L_0x158088298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551577e0_0 .net/2u *"_ivl_4", 0 0, L_0x158088298;  1 drivers
v0x1551578a0_0 .net *"_ivl_6", 1 0, L_0x1550b0b80;  1 drivers
v0x155157940_0 .net *"_ivl_8", 1 0, L_0x1550b0ca0;  1 drivers
v0x1551579f0_0 .net "out_h", 0 0, L_0x1550b0860;  1 drivers
v0x155157ab0_0 .net "out_l", 0 0, L_0x1550b02b0;  1 drivers
v0x155157b80_0 .net "out_vh", 0 0, L_0x1550b0520;  1 drivers
v0x155157c30_0 .net "out_vl", 0 0, L_0x1550aff30;  1 drivers
L_0x1550b0b80 .concat [ 1 1 0 0], L_0x1550b0860, L_0x158088298;
L_0x1550b0ca0 .concat [ 1 1 0 0], L_0x1550b02b0, L_0x1550aff30;
L_0x1550b0de0 .functor MUXZ 2, L_0x1550b0ca0, L_0x1550b0b80, L_0x1550b0520, C4<>;
S_0x155155e50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155155c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155155b10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155155b50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155156880_0 .net "in", 1 0, L_0x1550b09b0;  1 drivers
v0x155156940_0 .net "out", 0 0, L_0x1550b0860;  alias, 1 drivers
v0x1551569f0_0 .net "vld", 0 0, L_0x1550b0520;  alias, 1 drivers
L_0x1550b05e0 .part L_0x1550b09b0, 1, 1;
L_0x1550b07c0 .part L_0x1550b09b0, 0, 1;
S_0x1551561d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155155e50;
 .timescale -9 -12;
L_0x1550b06f0 .functor NOT 1, L_0x1550b05e0, C4<0>, C4<0>, C4<0>;
L_0x1550b0860 .functor AND 1, L_0x1550b06f0, L_0x1550b07c0, C4<1>, C4<1>;
v0x1551563a0_0 .net *"_ivl_2", 0 0, L_0x1550b05e0;  1 drivers
v0x155156460_0 .net *"_ivl_3", 0 0, L_0x1550b06f0;  1 drivers
v0x155156500_0 .net *"_ivl_5", 0 0, L_0x1550b07c0;  1 drivers
L_0x1550b0520 .reduce/or L_0x1550b09b0;
S_0x155156590 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155155e50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155156590
v0x1551567e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1551567e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551567e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.128 ;
    %load/vec4 v0x1551567e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.129, 5;
    %load/vec4 v0x1551567e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551567e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.128;
T_58.129 ;
    %end;
S_0x155156af0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155155c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155156cc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155156d00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155157570_0 .net "in", 1 0, L_0x1550b0400;  1 drivers
v0x155157630_0 .net "out", 0 0, L_0x1550b02b0;  alias, 1 drivers
v0x1551576e0_0 .net "vld", 0 0, L_0x1550aff30;  alias, 1 drivers
L_0x1550b0030 .part L_0x1550b0400, 1, 1;
L_0x1550b0210 .part L_0x1550b0400, 0, 1;
S_0x155156ed0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155156af0;
 .timescale -9 -12;
L_0x1550b0140 .functor NOT 1, L_0x1550b0030, C4<0>, C4<0>, C4<0>;
L_0x1550b02b0 .functor AND 1, L_0x1550b0140, L_0x1550b0210, C4<1>, C4<1>;
v0x155157090_0 .net *"_ivl_2", 0 0, L_0x1550b0030;  1 drivers
v0x155157150_0 .net *"_ivl_3", 0 0, L_0x1550b0140;  1 drivers
v0x1551571f0_0 .net *"_ivl_5", 0 0, L_0x1550b0210;  1 drivers
L_0x1550aff30 .reduce/or L_0x1550b0400;
S_0x155157280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155156af0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155157280
v0x1551574d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1551574d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551574d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.130 ;
    %load/vec4 v0x1551574d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.131, 5;
    %load/vec4 v0x1551574d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551574d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.130;
T_59.131 ;
    %end;
S_0x155157ce0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155155900;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155157ce0
v0x155157f30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155157f30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155157f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.132 ;
    %load/vec4 v0x155157f30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.133, 5;
    %load/vec4 v0x155157f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155157f30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.132;
T_60.133 ;
    %end;
S_0x155158250 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155155740;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155158420 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155158460 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15515a980_0 .net "in", 3 0, L_0x1550afe90;  1 drivers
v0x15515aa40_0 .net "out", 1 0, L_0x1550afd10;  alias, 1 drivers
v0x15515aaf0_0 .net "vld", 0 0, L_0x1550af9c0;  alias, 1 drivers
L_0x1550af380 .part L_0x1550afe90, 0, 2;
L_0x1550af8a0 .part L_0x1550afe90, 2, 2;
S_0x155158630 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155158250;
 .timescale -9 -12;
L_0x1550af9c0 .functor OR 1, L_0x1550aef40, L_0x1550af4a0, C4<0>, C4<0>;
L_0x158088250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15515a180_0 .net/2u *"_ivl_4", 0 0, L_0x158088250;  1 drivers
v0x15515a240_0 .net *"_ivl_6", 1 0, L_0x1550afaf0;  1 drivers
v0x15515a2e0_0 .net *"_ivl_8", 1 0, L_0x1550afbd0;  1 drivers
v0x15515a390_0 .net "out_h", 0 0, L_0x1550af770;  1 drivers
v0x15515a450_0 .net "out_l", 0 0, L_0x1550af250;  1 drivers
v0x15515a520_0 .net "out_vh", 0 0, L_0x1550af4a0;  1 drivers
v0x15515a5d0_0 .net "out_vl", 0 0, L_0x1550aef40;  1 drivers
L_0x1550afaf0 .concat [ 1 1 0 0], L_0x1550af770, L_0x158088250;
L_0x1550afbd0 .concat [ 1 1 0 0], L_0x1550af250, L_0x1550aef40;
L_0x1550afd10 .functor MUXZ 2, L_0x1550afbd0, L_0x1550afaf0, L_0x1550af4a0, C4<>;
S_0x1551587f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155158630;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551584e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155158520 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155159220_0 .net "in", 1 0, L_0x1550af8a0;  1 drivers
v0x1551592e0_0 .net "out", 0 0, L_0x1550af770;  alias, 1 drivers
v0x155159390_0 .net "vld", 0 0, L_0x1550af4a0;  alias, 1 drivers
L_0x1550af540 .part L_0x1550af8a0, 1, 1;
L_0x1550af6d0 .part L_0x1550af8a0, 0, 1;
S_0x155158b70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551587f0;
 .timescale -9 -12;
L_0x1550af620 .functor NOT 1, L_0x1550af540, C4<0>, C4<0>, C4<0>;
L_0x1550af770 .functor AND 1, L_0x1550af620, L_0x1550af6d0, C4<1>, C4<1>;
v0x155158d40_0 .net *"_ivl_2", 0 0, L_0x1550af540;  1 drivers
v0x155158e00_0 .net *"_ivl_3", 0 0, L_0x1550af620;  1 drivers
v0x155158ea0_0 .net *"_ivl_5", 0 0, L_0x1550af6d0;  1 drivers
L_0x1550af4a0 .reduce/or L_0x1550af8a0;
S_0x155158f30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551587f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155158f30
v0x155159180_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155159180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155159180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.134 ;
    %load/vec4 v0x155159180_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.135, 5;
    %load/vec4 v0x155159180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155159180_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.134;
T_61.135 ;
    %end;
S_0x155159490 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155158630;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155159660 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551596a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155159f10_0 .net "in", 1 0, L_0x1550af380;  1 drivers
v0x155159fd0_0 .net "out", 0 0, L_0x1550af250;  alias, 1 drivers
v0x15515a080_0 .net "vld", 0 0, L_0x1550aef40;  alias, 1 drivers
L_0x1550af020 .part L_0x1550af380, 1, 1;
L_0x1550af1b0 .part L_0x1550af380, 0, 1;
S_0x155159870 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155159490;
 .timescale -9 -12;
L_0x1550af100 .functor NOT 1, L_0x1550af020, C4<0>, C4<0>, C4<0>;
L_0x1550af250 .functor AND 1, L_0x1550af100, L_0x1550af1b0, C4<1>, C4<1>;
v0x155159a30_0 .net *"_ivl_2", 0 0, L_0x1550af020;  1 drivers
v0x155159af0_0 .net *"_ivl_3", 0 0, L_0x1550af100;  1 drivers
v0x155159b90_0 .net *"_ivl_5", 0 0, L_0x1550af1b0;  1 drivers
L_0x1550aef40 .reduce/or L_0x1550af380;
S_0x155159c20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155159490;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155159c20
v0x155159e70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155159e70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155159e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.136 ;
    %load/vec4 v0x155159e70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.137, 5;
    %load/vec4 v0x155159e70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155159e70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.136;
T_62.137 ;
    %end;
S_0x15515a680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155158250;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15515a680
v0x15515a8d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15515a8d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15515a8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.138 ;
    %load/vec4 v0x15515a8d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.139, 5;
    %load/vec4 v0x15515a8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15515a8d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.138;
T_63.139 ;
    %end;
S_0x15515b0f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155155360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15515b0f0
v0x15515b340_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15515b340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15515b340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.140 ;
    %load/vec4 v0x15515b340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.141, 5;
    %load/vec4 v0x15515b340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15515b340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.140;
T_64.141 ;
    %end;
S_0x15515bb60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15514eb10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15515bb60
v0x15515bdb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15515bdb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15515bdb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.142 ;
    %load/vec4 v0x15515bdb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.143, 5;
    %load/vec4 v0x15515bdb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15515bdb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.142;
T_65.143 ;
    %end;
S_0x15515c5d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155141050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15515c5d0
v0x15515c820_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x15515c820_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15515c820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.144 ;
    %load/vec4 v0x15515c820_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.145, 5;
    %load/vec4 v0x15515c820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15515c820_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.144;
T_66.145 ;
    %end;
S_0x15515cb40 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x155140ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15515cb40
v0x15515cda0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x15515cda0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15515cda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.146 ;
    %load/vec4 v0x15515cda0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.147, 5;
    %load/vec4 v0x15515cda0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15515cda0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.146;
T_67.147 ;
    %end;
S_0x15515ddd0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x15515df90 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x15515dfd0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x15515e010 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x1550bbb70 .functor BUFZ 32, L_0x1550aeaf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1550bbcc0 .functor NOT 32, L_0x1550bbb70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158088d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1550c6c10 .functor XOR 1, L_0x1550bbbe0, L_0x158088d00, C4<0>, C4<0>;
v0x15517c830_0 .net/2u *"_ivl_10", 0 0, L_0x158088d00;  1 drivers
v0x15517c8e0_0 .net *"_ivl_12", 0 0, L_0x1550c6c10;  1 drivers
L_0x158088d48 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x15517c990_0 .net/2u *"_ivl_16", 4 0, L_0x158088d48;  1 drivers
v0x15517ca50_0 .net *"_ivl_18", 4 0, L_0x1550c6ea0;  1 drivers
v0x15517cb00_0 .net *"_ivl_23", 29 0, L_0x1550c8740;  1 drivers
L_0x158088ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15517cbf0_0 .net/2u *"_ivl_24", 1 0, L_0x158088ef8;  1 drivers
v0x15517cca0_0 .net *"_ivl_4", 31 0, L_0x1550bbcc0;  1 drivers
v0x15517cd50_0 .net *"_ivl_9", 30 0, L_0x1550c6b30;  1 drivers
v0x15517ce00_0 .net "exp", 1 0, L_0x1550c8940;  alias, 1 drivers
v0x15517cf10_0 .net "in", 31 0, L_0x1550aeaf0;  alias, 1 drivers
v0x15517cfc0_0 .net "k", 4 0, L_0x1550c6970;  1 drivers
v0x15517d060_0 .net "mant", 29 0, L_0x1550c8a70;  alias, 1 drivers
v0x15517d110_0 .net "rc", 0 0, L_0x1550bbbe0;  alias, 1 drivers
v0x15517d1b0_0 .net "regime", 4 0, L_0x1550c6fe0;  alias, 1 drivers
v0x15517d260_0 .net "xin", 31 0, L_0x1550bbb70;  1 drivers
v0x15517d310_0 .net "xin_r", 31 0, L_0x1550bbd30;  1 drivers
v0x15517d3c0_0 .net "xin_tmp", 31 0, L_0x1550c8650;  1 drivers
L_0x1550bbbe0 .part L_0x1550bbb70, 30, 1;
L_0x1550bbd30 .functor MUXZ 32, L_0x1550bbb70, L_0x1550bbcc0, L_0x1550bbbe0, C4<>;
L_0x1550c6b30 .part L_0x1550bbd30, 0, 31;
L_0x1550c6d40 .concat [ 1 31 0 0], L_0x1550c6c10, L_0x1550c6b30;
L_0x1550c6ea0 .arith/sub 5, L_0x1550c6970, L_0x158088d48;
L_0x1550c6fe0 .functor MUXZ 5, L_0x1550c6970, L_0x1550c6ea0, L_0x1550bbbe0, C4<>;
L_0x1550c8740 .part L_0x1550bbb70, 0, 30;
L_0x1550c8820 .concat [ 2 30 0 0], L_0x158088ef8, L_0x1550c8740;
L_0x1550c8940 .part L_0x1550c8650, 30, 2;
L_0x1550c8a70 .part L_0x1550c8650, 0, 30;
S_0x15515e1e0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15515ddd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15515e1e0
v0x15515e460_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x15515e460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15515e460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.148 ;
    %load/vec4 v0x15515e460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.149, 5;
    %load/vec4 v0x15515e460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15515e460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.148;
T_68.149 ;
    %end;
S_0x15515e510 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15515ddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x15515e6e0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x15515e720 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x1550c8650 .functor BUFZ 32, L_0x1550c80a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158088eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15515fda0_0 .net *"_ivl_11", 0 0, L_0x158088eb0;  1 drivers
v0x15515fe60_0 .net *"_ivl_6", 0 0, L_0x1550c81c0;  1 drivers
v0x15515ff10_0 .net *"_ivl_7", 31 0, L_0x1550c8350;  1 drivers
v0x15515ffd0_0 .net *"_ivl_9", 30 0, L_0x1550c8290;  1 drivers
v0x155160080_0 .net "a", 31 0, L_0x1550c8820;  1 drivers
v0x155160170_0 .net "b", 4 0, L_0x1550c6970;  alias, 1 drivers
v0x155160220_0 .net "c", 31 0, L_0x1550c8650;  alias, 1 drivers
v0x1551602d0 .array "tmp", 0 4;
v0x1551602d0_0 .net v0x1551602d0 0, 31 0, L_0x1550c84f0; 1 drivers
v0x1551602d0_1 .net v0x1551602d0 1, 31 0, L_0x1550c73c0; 1 drivers
v0x1551602d0_2 .net v0x1551602d0 2, 31 0, L_0x1550c7880; 1 drivers
v0x1551602d0_3 .net v0x1551602d0 3, 31 0, L_0x1550c7ca0; 1 drivers
v0x1551602d0_4 .net v0x1551602d0 4, 31 0, L_0x1550c80a0; 1 drivers
L_0x1550c7100 .part L_0x1550c6970, 1, 1;
L_0x1550c7520 .part L_0x1550c6970, 2, 1;
L_0x1550c79a0 .part L_0x1550c6970, 3, 1;
L_0x1550c7dc0 .part L_0x1550c6970, 4, 1;
L_0x1550c81c0 .part L_0x1550c6970, 0, 1;
L_0x1550c8290 .part L_0x1550c8820, 0, 31;
L_0x1550c8350 .concat [ 1 31 0 0], L_0x158088eb0, L_0x1550c8290;
L_0x1550c84f0 .functor MUXZ 32, L_0x1550c8820, L_0x1550c8350, L_0x1550c81c0, C4<>;
S_0x15515e910 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15515e510;
 .timescale -9 -12;
P_0x15515eae0 .param/l "i" 1 4 296, +C4<01>;
v0x15515eb80_0 .net *"_ivl_1", 0 0, L_0x1550c7100;  1 drivers
v0x15515ec10_0 .net *"_ivl_3", 31 0, L_0x1550c7260;  1 drivers
v0x15515eca0_0 .net *"_ivl_5", 29 0, L_0x1550c71a0;  1 drivers
L_0x158088d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15515ed30_0 .net *"_ivl_7", 1 0, L_0x158088d90;  1 drivers
L_0x1550c71a0 .part L_0x1550c84f0, 0, 30;
L_0x1550c7260 .concat [ 2 30 0 0], L_0x158088d90, L_0x1550c71a0;
L_0x1550c73c0 .functor MUXZ 32, L_0x1550c84f0, L_0x1550c7260, L_0x1550c7100, C4<>;
S_0x15515edd0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15515e510;
 .timescale -9 -12;
P_0x15515efb0 .param/l "i" 1 4 296, +C4<010>;
v0x15515f040_0 .net *"_ivl_1", 0 0, L_0x1550c7520;  1 drivers
v0x15515f0f0_0 .net *"_ivl_3", 31 0, L_0x1550c77a0;  1 drivers
v0x15515f1a0_0 .net *"_ivl_5", 27 0, L_0x1550c76c0;  1 drivers
L_0x158088dd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15515f260_0 .net *"_ivl_7", 3 0, L_0x158088dd8;  1 drivers
L_0x1550c76c0 .part L_0x1550c73c0, 0, 28;
L_0x1550c77a0 .concat [ 4 28 0 0], L_0x158088dd8, L_0x1550c76c0;
L_0x1550c7880 .functor MUXZ 32, L_0x1550c73c0, L_0x1550c77a0, L_0x1550c7520, C4<>;
S_0x15515f310 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15515e510;
 .timescale -9 -12;
P_0x15515f500 .param/l "i" 1 4 296, +C4<011>;
v0x15515f590_0 .net *"_ivl_1", 0 0, L_0x1550c79a0;  1 drivers
v0x15515f640_0 .net *"_ivl_3", 31 0, L_0x1550c7b40;  1 drivers
v0x15515f6f0_0 .net *"_ivl_5", 23 0, L_0x1550c7a40;  1 drivers
L_0x158088e20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15515f7b0_0 .net *"_ivl_7", 7 0, L_0x158088e20;  1 drivers
L_0x1550c7a40 .part L_0x1550c7880, 0, 24;
L_0x1550c7b40 .concat [ 8 24 0 0], L_0x158088e20, L_0x1550c7a40;
L_0x1550c7ca0 .functor MUXZ 32, L_0x1550c7880, L_0x1550c7b40, L_0x1550c79a0, C4<>;
S_0x15515f860 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x15515e510;
 .timescale -9 -12;
P_0x15515fa30 .param/l "i" 1 4 296, +C4<0100>;
v0x15515fad0_0 .net *"_ivl_1", 0 0, L_0x1550c7dc0;  1 drivers
v0x15515fb80_0 .net *"_ivl_3", 31 0, L_0x1550c7f40;  1 drivers
v0x15515fc30_0 .net *"_ivl_5", 15 0, L_0x1550c7e60;  1 drivers
L_0x158088e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15515fcf0_0 .net *"_ivl_7", 15 0, L_0x158088e68;  1 drivers
L_0x1550c7e60 .part L_0x1550c7ca0, 0, 16;
L_0x1550c7f40 .concat [ 16 16 0 0], L_0x158088e68, L_0x1550c7e60;
L_0x1550c80a0 .functor MUXZ 32, L_0x1550c7ca0, L_0x1550c7f40, L_0x1550c7dc0, C4<>;
S_0x155160420 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15515ddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x1551605e0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x155160620 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x15517c5d0_0 .net "in", 31 0, L_0x1550c6d40;  1 drivers
v0x15517c6a0_0 .net "out", 4 0, L_0x1550c6970;  alias, 1 drivers
v0x15517c770_0 .net "vld", 0 0, L_0x1550c6640;  1 drivers
S_0x1551607d0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x155160420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551606a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x1551606e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x15517c050_0 .net "in", 31 0, L_0x1550c6d40;  alias, 1 drivers
v0x15517c110_0 .net "out", 4 0, L_0x1550c6970;  alias, 1 drivers
v0x15517c1d0_0 .net "vld", 0 0, L_0x1550c6640;  alias, 1 drivers
L_0x1550c11f0 .part L_0x1550c6d40, 0, 16;
L_0x1550c65a0 .part L_0x1550c6d40, 16, 16;
S_0x155160b50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551607d0;
 .timescale -9 -12;
L_0x1550c6640 .functor OR 1, L_0x1550c0d60, L_0x1550c6110, C4<0>, C4<0>;
L_0x158088cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15517b850_0 .net/2u *"_ivl_4", 0 0, L_0x158088cb8;  1 drivers
v0x15517b910_0 .net *"_ivl_6", 4 0, L_0x1550c6710;  1 drivers
v0x15517b9b0_0 .net *"_ivl_8", 4 0, L_0x1550c6830;  1 drivers
v0x15517ba60_0 .net "out_h", 3 0, L_0x1550c6420;  1 drivers
v0x15517bb20_0 .net "out_l", 3 0, L_0x1550c1070;  1 drivers
v0x15517bbf0_0 .net "out_vh", 0 0, L_0x1550c6110;  1 drivers
v0x15517bca0_0 .net "out_vl", 0 0, L_0x1550c0d60;  1 drivers
L_0x1550c6710 .concat [ 4 1 0 0], L_0x1550c6420, L_0x158088cb8;
L_0x1550c6830 .concat [ 4 1 0 0], L_0x1550c1070, L_0x1550c0d60;
L_0x1550c6970 .functor MUXZ 5, L_0x1550c6830, L_0x1550c6710, L_0x1550c6110, C4<>;
S_0x155160d20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155160b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551609e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x155160a20 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15516e020_0 .net "in", 15 0, L_0x1550c65a0;  1 drivers
v0x15516e0e0_0 .net "out", 3 0, L_0x1550c6420;  alias, 1 drivers
v0x15516e190_0 .net "vld", 0 0, L_0x1550c6110;  alias, 1 drivers
L_0x1550c3920 .part L_0x1550c65a0, 0, 8;
L_0x1550c6030 .part L_0x1550c65a0, 8, 8;
S_0x1551610a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155160d20;
 .timescale -9 -12;
L_0x1550c6110 .functor OR 1, L_0x1550c3490, L_0x1550c5ba0, C4<0>, C4<0>;
L_0x158088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15516d820_0 .net/2u *"_ivl_4", 0 0, L_0x158088c70;  1 drivers
v0x15516d8e0_0 .net *"_ivl_6", 3 0, L_0x1550c61c0;  1 drivers
v0x15516d980_0 .net *"_ivl_8", 3 0, L_0x1550c62e0;  1 drivers
v0x15516da30_0 .net "out_h", 2 0, L_0x1550c5eb0;  1 drivers
v0x15516daf0_0 .net "out_l", 2 0, L_0x1550c37a0;  1 drivers
v0x15516dbc0_0 .net "out_vh", 0 0, L_0x1550c5ba0;  1 drivers
v0x15516dc70_0 .net "out_vl", 0 0, L_0x1550c3490;  1 drivers
L_0x1550c61c0 .concat [ 3 1 0 0], L_0x1550c5eb0, L_0x158088c70;
L_0x1550c62e0 .concat [ 3 1 0 0], L_0x1550c37a0, L_0x1550c3490;
L_0x1550c6420 .functor MUXZ 4, L_0x1550c62e0, L_0x1550c61c0, L_0x1550c5ba0, C4<>;
S_0x155161270 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551610a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155160f30 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155160f70 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1551672b0_0 .net "in", 7 0, L_0x1550c6030;  1 drivers
v0x155167370_0 .net "out", 2 0, L_0x1550c5eb0;  alias, 1 drivers
v0x155167420_0 .net "vld", 0 0, L_0x1550c5ba0;  alias, 1 drivers
L_0x1550c49f0 .part L_0x1550c6030, 0, 4;
L_0x1550c5ac0 .part L_0x1550c6030, 4, 4;
S_0x1551615f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155161270;
 .timescale -9 -12;
L_0x1550c5ba0 .functor OR 1, L_0x1550c4560, L_0x1550c5630, C4<0>, C4<0>;
L_0x158088c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155166ab0_0 .net/2u *"_ivl_4", 0 0, L_0x158088c28;  1 drivers
v0x155166b70_0 .net *"_ivl_6", 2 0, L_0x1550c5c50;  1 drivers
v0x155166c10_0 .net *"_ivl_8", 2 0, L_0x1550c5d70;  1 drivers
v0x155166cc0_0 .net "out_h", 1 0, L_0x1550c5940;  1 drivers
v0x155166d80_0 .net "out_l", 1 0, L_0x1550c4870;  1 drivers
v0x155166e50_0 .net "out_vh", 0 0, L_0x1550c5630;  1 drivers
v0x155166f00_0 .net "out_vl", 0 0, L_0x1550c4560;  1 drivers
L_0x1550c5c50 .concat [ 2 1 0 0], L_0x1550c5940, L_0x158088c28;
L_0x1550c5d70 .concat [ 2 1 0 0], L_0x1550c4870, L_0x1550c4560;
L_0x1550c5eb0 .functor MUXZ 3, L_0x1550c5d70, L_0x1550c5c50, L_0x1550c5630, C4<>;
S_0x1551617c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551615f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155161480 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1551614c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155163ea0_0 .net "in", 3 0, L_0x1550c5ac0;  1 drivers
v0x155163f60_0 .net "out", 1 0, L_0x1550c5940;  alias, 1 drivers
v0x155164010_0 .net "vld", 0 0, L_0x1550c5630;  alias, 1 drivers
L_0x1550c4f60 .part L_0x1550c5ac0, 0, 2;
L_0x1550c5510 .part L_0x1550c5ac0, 2, 2;
S_0x155161b40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551617c0;
 .timescale -9 -12;
L_0x1550c5630 .functor OR 1, L_0x1550c4a90, L_0x1550c5080, C4<0>, C4<0>;
L_0x158088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551636a0_0 .net/2u *"_ivl_4", 0 0, L_0x158088be0;  1 drivers
v0x155163760_0 .net *"_ivl_6", 1 0, L_0x1550c56e0;  1 drivers
v0x155163800_0 .net *"_ivl_8", 1 0, L_0x1550c5800;  1 drivers
v0x1551638b0_0 .net "out_h", 0 0, L_0x1550c53c0;  1 drivers
v0x155163970_0 .net "out_l", 0 0, L_0x1550c4e10;  1 drivers
v0x155163a40_0 .net "out_vh", 0 0, L_0x1550c5080;  1 drivers
v0x155163af0_0 .net "out_vl", 0 0, L_0x1550c4a90;  1 drivers
L_0x1550c56e0 .concat [ 1 1 0 0], L_0x1550c53c0, L_0x158088be0;
L_0x1550c5800 .concat [ 1 1 0 0], L_0x1550c4e10, L_0x1550c4a90;
L_0x1550c5940 .functor MUXZ 2, L_0x1550c5800, L_0x1550c56e0, L_0x1550c5080, C4<>;
S_0x155161d10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155161b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551619d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155161a10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155162740_0 .net "in", 1 0, L_0x1550c5510;  1 drivers
v0x155162800_0 .net "out", 0 0, L_0x1550c53c0;  alias, 1 drivers
v0x1551628b0_0 .net "vld", 0 0, L_0x1550c5080;  alias, 1 drivers
L_0x1550c5140 .part L_0x1550c5510, 1, 1;
L_0x1550c5320 .part L_0x1550c5510, 0, 1;
S_0x155162090 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155161d10;
 .timescale -9 -12;
L_0x1550c5250 .functor NOT 1, L_0x1550c5140, C4<0>, C4<0>, C4<0>;
L_0x1550c53c0 .functor AND 1, L_0x1550c5250, L_0x1550c5320, C4<1>, C4<1>;
v0x155162260_0 .net *"_ivl_2", 0 0, L_0x1550c5140;  1 drivers
v0x155162320_0 .net *"_ivl_3", 0 0, L_0x1550c5250;  1 drivers
v0x1551623c0_0 .net *"_ivl_5", 0 0, L_0x1550c5320;  1 drivers
L_0x1550c5080 .reduce/or L_0x1550c5510;
S_0x155162450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155161d10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155162450
v0x1551626a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1551626a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551626a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.150 ;
    %load/vec4 v0x1551626a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.151, 5;
    %load/vec4 v0x1551626a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551626a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.150;
T_69.151 ;
    %end;
S_0x1551629b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155161b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155162b80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155162bc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155163430_0 .net "in", 1 0, L_0x1550c4f60;  1 drivers
v0x1551634f0_0 .net "out", 0 0, L_0x1550c4e10;  alias, 1 drivers
v0x1551635a0_0 .net "vld", 0 0, L_0x1550c4a90;  alias, 1 drivers
L_0x1550c4b90 .part L_0x1550c4f60, 1, 1;
L_0x1550c4d70 .part L_0x1550c4f60, 0, 1;
S_0x155162d90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551629b0;
 .timescale -9 -12;
L_0x1550c4ca0 .functor NOT 1, L_0x1550c4b90, C4<0>, C4<0>, C4<0>;
L_0x1550c4e10 .functor AND 1, L_0x1550c4ca0, L_0x1550c4d70, C4<1>, C4<1>;
v0x155162f50_0 .net *"_ivl_2", 0 0, L_0x1550c4b90;  1 drivers
v0x155163010_0 .net *"_ivl_3", 0 0, L_0x1550c4ca0;  1 drivers
v0x1551630b0_0 .net *"_ivl_5", 0 0, L_0x1550c4d70;  1 drivers
L_0x1550c4a90 .reduce/or L_0x1550c4f60;
S_0x155163140 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551629b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155163140
v0x155163390_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155163390_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155163390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.152 ;
    %load/vec4 v0x155163390_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.153, 5;
    %load/vec4 v0x155163390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155163390_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.152;
T_70.153 ;
    %end;
S_0x155163ba0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551617c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155163ba0
v0x155163df0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155163df0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155163df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.154 ;
    %load/vec4 v0x155163df0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.155, 5;
    %load/vec4 v0x155163df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155163df0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.154;
T_71.155 ;
    %end;
S_0x155164110 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551615f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551642e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155164320 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155166840_0 .net "in", 3 0, L_0x1550c49f0;  1 drivers
v0x155166900_0 .net "out", 1 0, L_0x1550c4870;  alias, 1 drivers
v0x1551669b0_0 .net "vld", 0 0, L_0x1550c4560;  alias, 1 drivers
L_0x1550c3e90 .part L_0x1550c49f0, 0, 2;
L_0x1550c4440 .part L_0x1550c49f0, 2, 2;
S_0x1551644f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155164110;
 .timescale -9 -12;
L_0x1550c4560 .functor OR 1, L_0x1550c39c0, L_0x1550c3fb0, C4<0>, C4<0>;
L_0x158088b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155166040_0 .net/2u *"_ivl_4", 0 0, L_0x158088b98;  1 drivers
v0x155166100_0 .net *"_ivl_6", 1 0, L_0x1550c4610;  1 drivers
v0x1551661a0_0 .net *"_ivl_8", 1 0, L_0x1550c4730;  1 drivers
v0x155166250_0 .net "out_h", 0 0, L_0x1550c42f0;  1 drivers
v0x155166310_0 .net "out_l", 0 0, L_0x1550c3d40;  1 drivers
v0x1551663e0_0 .net "out_vh", 0 0, L_0x1550c3fb0;  1 drivers
v0x155166490_0 .net "out_vl", 0 0, L_0x1550c39c0;  1 drivers
L_0x1550c4610 .concat [ 1 1 0 0], L_0x1550c42f0, L_0x158088b98;
L_0x1550c4730 .concat [ 1 1 0 0], L_0x1550c3d40, L_0x1550c39c0;
L_0x1550c4870 .functor MUXZ 2, L_0x1550c4730, L_0x1550c4610, L_0x1550c3fb0, C4<>;
S_0x1551646b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551644f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551643a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551643e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551650e0_0 .net "in", 1 0, L_0x1550c4440;  1 drivers
v0x1551651a0_0 .net "out", 0 0, L_0x1550c42f0;  alias, 1 drivers
v0x155165250_0 .net "vld", 0 0, L_0x1550c3fb0;  alias, 1 drivers
L_0x1550c4070 .part L_0x1550c4440, 1, 1;
L_0x1550c4250 .part L_0x1550c4440, 0, 1;
S_0x155164a30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551646b0;
 .timescale -9 -12;
L_0x1550c4180 .functor NOT 1, L_0x1550c4070, C4<0>, C4<0>, C4<0>;
L_0x1550c42f0 .functor AND 1, L_0x1550c4180, L_0x1550c4250, C4<1>, C4<1>;
v0x155164c00_0 .net *"_ivl_2", 0 0, L_0x1550c4070;  1 drivers
v0x155164cc0_0 .net *"_ivl_3", 0 0, L_0x1550c4180;  1 drivers
v0x155164d60_0 .net *"_ivl_5", 0 0, L_0x1550c4250;  1 drivers
L_0x1550c3fb0 .reduce/or L_0x1550c4440;
S_0x155164df0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551646b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155164df0
v0x155165040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155165040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155165040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.156 ;
    %load/vec4 v0x155165040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.157, 5;
    %load/vec4 v0x155165040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155165040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.156;
T_72.157 ;
    %end;
S_0x155165350 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551644f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155165520 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155165560 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155165dd0_0 .net "in", 1 0, L_0x1550c3e90;  1 drivers
v0x155165e90_0 .net "out", 0 0, L_0x1550c3d40;  alias, 1 drivers
v0x155165f40_0 .net "vld", 0 0, L_0x1550c39c0;  alias, 1 drivers
L_0x1550c3ac0 .part L_0x1550c3e90, 1, 1;
L_0x1550c3ca0 .part L_0x1550c3e90, 0, 1;
S_0x155165730 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155165350;
 .timescale -9 -12;
L_0x1550c3bd0 .functor NOT 1, L_0x1550c3ac0, C4<0>, C4<0>, C4<0>;
L_0x1550c3d40 .functor AND 1, L_0x1550c3bd0, L_0x1550c3ca0, C4<1>, C4<1>;
v0x1551658f0_0 .net *"_ivl_2", 0 0, L_0x1550c3ac0;  1 drivers
v0x1551659b0_0 .net *"_ivl_3", 0 0, L_0x1550c3bd0;  1 drivers
v0x155165a50_0 .net *"_ivl_5", 0 0, L_0x1550c3ca0;  1 drivers
L_0x1550c39c0 .reduce/or L_0x1550c3e90;
S_0x155165ae0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155165350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155165ae0
v0x155165d30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155165d30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155165d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.158 ;
    %load/vec4 v0x155165d30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.159, 5;
    %load/vec4 v0x155165d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155165d30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.158;
T_73.159 ;
    %end;
S_0x155166540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155164110;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155166540
v0x155166790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155166790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155166790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.160 ;
    %load/vec4 v0x155166790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.161, 5;
    %load/vec4 v0x155166790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155166790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.160;
T_74.161 ;
    %end;
S_0x155166fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155161270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155166fb0
v0x155167200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155167200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155167200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.162 ;
    %load/vec4 v0x155167200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.163, 5;
    %load/vec4 v0x155167200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155167200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.162;
T_75.163 ;
    %end;
S_0x155167520 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551610a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551676f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155167730 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15516d5b0_0 .net "in", 7 0, L_0x1550c3920;  1 drivers
v0x15516d670_0 .net "out", 2 0, L_0x1550c37a0;  alias, 1 drivers
v0x15516d720_0 .net "vld", 0 0, L_0x1550c3490;  alias, 1 drivers
L_0x1550c22e0 .part L_0x1550c3920, 0, 4;
L_0x1550c33b0 .part L_0x1550c3920, 4, 4;
S_0x155167900 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155167520;
 .timescale -9 -12;
L_0x1550c3490 .functor OR 1, L_0x1550c1e50, L_0x1550c2f20, C4<0>, C4<0>;
L_0x158088b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15516cdb0_0 .net/2u *"_ivl_4", 0 0, L_0x158088b50;  1 drivers
v0x15516ce70_0 .net *"_ivl_6", 2 0, L_0x1550c3540;  1 drivers
v0x15516cf10_0 .net *"_ivl_8", 2 0, L_0x1550c3660;  1 drivers
v0x15516cfc0_0 .net "out_h", 1 0, L_0x1550c3230;  1 drivers
v0x15516d080_0 .net "out_l", 1 0, L_0x1550c2160;  1 drivers
v0x15516d150_0 .net "out_vh", 0 0, L_0x1550c2f20;  1 drivers
v0x15516d200_0 .net "out_vl", 0 0, L_0x1550c1e50;  1 drivers
L_0x1550c3540 .concat [ 2 1 0 0], L_0x1550c3230, L_0x158088b50;
L_0x1550c3660 .concat [ 2 1 0 0], L_0x1550c2160, L_0x1550c1e50;
L_0x1550c37a0 .functor MUXZ 3, L_0x1550c3660, L_0x1550c3540, L_0x1550c2f20, C4<>;
S_0x155167ac0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155167900;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551677b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1551677f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15516a1a0_0 .net "in", 3 0, L_0x1550c33b0;  1 drivers
v0x15516a260_0 .net "out", 1 0, L_0x1550c3230;  alias, 1 drivers
v0x15516a310_0 .net "vld", 0 0, L_0x1550c2f20;  alias, 1 drivers
L_0x1550c2850 .part L_0x1550c33b0, 0, 2;
L_0x1550c2e00 .part L_0x1550c33b0, 2, 2;
S_0x155167e40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155167ac0;
 .timescale -9 -12;
L_0x1550c2f20 .functor OR 1, L_0x1550c2380, L_0x1550c2970, C4<0>, C4<0>;
L_0x158088b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551699a0_0 .net/2u *"_ivl_4", 0 0, L_0x158088b08;  1 drivers
v0x155169a60_0 .net *"_ivl_6", 1 0, L_0x1550c2fd0;  1 drivers
v0x155169b00_0 .net *"_ivl_8", 1 0, L_0x1550c30f0;  1 drivers
v0x155169bb0_0 .net "out_h", 0 0, L_0x1550c2cb0;  1 drivers
v0x155169c70_0 .net "out_l", 0 0, L_0x1550c2700;  1 drivers
v0x155169d40_0 .net "out_vh", 0 0, L_0x1550c2970;  1 drivers
v0x155169df0_0 .net "out_vl", 0 0, L_0x1550c2380;  1 drivers
L_0x1550c2fd0 .concat [ 1 1 0 0], L_0x1550c2cb0, L_0x158088b08;
L_0x1550c30f0 .concat [ 1 1 0 0], L_0x1550c2700, L_0x1550c2380;
L_0x1550c3230 .functor MUXZ 2, L_0x1550c30f0, L_0x1550c2fd0, L_0x1550c2970, C4<>;
S_0x155168010 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155167e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155167cd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155167d10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155168a40_0 .net "in", 1 0, L_0x1550c2e00;  1 drivers
v0x155168b00_0 .net "out", 0 0, L_0x1550c2cb0;  alias, 1 drivers
v0x155168bb0_0 .net "vld", 0 0, L_0x1550c2970;  alias, 1 drivers
L_0x1550c2a30 .part L_0x1550c2e00, 1, 1;
L_0x1550c2c10 .part L_0x1550c2e00, 0, 1;
S_0x155168390 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155168010;
 .timescale -9 -12;
L_0x1550c2b40 .functor NOT 1, L_0x1550c2a30, C4<0>, C4<0>, C4<0>;
L_0x1550c2cb0 .functor AND 1, L_0x1550c2b40, L_0x1550c2c10, C4<1>, C4<1>;
v0x155168560_0 .net *"_ivl_2", 0 0, L_0x1550c2a30;  1 drivers
v0x155168620_0 .net *"_ivl_3", 0 0, L_0x1550c2b40;  1 drivers
v0x1551686c0_0 .net *"_ivl_5", 0 0, L_0x1550c2c10;  1 drivers
L_0x1550c2970 .reduce/or L_0x1550c2e00;
S_0x155168750 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155168010;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155168750
v0x1551689a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1551689a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551689a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.164 ;
    %load/vec4 v0x1551689a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.165, 5;
    %load/vec4 v0x1551689a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551689a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.164;
T_76.165 ;
    %end;
S_0x155168cb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155167e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155168e80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155168ec0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155169730_0 .net "in", 1 0, L_0x1550c2850;  1 drivers
v0x1551697f0_0 .net "out", 0 0, L_0x1550c2700;  alias, 1 drivers
v0x1551698a0_0 .net "vld", 0 0, L_0x1550c2380;  alias, 1 drivers
L_0x1550c2480 .part L_0x1550c2850, 1, 1;
L_0x1550c2660 .part L_0x1550c2850, 0, 1;
S_0x155169090 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155168cb0;
 .timescale -9 -12;
L_0x1550c2590 .functor NOT 1, L_0x1550c2480, C4<0>, C4<0>, C4<0>;
L_0x1550c2700 .functor AND 1, L_0x1550c2590, L_0x1550c2660, C4<1>, C4<1>;
v0x155169250_0 .net *"_ivl_2", 0 0, L_0x1550c2480;  1 drivers
v0x155169310_0 .net *"_ivl_3", 0 0, L_0x1550c2590;  1 drivers
v0x1551693b0_0 .net *"_ivl_5", 0 0, L_0x1550c2660;  1 drivers
L_0x1550c2380 .reduce/or L_0x1550c2850;
S_0x155169440 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155168cb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155169440
v0x155169690_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155169690_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155169690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.166 ;
    %load/vec4 v0x155169690_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.167, 5;
    %load/vec4 v0x155169690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155169690_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.166;
T_77.167 ;
    %end;
S_0x155169ea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155167ac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155169ea0
v0x15516a0f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15516a0f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15516a0f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.168 ;
    %load/vec4 v0x15516a0f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.169, 5;
    %load/vec4 v0x15516a0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15516a0f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.168;
T_78.169 ;
    %end;
S_0x15516a410 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155167900;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15516a5e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15516a620 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15516cb40_0 .net "in", 3 0, L_0x1550c22e0;  1 drivers
v0x15516cc00_0 .net "out", 1 0, L_0x1550c2160;  alias, 1 drivers
v0x15516ccb0_0 .net "vld", 0 0, L_0x1550c1e50;  alias, 1 drivers
L_0x1550c1780 .part L_0x1550c22e0, 0, 2;
L_0x1550c1d30 .part L_0x1550c22e0, 2, 2;
S_0x15516a7f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15516a410;
 .timescale -9 -12;
L_0x1550c1e50 .functor OR 1, L_0x1550c12d0, L_0x1550c18a0, C4<0>, C4<0>;
L_0x158088ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15516c340_0 .net/2u *"_ivl_4", 0 0, L_0x158088ac0;  1 drivers
v0x15516c400_0 .net *"_ivl_6", 1 0, L_0x1550c1f00;  1 drivers
v0x15516c4a0_0 .net *"_ivl_8", 1 0, L_0x1550c2020;  1 drivers
v0x15516c550_0 .net "out_h", 0 0, L_0x1550c1be0;  1 drivers
v0x15516c610_0 .net "out_l", 0 0, L_0x1550c1630;  1 drivers
v0x15516c6e0_0 .net "out_vh", 0 0, L_0x1550c18a0;  1 drivers
v0x15516c790_0 .net "out_vl", 0 0, L_0x1550c12d0;  1 drivers
L_0x1550c1f00 .concat [ 1 1 0 0], L_0x1550c1be0, L_0x158088ac0;
L_0x1550c2020 .concat [ 1 1 0 0], L_0x1550c1630, L_0x1550c12d0;
L_0x1550c2160 .functor MUXZ 2, L_0x1550c2020, L_0x1550c1f00, L_0x1550c18a0, C4<>;
S_0x15516a9b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15516a7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15516a6a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15516a6e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15516b3e0_0 .net "in", 1 0, L_0x1550c1d30;  1 drivers
v0x15516b4a0_0 .net "out", 0 0, L_0x1550c1be0;  alias, 1 drivers
v0x15516b550_0 .net "vld", 0 0, L_0x1550c18a0;  alias, 1 drivers
L_0x1550c1960 .part L_0x1550c1d30, 1, 1;
L_0x1550c1b40 .part L_0x1550c1d30, 0, 1;
S_0x15516ad30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15516a9b0;
 .timescale -9 -12;
L_0x1550c1a70 .functor NOT 1, L_0x1550c1960, C4<0>, C4<0>, C4<0>;
L_0x1550c1be0 .functor AND 1, L_0x1550c1a70, L_0x1550c1b40, C4<1>, C4<1>;
v0x15516af00_0 .net *"_ivl_2", 0 0, L_0x1550c1960;  1 drivers
v0x15516afc0_0 .net *"_ivl_3", 0 0, L_0x1550c1a70;  1 drivers
v0x15516b060_0 .net *"_ivl_5", 0 0, L_0x1550c1b40;  1 drivers
L_0x1550c18a0 .reduce/or L_0x1550c1d30;
S_0x15516b0f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15516a9b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15516b0f0
v0x15516b340_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15516b340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15516b340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.170 ;
    %load/vec4 v0x15516b340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.171, 5;
    %load/vec4 v0x15516b340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15516b340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.170;
T_79.171 ;
    %end;
S_0x15516b650 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15516a7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15516b820 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15516b860 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15516c0d0_0 .net "in", 1 0, L_0x1550c1780;  1 drivers
v0x15516c190_0 .net "out", 0 0, L_0x1550c1630;  alias, 1 drivers
v0x15516c240_0 .net "vld", 0 0, L_0x1550c12d0;  alias, 1 drivers
L_0x1550c13b0 .part L_0x1550c1780, 1, 1;
L_0x1550c1590 .part L_0x1550c1780, 0, 1;
S_0x15516ba30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15516b650;
 .timescale -9 -12;
L_0x1550c14c0 .functor NOT 1, L_0x1550c13b0, C4<0>, C4<0>, C4<0>;
L_0x1550c1630 .functor AND 1, L_0x1550c14c0, L_0x1550c1590, C4<1>, C4<1>;
v0x15516bbf0_0 .net *"_ivl_2", 0 0, L_0x1550c13b0;  1 drivers
v0x15516bcb0_0 .net *"_ivl_3", 0 0, L_0x1550c14c0;  1 drivers
v0x15516bd50_0 .net *"_ivl_5", 0 0, L_0x1550c1590;  1 drivers
L_0x1550c12d0 .reduce/or L_0x1550c1780;
S_0x15516bde0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15516b650;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15516bde0
v0x15516c030_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15516c030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15516c030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.172 ;
    %load/vec4 v0x15516c030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.173, 5;
    %load/vec4 v0x15516c030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15516c030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.172;
T_80.173 ;
    %end;
S_0x15516c840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15516a410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15516c840
v0x15516ca90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15516ca90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15516ca90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.174 ;
    %load/vec4 v0x15516ca90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.175, 5;
    %load/vec4 v0x15516ca90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15516ca90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.174;
T_81.175 ;
    %end;
S_0x15516d2b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155167520;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15516d2b0
v0x15516d500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15516d500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15516d500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.176 ;
    %load/vec4 v0x15516d500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.177, 5;
    %load/vec4 v0x15516d500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15516d500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.176;
T_82.177 ;
    %end;
S_0x15516dd20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155160d20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15516dd20
v0x15516df70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x15516df70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15516df70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.178 ;
    %load/vec4 v0x15516df70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.179, 5;
    %load/vec4 v0x15516df70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15516df70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.178;
T_83.179 ;
    %end;
S_0x15516e290 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155160b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15516e460 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15516e4a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15517b5e0_0 .net "in", 15 0, L_0x1550c11f0;  1 drivers
v0x15517b6a0_0 .net "out", 3 0, L_0x1550c1070;  alias, 1 drivers
v0x15517b750_0 .net "vld", 0 0, L_0x1550c0d60;  alias, 1 drivers
L_0x1550be570 .part L_0x1550c11f0, 0, 8;
L_0x1550c0c80 .part L_0x1550c11f0, 8, 8;
S_0x15516e670 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15516e290;
 .timescale -9 -12;
L_0x1550c0d60 .functor OR 1, L_0x1550be0e0, L_0x1550c07f0, C4<0>, C4<0>;
L_0x158088a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15517ade0_0 .net/2u *"_ivl_4", 0 0, L_0x158088a78;  1 drivers
v0x15517aea0_0 .net *"_ivl_6", 3 0, L_0x1550c0e10;  1 drivers
v0x15517af40_0 .net *"_ivl_8", 3 0, L_0x1550c0f30;  1 drivers
v0x15517aff0_0 .net "out_h", 2 0, L_0x1550c0b00;  1 drivers
v0x15517b0b0_0 .net "out_l", 2 0, L_0x1550be3f0;  1 drivers
v0x15517b180_0 .net "out_vh", 0 0, L_0x1550c07f0;  1 drivers
v0x15517b230_0 .net "out_vl", 0 0, L_0x1550be0e0;  1 drivers
L_0x1550c0e10 .concat [ 3 1 0 0], L_0x1550c0b00, L_0x158088a78;
L_0x1550c0f30 .concat [ 3 1 0 0], L_0x1550be3f0, L_0x1550be0e0;
L_0x1550c1070 .functor MUXZ 4, L_0x1550c0f30, L_0x1550c0e10, L_0x1550c07f0, C4<>;
S_0x15516e830 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15516e670;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15516e520 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15516e560 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155174870_0 .net "in", 7 0, L_0x1550c0c80;  1 drivers
v0x155174930_0 .net "out", 2 0, L_0x1550c0b00;  alias, 1 drivers
v0x1551749e0_0 .net "vld", 0 0, L_0x1550c07f0;  alias, 1 drivers
L_0x1550bf640 .part L_0x1550c0c80, 0, 4;
L_0x1550c0710 .part L_0x1550c0c80, 4, 4;
S_0x15516ebb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15516e830;
 .timescale -9 -12;
L_0x1550c07f0 .functor OR 1, L_0x1550bf1b0, L_0x1550c0280, C4<0>, C4<0>;
L_0x158088a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155174070_0 .net/2u *"_ivl_4", 0 0, L_0x158088a30;  1 drivers
v0x155174130_0 .net *"_ivl_6", 2 0, L_0x1550c08a0;  1 drivers
v0x1551741d0_0 .net *"_ivl_8", 2 0, L_0x1550c09c0;  1 drivers
v0x155174280_0 .net "out_h", 1 0, L_0x1550c0590;  1 drivers
v0x155174340_0 .net "out_l", 1 0, L_0x1550bf4c0;  1 drivers
v0x155174410_0 .net "out_vh", 0 0, L_0x1550c0280;  1 drivers
v0x1551744c0_0 .net "out_vl", 0 0, L_0x1550bf1b0;  1 drivers
L_0x1550c08a0 .concat [ 2 1 0 0], L_0x1550c0590, L_0x158088a30;
L_0x1550c09c0 .concat [ 2 1 0 0], L_0x1550bf4c0, L_0x1550bf1b0;
L_0x1550c0b00 .functor MUXZ 3, L_0x1550c09c0, L_0x1550c08a0, L_0x1550c0280, C4<>;
S_0x15516ed80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15516ebb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15516ea40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15516ea80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155171460_0 .net "in", 3 0, L_0x1550c0710;  1 drivers
v0x155171520_0 .net "out", 1 0, L_0x1550c0590;  alias, 1 drivers
v0x1551715d0_0 .net "vld", 0 0, L_0x1550c0280;  alias, 1 drivers
L_0x1550bfbb0 .part L_0x1550c0710, 0, 2;
L_0x1550c0160 .part L_0x1550c0710, 2, 2;
S_0x15516f100 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15516ed80;
 .timescale -9 -12;
L_0x1550c0280 .functor OR 1, L_0x1550bf6e0, L_0x1550bfcd0, C4<0>, C4<0>;
L_0x1580889e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155170c60_0 .net/2u *"_ivl_4", 0 0, L_0x1580889e8;  1 drivers
v0x155170d20_0 .net *"_ivl_6", 1 0, L_0x1550c0330;  1 drivers
v0x155170dc0_0 .net *"_ivl_8", 1 0, L_0x1550c0450;  1 drivers
v0x155170e70_0 .net "out_h", 0 0, L_0x1550c0010;  1 drivers
v0x155170f30_0 .net "out_l", 0 0, L_0x1550bfa60;  1 drivers
v0x155171000_0 .net "out_vh", 0 0, L_0x1550bfcd0;  1 drivers
v0x1551710b0_0 .net "out_vl", 0 0, L_0x1550bf6e0;  1 drivers
L_0x1550c0330 .concat [ 1 1 0 0], L_0x1550c0010, L_0x1580889e8;
L_0x1550c0450 .concat [ 1 1 0 0], L_0x1550bfa60, L_0x1550bf6e0;
L_0x1550c0590 .functor MUXZ 2, L_0x1550c0450, L_0x1550c0330, L_0x1550bfcd0, C4<>;
S_0x15516f2d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15516f100;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15516ef90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15516efd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15516fd00_0 .net "in", 1 0, L_0x1550c0160;  1 drivers
v0x15516fdc0_0 .net "out", 0 0, L_0x1550c0010;  alias, 1 drivers
v0x15516fe70_0 .net "vld", 0 0, L_0x1550bfcd0;  alias, 1 drivers
L_0x1550bfd90 .part L_0x1550c0160, 1, 1;
L_0x1550bff70 .part L_0x1550c0160, 0, 1;
S_0x15516f650 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15516f2d0;
 .timescale -9 -12;
L_0x1550bfea0 .functor NOT 1, L_0x1550bfd90, C4<0>, C4<0>, C4<0>;
L_0x1550c0010 .functor AND 1, L_0x1550bfea0, L_0x1550bff70, C4<1>, C4<1>;
v0x15516f820_0 .net *"_ivl_2", 0 0, L_0x1550bfd90;  1 drivers
v0x15516f8e0_0 .net *"_ivl_3", 0 0, L_0x1550bfea0;  1 drivers
v0x15516f980_0 .net *"_ivl_5", 0 0, L_0x1550bff70;  1 drivers
L_0x1550bfcd0 .reduce/or L_0x1550c0160;
S_0x15516fa10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15516f2d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15516fa10
v0x15516fc60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15516fc60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15516fc60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.180 ;
    %load/vec4 v0x15516fc60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.181, 5;
    %load/vec4 v0x15516fc60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15516fc60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.180;
T_84.181 ;
    %end;
S_0x15516ff70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15516f100;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155170140 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155170180 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551709f0_0 .net "in", 1 0, L_0x1550bfbb0;  1 drivers
v0x155170ab0_0 .net "out", 0 0, L_0x1550bfa60;  alias, 1 drivers
v0x155170b60_0 .net "vld", 0 0, L_0x1550bf6e0;  alias, 1 drivers
L_0x1550bf7e0 .part L_0x1550bfbb0, 1, 1;
L_0x1550bf9c0 .part L_0x1550bfbb0, 0, 1;
S_0x155170350 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15516ff70;
 .timescale -9 -12;
L_0x1550bf8f0 .functor NOT 1, L_0x1550bf7e0, C4<0>, C4<0>, C4<0>;
L_0x1550bfa60 .functor AND 1, L_0x1550bf8f0, L_0x1550bf9c0, C4<1>, C4<1>;
v0x155170510_0 .net *"_ivl_2", 0 0, L_0x1550bf7e0;  1 drivers
v0x1551705d0_0 .net *"_ivl_3", 0 0, L_0x1550bf8f0;  1 drivers
v0x155170670_0 .net *"_ivl_5", 0 0, L_0x1550bf9c0;  1 drivers
L_0x1550bf6e0 .reduce/or L_0x1550bfbb0;
S_0x155170700 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15516ff70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155170700
v0x155170950_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155170950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155170950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.182 ;
    %load/vec4 v0x155170950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.183, 5;
    %load/vec4 v0x155170950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155170950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.182;
T_85.183 ;
    %end;
S_0x155171160 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15516ed80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155171160
v0x1551713b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1551713b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551713b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.184 ;
    %load/vec4 v0x1551713b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.185, 5;
    %load/vec4 v0x1551713b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551713b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.184;
T_86.185 ;
    %end;
S_0x1551716d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15516ebb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551718a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1551718e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155173e00_0 .net "in", 3 0, L_0x1550bf640;  1 drivers
v0x155173ec0_0 .net "out", 1 0, L_0x1550bf4c0;  alias, 1 drivers
v0x155173f70_0 .net "vld", 0 0, L_0x1550bf1b0;  alias, 1 drivers
L_0x1550beae0 .part L_0x1550bf640, 0, 2;
L_0x1550bf090 .part L_0x1550bf640, 2, 2;
S_0x155171ab0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551716d0;
 .timescale -9 -12;
L_0x1550bf1b0 .functor OR 1, L_0x1550be610, L_0x1550bec00, C4<0>, C4<0>;
L_0x1580889a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155173600_0 .net/2u *"_ivl_4", 0 0, L_0x1580889a0;  1 drivers
v0x1551736c0_0 .net *"_ivl_6", 1 0, L_0x1550bf260;  1 drivers
v0x155173760_0 .net *"_ivl_8", 1 0, L_0x1550bf380;  1 drivers
v0x155173810_0 .net "out_h", 0 0, L_0x1550bef40;  1 drivers
v0x1551738d0_0 .net "out_l", 0 0, L_0x1550be990;  1 drivers
v0x1551739a0_0 .net "out_vh", 0 0, L_0x1550bec00;  1 drivers
v0x155173a50_0 .net "out_vl", 0 0, L_0x1550be610;  1 drivers
L_0x1550bf260 .concat [ 1 1 0 0], L_0x1550bef40, L_0x1580889a0;
L_0x1550bf380 .concat [ 1 1 0 0], L_0x1550be990, L_0x1550be610;
L_0x1550bf4c0 .functor MUXZ 2, L_0x1550bf380, L_0x1550bf260, L_0x1550bec00, C4<>;
S_0x155171c70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155171ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155171960 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551719a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551726a0_0 .net "in", 1 0, L_0x1550bf090;  1 drivers
v0x155172760_0 .net "out", 0 0, L_0x1550bef40;  alias, 1 drivers
v0x155172810_0 .net "vld", 0 0, L_0x1550bec00;  alias, 1 drivers
L_0x1550becc0 .part L_0x1550bf090, 1, 1;
L_0x1550beea0 .part L_0x1550bf090, 0, 1;
S_0x155171ff0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155171c70;
 .timescale -9 -12;
L_0x1550bedd0 .functor NOT 1, L_0x1550becc0, C4<0>, C4<0>, C4<0>;
L_0x1550bef40 .functor AND 1, L_0x1550bedd0, L_0x1550beea0, C4<1>, C4<1>;
v0x1551721c0_0 .net *"_ivl_2", 0 0, L_0x1550becc0;  1 drivers
v0x155172280_0 .net *"_ivl_3", 0 0, L_0x1550bedd0;  1 drivers
v0x155172320_0 .net *"_ivl_5", 0 0, L_0x1550beea0;  1 drivers
L_0x1550bec00 .reduce/or L_0x1550bf090;
S_0x1551723b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155171c70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551723b0
v0x155172600_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155172600_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155172600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.186 ;
    %load/vec4 v0x155172600_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.187, 5;
    %load/vec4 v0x155172600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155172600_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.186;
T_87.187 ;
    %end;
S_0x155172910 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155171ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155172ae0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155172b20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155173390_0 .net "in", 1 0, L_0x1550beae0;  1 drivers
v0x155173450_0 .net "out", 0 0, L_0x1550be990;  alias, 1 drivers
v0x155173500_0 .net "vld", 0 0, L_0x1550be610;  alias, 1 drivers
L_0x1550be710 .part L_0x1550beae0, 1, 1;
L_0x1550be8f0 .part L_0x1550beae0, 0, 1;
S_0x155172cf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155172910;
 .timescale -9 -12;
L_0x1550be820 .functor NOT 1, L_0x1550be710, C4<0>, C4<0>, C4<0>;
L_0x1550be990 .functor AND 1, L_0x1550be820, L_0x1550be8f0, C4<1>, C4<1>;
v0x155172eb0_0 .net *"_ivl_2", 0 0, L_0x1550be710;  1 drivers
v0x155172f70_0 .net *"_ivl_3", 0 0, L_0x1550be820;  1 drivers
v0x155173010_0 .net *"_ivl_5", 0 0, L_0x1550be8f0;  1 drivers
L_0x1550be610 .reduce/or L_0x1550beae0;
S_0x1551730a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155172910;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551730a0
v0x1551732f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1551732f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551732f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.188 ;
    %load/vec4 v0x1551732f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.189, 5;
    %load/vec4 v0x1551732f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551732f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.188;
T_88.189 ;
    %end;
S_0x155173b00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551716d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155173b00
v0x155173d50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155173d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155173d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.190 ;
    %load/vec4 v0x155173d50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.191, 5;
    %load/vec4 v0x155173d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155173d50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.190;
T_89.191 ;
    %end;
S_0x155174570 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15516e830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155174570
v0x1551747c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1551747c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551747c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.192 ;
    %load/vec4 v0x1551747c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.193, 5;
    %load/vec4 v0x1551747c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551747c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.192;
T_90.193 ;
    %end;
S_0x155174ae0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15516e670;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155174cb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155174cf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15517ab70_0 .net "in", 7 0, L_0x1550be570;  1 drivers
v0x15517ac30_0 .net "out", 2 0, L_0x1550be3f0;  alias, 1 drivers
v0x15517ace0_0 .net "vld", 0 0, L_0x1550be0e0;  alias, 1 drivers
L_0x1550bce30 .part L_0x1550be570, 0, 4;
L_0x1550be000 .part L_0x1550be570, 4, 4;
S_0x155174ec0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155174ae0;
 .timescale -9 -12;
L_0x1550be0e0 .functor OR 1, L_0x1550bc9a0, L_0x1550bda70, C4<0>, C4<0>;
L_0x158088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15517a370_0 .net/2u *"_ivl_4", 0 0, L_0x158088958;  1 drivers
v0x15517a430_0 .net *"_ivl_6", 2 0, L_0x1550be180;  1 drivers
v0x15517a4d0_0 .net *"_ivl_8", 2 0, L_0x1550be2b0;  1 drivers
v0x15517a580_0 .net "out_h", 1 0, L_0x1550bde80;  1 drivers
v0x15517a640_0 .net "out_l", 1 0, L_0x1550bccb0;  1 drivers
v0x15517a710_0 .net "out_vh", 0 0, L_0x1550bda70;  1 drivers
v0x15517a7c0_0 .net "out_vl", 0 0, L_0x1550bc9a0;  1 drivers
L_0x1550be180 .concat [ 2 1 0 0], L_0x1550bde80, L_0x158088958;
L_0x1550be2b0 .concat [ 2 1 0 0], L_0x1550bccb0, L_0x1550bc9a0;
L_0x1550be3f0 .functor MUXZ 3, L_0x1550be2b0, L_0x1550be180, L_0x1550bda70, C4<>;
S_0x155175080 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155174ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155174d70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155174db0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155177760_0 .net "in", 3 0, L_0x1550be000;  1 drivers
v0x155177820_0 .net "out", 1 0, L_0x1550bde80;  alias, 1 drivers
v0x1551778d0_0 .net "vld", 0 0, L_0x1550bda70;  alias, 1 drivers
L_0x1550bd3a0 .part L_0x1550be000, 0, 2;
L_0x1550bd950 .part L_0x1550be000, 2, 2;
S_0x155175400 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155175080;
 .timescale -9 -12;
L_0x1550bda70 .functor OR 1, L_0x1550bced0, L_0x1550bd4c0, C4<0>, C4<0>;
L_0x158088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155176f60_0 .net/2u *"_ivl_4", 0 0, L_0x158088910;  1 drivers
v0x155177020_0 .net *"_ivl_6", 1 0, L_0x1550b5f30;  1 drivers
v0x1551770c0_0 .net *"_ivl_8", 1 0, L_0x1550bdd60;  1 drivers
v0x155177170_0 .net "out_h", 0 0, L_0x1550bd800;  1 drivers
v0x155177230_0 .net "out_l", 0 0, L_0x1550bd250;  1 drivers
v0x155177300_0 .net "out_vh", 0 0, L_0x1550bd4c0;  1 drivers
v0x1551773b0_0 .net "out_vl", 0 0, L_0x1550bced0;  1 drivers
L_0x1550b5f30 .concat [ 1 1 0 0], L_0x1550bd800, L_0x158088910;
L_0x1550bdd60 .concat [ 1 1 0 0], L_0x1550bd250, L_0x1550bced0;
L_0x1550bde80 .functor MUXZ 2, L_0x1550bdd60, L_0x1550b5f30, L_0x1550bd4c0, C4<>;
S_0x1551755d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155175400;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155175290 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551752d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155176000_0 .net "in", 1 0, L_0x1550bd950;  1 drivers
v0x1551760c0_0 .net "out", 0 0, L_0x1550bd800;  alias, 1 drivers
v0x155176170_0 .net "vld", 0 0, L_0x1550bd4c0;  alias, 1 drivers
L_0x1550bd580 .part L_0x1550bd950, 1, 1;
L_0x1550bd760 .part L_0x1550bd950, 0, 1;
S_0x155175950 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551755d0;
 .timescale -9 -12;
L_0x1550bd690 .functor NOT 1, L_0x1550bd580, C4<0>, C4<0>, C4<0>;
L_0x1550bd800 .functor AND 1, L_0x1550bd690, L_0x1550bd760, C4<1>, C4<1>;
v0x155175b20_0 .net *"_ivl_2", 0 0, L_0x1550bd580;  1 drivers
v0x155175be0_0 .net *"_ivl_3", 0 0, L_0x1550bd690;  1 drivers
v0x155175c80_0 .net *"_ivl_5", 0 0, L_0x1550bd760;  1 drivers
L_0x1550bd4c0 .reduce/or L_0x1550bd950;
S_0x155175d10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551755d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155175d10
v0x155175f60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155175f60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155175f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.194 ;
    %load/vec4 v0x155175f60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.195, 5;
    %load/vec4 v0x155175f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155175f60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.194;
T_91.195 ;
    %end;
S_0x155176270 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155175400;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155176440 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155176480 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155176cf0_0 .net "in", 1 0, L_0x1550bd3a0;  1 drivers
v0x155176db0_0 .net "out", 0 0, L_0x1550bd250;  alias, 1 drivers
v0x155176e60_0 .net "vld", 0 0, L_0x1550bced0;  alias, 1 drivers
L_0x1550bcfd0 .part L_0x1550bd3a0, 1, 1;
L_0x1550bd1b0 .part L_0x1550bd3a0, 0, 1;
S_0x155176650 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155176270;
 .timescale -9 -12;
L_0x1550bd0e0 .functor NOT 1, L_0x1550bcfd0, C4<0>, C4<0>, C4<0>;
L_0x1550bd250 .functor AND 1, L_0x1550bd0e0, L_0x1550bd1b0, C4<1>, C4<1>;
v0x155176810_0 .net *"_ivl_2", 0 0, L_0x1550bcfd0;  1 drivers
v0x1551768d0_0 .net *"_ivl_3", 0 0, L_0x1550bd0e0;  1 drivers
v0x155176970_0 .net *"_ivl_5", 0 0, L_0x1550bd1b0;  1 drivers
L_0x1550bced0 .reduce/or L_0x1550bd3a0;
S_0x155176a00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155176270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155176a00
v0x155176c50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155176c50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155176c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.196 ;
    %load/vec4 v0x155176c50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.197, 5;
    %load/vec4 v0x155176c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155176c50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.196;
T_92.197 ;
    %end;
S_0x155177460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155175080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155177460
v0x1551776b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1551776b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551776b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.198 ;
    %load/vec4 v0x1551776b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.199, 5;
    %load/vec4 v0x1551776b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551776b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.198;
T_93.199 ;
    %end;
S_0x1551779d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155174ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155177ba0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155177be0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15517a100_0 .net "in", 3 0, L_0x1550bce30;  1 drivers
v0x15517a1c0_0 .net "out", 1 0, L_0x1550bccb0;  alias, 1 drivers
v0x15517a270_0 .net "vld", 0 0, L_0x1550bc9a0;  alias, 1 drivers
L_0x1550bc2d0 .part L_0x1550bce30, 0, 2;
L_0x1550bc880 .part L_0x1550bce30, 2, 2;
S_0x155177db0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551779d0;
 .timescale -9 -12;
L_0x1550bc9a0 .functor OR 1, L_0x1550bbe50, L_0x1550bc3f0, C4<0>, C4<0>;
L_0x1580888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155179900_0 .net/2u *"_ivl_4", 0 0, L_0x1580888c8;  1 drivers
v0x1551799c0_0 .net *"_ivl_6", 1 0, L_0x1550bca50;  1 drivers
v0x155179a60_0 .net *"_ivl_8", 1 0, L_0x1550bcb70;  1 drivers
v0x155179b10_0 .net "out_h", 0 0, L_0x1550bc730;  1 drivers
v0x155179bd0_0 .net "out_l", 0 0, L_0x1550bc180;  1 drivers
v0x155179ca0_0 .net "out_vh", 0 0, L_0x1550bc3f0;  1 drivers
v0x155179d50_0 .net "out_vl", 0 0, L_0x1550bbe50;  1 drivers
L_0x1550bca50 .concat [ 1 1 0 0], L_0x1550bc730, L_0x1580888c8;
L_0x1550bcb70 .concat [ 1 1 0 0], L_0x1550bc180, L_0x1550bbe50;
L_0x1550bccb0 .functor MUXZ 2, L_0x1550bcb70, L_0x1550bca50, L_0x1550bc3f0, C4<>;
S_0x155177f70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155177db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155177c60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155177ca0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551789a0_0 .net "in", 1 0, L_0x1550bc880;  1 drivers
v0x155178a60_0 .net "out", 0 0, L_0x1550bc730;  alias, 1 drivers
v0x155178b10_0 .net "vld", 0 0, L_0x1550bc3f0;  alias, 1 drivers
L_0x1550bc4b0 .part L_0x1550bc880, 1, 1;
L_0x1550bc690 .part L_0x1550bc880, 0, 1;
S_0x1551782f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155177f70;
 .timescale -9 -12;
L_0x1550bc5c0 .functor NOT 1, L_0x1550bc4b0, C4<0>, C4<0>, C4<0>;
L_0x1550bc730 .functor AND 1, L_0x1550bc5c0, L_0x1550bc690, C4<1>, C4<1>;
v0x1551784c0_0 .net *"_ivl_2", 0 0, L_0x1550bc4b0;  1 drivers
v0x155178580_0 .net *"_ivl_3", 0 0, L_0x1550bc5c0;  1 drivers
v0x155178620_0 .net *"_ivl_5", 0 0, L_0x1550bc690;  1 drivers
L_0x1550bc3f0 .reduce/or L_0x1550bc880;
S_0x1551786b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155177f70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551786b0
v0x155178900_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155178900_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155178900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.200 ;
    %load/vec4 v0x155178900_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.201, 5;
    %load/vec4 v0x155178900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155178900_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.200;
T_94.201 ;
    %end;
S_0x155178c10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155177db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155178de0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155178e20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155179690_0 .net "in", 1 0, L_0x1550bc2d0;  1 drivers
v0x155179750_0 .net "out", 0 0, L_0x1550bc180;  alias, 1 drivers
v0x155179800_0 .net "vld", 0 0, L_0x1550bbe50;  alias, 1 drivers
L_0x1550bbf30 .part L_0x1550bc2d0, 1, 1;
L_0x1550bc0e0 .part L_0x1550bc2d0, 0, 1;
S_0x155178ff0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155178c10;
 .timescale -9 -12;
L_0x1550bc010 .functor NOT 1, L_0x1550bbf30, C4<0>, C4<0>, C4<0>;
L_0x1550bc180 .functor AND 1, L_0x1550bc010, L_0x1550bc0e0, C4<1>, C4<1>;
v0x1551791b0_0 .net *"_ivl_2", 0 0, L_0x1550bbf30;  1 drivers
v0x155179270_0 .net *"_ivl_3", 0 0, L_0x1550bc010;  1 drivers
v0x155179310_0 .net *"_ivl_5", 0 0, L_0x1550bc0e0;  1 drivers
L_0x1550bbe50 .reduce/or L_0x1550bc2d0;
S_0x1551793a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155178c10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551793a0
v0x1551795f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1551795f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551795f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.202 ;
    %load/vec4 v0x1551795f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.203, 5;
    %load/vec4 v0x1551795f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551795f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.202;
T_95.203 ;
    %end;
S_0x155179e00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551779d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155179e00
v0x15517a050_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15517a050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15517a050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.204 ;
    %load/vec4 v0x15517a050_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.205, 5;
    %load/vec4 v0x15517a050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15517a050_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.204;
T_96.205 ;
    %end;
S_0x15517a870 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155174ae0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15517a870
v0x15517aac0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15517aac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15517aac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.206 ;
    %load/vec4 v0x15517aac0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.207, 5;
    %load/vec4 v0x15517aac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15517aac0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.206;
T_97.207 ;
    %end;
S_0x15517b2e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15516e290;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15517b2e0
v0x15517b530_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15517b530_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15517b530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.208 ;
    %load/vec4 v0x15517b530_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.209, 5;
    %load/vec4 v0x15517b530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15517b530_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.208;
T_98.209 ;
    %end;
S_0x15517bd50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551607d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15517bd50
v0x15517bfa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x15517bfa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15517bfa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.210 ;
    %load/vec4 v0x15517bfa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.211, 5;
    %load/vec4 v0x15517bfa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15517bfa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.210;
T_99.211 ;
    %end;
S_0x15517c2c0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x155160420;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15517c2c0
v0x15517c520_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x15517c520_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15517c520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_100.212 ;
    %load/vec4 v0x15517c520_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_100.213, 5;
    %load/vec4 v0x15517c520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15517c520_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_100.212;
T_100.213 ;
    %end;
S_0x15517d550 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15517d810 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x158089180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15517ddd0_0 .net/2u *"_ivl_0", 0 0, L_0x158089180;  1 drivers
L_0x1580891c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15517de90_0 .net/2u *"_ivl_4", 0 0, L_0x1580891c8;  1 drivers
v0x15517df30_0 .net "a", 7 0, L_0x1550caab0;  1 drivers
v0x15517dfe0_0 .net "ain", 8 0, L_0x1550ca750;  1 drivers
v0x15517e0a0_0 .net "b", 7 0, L_0x1550c9d70;  1 drivers
v0x15517e180_0 .net "bin", 8 0, L_0x1550ca850;  1 drivers
v0x15517e220_0 .net "c", 8 0, L_0x1550ca9b0;  alias, 1 drivers
L_0x1550ca750 .concat [ 8 1 0 0], L_0x1550caab0, L_0x158089180;
L_0x1550ca850 .concat [ 8 1 0 0], L_0x1550c9d70, L_0x1580891c8;
S_0x15517d920 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15517d550;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15517dae0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x15517d890_0 .net "a", 8 0, L_0x1550ca750;  alias, 1 drivers
v0x15517dc10_0 .net "b", 8 0, L_0x1550ca850;  alias, 1 drivers
v0x15517dcc0_0 .net "c", 8 0, L_0x1550ca9b0;  alias, 1 drivers
L_0x1550ca9b0 .arith/sub 9, L_0x1550ca750, L_0x1550ca850;
S_0x15517e310 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x155115a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x15517e4d0 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x15517e510 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x1550da660 .functor NOT 8, L_0x1550db190, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1550da9b0 .functor NOT 1, L_0x1550da910, C4<0>, C4<0>, C4<0>;
L_0x1550dac10 .functor OR 1, L_0x1550da9b0, L_0x1550dab30, C4<0>, C4<0>;
v0x15517eb80_0 .net *"_ivl_10", 0 0, L_0x1550da9b0;  1 drivers
v0x15517ec30_0 .net *"_ivl_13", 1 0, L_0x1550daa20;  1 drivers
v0x15517ece0_0 .net *"_ivl_15", 0 0, L_0x1550dab30;  1 drivers
v0x15517ed90_0 .net *"_ivl_17", 0 0, L_0x1550dac10;  1 drivers
v0x15517ee30_0 .net *"_ivl_19", 4 0, L_0x1550dad00;  1 drivers
L_0x158089c30 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x15517ef20_0 .net/2u *"_ivl_20", 4 0, L_0x158089c30;  1 drivers
v0x15517efd0_0 .net *"_ivl_22", 4 0, L_0x1550dae00;  1 drivers
v0x15517f080_0 .net *"_ivl_25", 4 0, L_0x1550daf40;  1 drivers
v0x15517f130_0 .net *"_ivl_5", 0 0, L_0x1550da710;  1 drivers
v0x15517f240_0 .net *"_ivl_9", 0 0, L_0x1550da910;  1 drivers
v0x15517f2f0_0 .net "e_o", 1 0, L_0x1550d9fe0;  alias, 1 drivers
v0x15517f3a0_0 .net "exp_o", 7 0, L_0x1550db190;  1 drivers
v0x15517f450_0 .net "exp_oN", 7 0, L_0x1550da7b0;  1 drivers
v0x15517f500_0 .net "exp_oN_tmp", 7 0, L_0x1550da080;  1 drivers
v0x15517f5c0_0 .net "r_o", 4 0, L_0x1550db0b0;  alias, 1 drivers
L_0x1550d9fe0 .part L_0x1550db190, 0, 2;
L_0x1550da710 .part L_0x1550db190, 7, 1;
L_0x1550da7b0 .functor MUXZ 8, L_0x1550db190, L_0x1550da080, L_0x1550da710, C4<>;
L_0x1550da910 .part L_0x1550db190, 7, 1;
L_0x1550daa20 .part L_0x1550da7b0, 0, 2;
L_0x1550dab30 .reduce/or L_0x1550daa20;
L_0x1550dad00 .part L_0x1550da7b0, 2, 5;
L_0x1550dae00 .arith/sum 5, L_0x1550dad00, L_0x158089c30;
L_0x1550daf40 .part L_0x1550da7b0, 2, 5;
L_0x1550db0b0 .functor MUXZ 5, L_0x1550daf40, L_0x1550dae00, L_0x1550dac10, C4<>;
S_0x15517e6e0 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x15517e310;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x15517e8b0 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x158089be8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x15517e930_0 .net/2u *"_ivl_0", 7 0, L_0x158089be8;  1 drivers
v0x15517e9f0_0 .net "a", 7 0, L_0x1550da660;  1 drivers
v0x15517ea90_0 .net "c", 7 0, L_0x1550da080;  alias, 1 drivers
L_0x1550da080 .arith/sum 8, L_0x1550da660, L_0x158089be8;
S_0x155184b70 .scope function.vec4.s32, "full_nbits_abs" "full_nbits_abs" 3 20, 3 20 0, S_0x1551045f0;
 .timescale -9 -12;
v0x155184d30_0 .var "P", 31 0;
; Variable full_nbits_abs is vec4 return value of scope S_0x155184b70
TD_fault_checker_tb.dut.full_nbits_abs ;
    %load/vec4 v0x155184d30_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_101.214, 4;
    %load/vec4 v0x155184d30_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to full_nbits_abs (store_vec4_to_lval)
    %jmp T_101.215;
T_101.214 ;
    %load/vec4 v0x155184d30_0;
    %ret/vec4 0, 0, 32;  Assign to full_nbits_abs (store_vec4_to_lval)
T_101.215 ;
    %end;
S_0x155184e90 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 113, 3 113 0, S_0x1551045f0;
 .timescale -9 -12;
v0x155185090_0 .var "P", 31 0;
v0x155185120_0 .var/i "count", 31 0;
v0x1551851c0_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x155184e90
v0x155185320_0 .var/i "j", 31 0;
v0x155185410_0 .var/i "nbits", 31 0;
v0x1551854c0_0 .var/i "num", 31 0;
v0x155185570_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x155185410_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_102.216, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_102.217;
T_102.216 ;
    %load/vec4 v0x155185090_0;
    %load/vec4 v0x155185410_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x155185570_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155185120_0, 0, 32;
    %load/vec4 v0x155185410_0;
    %subi 2, 0, 32;
    %store/vec4 v0x155185320_0, 0, 32;
T_102.218 ;
    %load/vec4 v0x155185320_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_102.219, 5;
    %load/vec4 v0x155185090_0;
    %load/vec4 v0x155185320_0;
    %part/s 1;
    %load/vec4 v0x155185570_0;
    %cmp/e;
    %jmp/0xz  T_102.220, 4;
    %load/vec4 v0x155185120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155185120_0, 0, 32;
    %jmp T_102.221;
T_102.220 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x155185320_0, 0, 32;
T_102.221 ;
    %load/vec4 v0x155185320_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155185320_0, 0, 32;
    %jmp T_102.218;
T_102.219 ;
    %load/vec4 v0x155185410_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x155185120_0;
    %add;
    %load/vec4 v0x1551851c0_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_102.222, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_102.223;
T_102.222 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x155185120_0;
    %add;
    %load/vec4 v0x1551851c0_0;
    %add;
    %load/vec4 v0x1551854c0_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_102.223 ;
T_102.217 ;
    %end;
S_0x155185610 .scope function.vec4.s7, "get_scale" "get_scale" 3 65, 3 65 0, S_0x1551045f0;
 .timescale -9 -12;
v0x1551857d0_0 .var "P", 31 0;
v0x155185890_0 .var "P_in", 31 0;
v0x155185930_0 .var "X", 31 0;
v0x1551859e0_0 .var/i "current_nbits", 31 0;
v0x155185a90_0 .var "exponent", 1 0;
v0x155185b80_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x155185610
v0x155185ce0_0 .var/i "k", 31 0;
v0x155185d90_0 .var "low_part", 29 0;
v0x155185ea0_0 .var "low_part_shifted", 31 0;
v0x155185f50_0 .var "mask", 31 0;
v0x155186000_0 .var "rc", 0 0;
v0x1551860a0_0 .var/i "regime", 31 0;
v0x155186150_0 .var "xin", 31 0;
v0x155186200_0 .var "xin_r", 31 0;
v0x1551862b0_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1551859e0_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x155185f50_0, 0, 32;
    %load/vec4 v0x155185890_0;
    %load/vec4 v0x155185f50_0;
    %and;
    %store/vec4 v0x1551857d0_0, 0, 32;
    %load/vec4 v0x1551857d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.224, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_103.225;
T_103.224 ;
    %load/vec4 v0x1551857d0_0;
    %load/vec4 v0x1551859e0_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x155186000_0, 0, 1;
    %load/vec4 v0x1551857d0_0;
    %store/vec4 v0x155186150_0, 0, 32;
    %load/vec4 v0x155186000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.226, 8;
    %load/vec4 v0x155186150_0;
    %inv;
    %load/vec4 v0x155185f50_0;
    %and;
    %store/vec4 v0x155186200_0, 0, 32;
    %jmp T_103.227;
T_103.226 ;
    %load/vec4 v0x155186150_0;
    %store/vec4 v0x155186200_0, 0, 32;
T_103.227 ;
    %load/vec4 v0x155186200_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1551859e0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x155186000_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x155185930_0, 0, 32;
    %load/vec4 v0x155185930_0;
    %load/vec4 v0x1551859e0_0;
    %store/vec4 v0x155115900_0, 0, 32;
    %store/vec4 v0x1551159c0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x155115610;
    %store/vec4 v0x155185ce0_0, 0, 32;
    %load/vec4 v0x155186000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.228, 8;
    %load/vec4 v0x155185ce0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551860a0_0, 0, 32;
    %jmp T_103.229;
T_103.228 ;
    %load/vec4 v0x155185ce0_0;
    %store/vec4 v0x1551860a0_0, 0, 32;
T_103.229 ;
    %load/vec4 v0x1551859e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_103.230, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x155185d90_0, 0, 30;
    %jmp T_103.231;
T_103.230 ;
    %load/vec4 v0x155186150_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1551859e0_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x155185d90_0, 0, 30;
T_103.231 ;
    %load/vec4 v0x155185d90_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x155185ea0_0, 0, 32;
    %load/vec4 v0x155185ea0_0;
    %load/vec4 v0x155185ce0_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x155185f50_0;
    %and;
    %store/vec4 v0x1551862b0_0, 0, 32;
    %load/vec4 v0x1551862b0_0;
    %load/vec4 v0x1551859e0_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x155185a90_0, 0, 2;
    %load/vec4 v0x1551860a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x155185a90_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_103.225 ;
    %end;
S_0x155186360 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 142, 3 142 0, S_0x1551045f0;
 .timescale -9 -12;
v0x155186520_0 .var "PA", 31 0;
v0x1551865e0_0 .var "PB", 31 0;
v0x155186680_0 .var/i "current_nbits", 31 0;
v0x155186710_0 .var/i "es", 31 0;
v0x1551867c0_0 .var/i "frac_indexA", 31 0;
v0x1551868b0_0 .var/i "frac_indexB", 31 0;
v0x155186960_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x155186360
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x155186520_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_104.234, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1551865e0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_104.234;
    %jmp/0xz  T_104.232, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.233;
T_104.232 ;
    %load/vec4 v0x155186520_0;
    %load/vec4 v0x155186680_0;
    %load/vec4 v0x155186710_0;
    %load/vec4 v0x155186960_0;
    %store/vec4 v0x1551854c0_0, 0, 32;
    %store/vec4 v0x1551851c0_0, 0, 32;
    %store/vec4 v0x155185410_0, 0, 32;
    %store/vec4 v0x155185090_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x155184e90;
    %store/vec4 v0x1551867c0_0, 0, 32;
    %load/vec4 v0x1551865e0_0;
    %load/vec4 v0x155186680_0;
    %load/vec4 v0x155186710_0;
    %load/vec4 v0x155186960_0;
    %store/vec4 v0x1551854c0_0, 0, 32;
    %store/vec4 v0x1551851c0_0, 0, 32;
    %store/vec4 v0x155185410_0, 0, 32;
    %store/vec4 v0x155185090_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x155184e90;
    %store/vec4 v0x1551868b0_0, 0, 32;
    %load/vec4 v0x1551867c0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_104.239, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1551867c0_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.239;
    %jmp/1 T_104.238, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1551868b0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_104.238;
    %jmp/1 T_104.237, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1551868b0_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.237;
    %jmp/0xz  T_104.235, 5;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.236;
T_104.235 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_104.236 ;
T_104.233 ;
    %end;
S_0x155186ab0 .scope module, "punt_adder" "posit_add" 3 245, 4 2 0, S_0x1551045f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x155186c70 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x155186cb0 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x155186cf0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x1550df4f0 .functor BUFZ 1, L_0x142e12450, C4<0>, C4<0>, C4<0>;
L_0x1550dfab0 .functor NOT 1, L_0x1550df740, C4<0>, C4<0>, C4<0>;
L_0x1550dfb20 .functor AND 1, L_0x1550dfa10, L_0x1550dfab0, C4<1>, C4<1>;
L_0x1550dfd30 .functor NOT 1, L_0x1550df8c0, C4<0>, C4<0>, C4<0>;
L_0x1550dfdc0 .functor AND 1, L_0x1550dfc30, L_0x1550dfd30, C4<1>, C4<1>;
L_0x1550dffa0 .functor OR 1, L_0x1550dff00, L_0x1550df740, C4<0>, C4<0>;
L_0x1550e0050 .functor NOT 1, L_0x1550dffa0, C4<0>, C4<0>, C4<0>;
L_0x1550e0250 .functor OR 1, L_0x1550e0140, L_0x1550df8c0, C4<0>, C4<0>;
L_0x1550e02c0 .functor NOT 1, L_0x1550e0250, C4<0>, C4<0>, C4<0>;
L_0x1550e03c0 .functor OR 1, L_0x1550dfb20, L_0x1550dfdc0, C4<0>, C4<0>;
L_0x1550e04b0 .functor AND 1, L_0x1550e0050, L_0x1550e02c0, C4<1>, C4<1>;
L_0x1550f90e0 .functor XNOR 1, L_0x1550df560, L_0x1550df600, C4<0>, C4<0>;
L_0x1550fae30 .functor BUFZ 5, L_0x1550fab40, C4<00000>, C4<00000>, C4<00000>;
L_0x1550fcc20 .functor OR 1, L_0x1550fad00, L_0x1550fcd60, C4<0>, C4<0>;
L_0x142e10470 .functor OR 1, L_0x142e10330, L_0x142e10730, C4<0>, C4<0>;
L_0x1550faf20 .functor AND 1, L_0x142e0df20, L_0x142e10470, C4<1>, C4<1>;
L_0x142e10910 .functor AND 1, L_0x142e0de80, L_0x142e0df20, C4<1>, C4<1>;
L_0x142e10a50 .functor OR 1, L_0x142e10330, L_0x142e10730, C4<0>, C4<0>;
L_0x142e10810 .functor NOT 1, L_0x142e10a50, C4<0>, C4<0>, C4<0>;
L_0x142e10ba0 .functor AND 1, L_0x142e10910, L_0x142e10810, C4<1>, C4<1>;
L_0x142e10c10 .functor OR 1, L_0x1550faf20, L_0x142e10ba0, C4<0>, C4<0>;
L_0x142e11ae0 .functor OR 1, L_0x1550e03c0, L_0x1550e04b0, C4<0>, C4<0>;
L_0x142e11bf0 .functor NOT 1, L_0x142e11b50, C4<0>, C4<0>, C4<0>;
L_0x142e11d60 .functor OR 1, L_0x142e11ae0, L_0x142e11bf0, C4<0>, C4<0>;
L_0x142e12290 .functor BUFZ 1, L_0x1550df4f0, C4<0>, C4<0>, C4<0>;
v0x155012b10_0 .net "DSR_e_diff", 4 0, L_0x1550fae30;  1 drivers
v0x155012ba0_0 .net "DSR_left_out", 31 0, L_0x142e0d1e0;  1 drivers
v0x155012c30_0 .net "DSR_left_out_t", 31 0, L_0x142e0cfb0;  1 drivers
v0x155012cc0_0 .net "DSR_right_in", 31 0, L_0x1550de440;  1 drivers
v0x155012d50_0 .net "DSR_right_out", 31 0, L_0x1550fc2b0;  1 drivers
v0x155012de0_0 .net "G", 0 0, L_0x142e0df20;  1 drivers
v0x155012e70_0 .net "L", 0 0, L_0x142e0de80;  1 drivers
v0x155012f00_0 .net "LOD_in", 31 0, L_0x1550fcff0;  1 drivers
v0x155012f90_0 .net "R", 0 0, L_0x142e10330;  1 drivers
v0x155013020_0 .net "St", 0 0, L_0x142e10730;  1 drivers
v0x1550130b0_0 .net *"_ivl_10", 30 0, L_0x1550df6a0;  1 drivers
v0x155013140_0 .net *"_ivl_100", 0 0, L_0x1550fa8d0;  1 drivers
L_0x15808b190 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1550131d0_0 .net/2u *"_ivl_101", 4 0, L_0x15808b190;  1 drivers
v0x155013260_0 .net *"_ivl_104", 4 0, L_0x1550fac60;  1 drivers
v0x1550132f0_0 .net *"_ivl_112", 0 0, L_0x1550fad00;  1 drivers
v0x155013380_0 .net *"_ivl_114", 0 0, L_0x1550fcd60;  1 drivers
v0x155013410_0 .net *"_ivl_115", 0 0, L_0x1550fcc20;  1 drivers
v0x1550135a0_0 .net *"_ivl_118", 30 0, L_0x1550fcf50;  1 drivers
v0x155013630_0 .net *"_ivl_124", 0 0, L_0x142e0d140;  1 drivers
v0x1550136c0_0 .net *"_ivl_126", 30 0, L_0x1550fd090;  1 drivers
L_0x15808ba00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155013750_0 .net/2u *"_ivl_127", 0 0, L_0x15808ba00;  1 drivers
v0x1550137e0_0 .net *"_ivl_129", 31 0, L_0x142e0d350;  1 drivers
L_0x15808bad8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x155013870_0 .net/2u *"_ivl_135", 2 0, L_0x15808bad8;  1 drivers
v0x155013900_0 .net *"_ivl_14", 30 0, L_0x1550df820;  1 drivers
L_0x15808bd60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155013990_0 .net/2u *"_ivl_143", 31 0, L_0x15808bd60;  1 drivers
v0x155013a20_0 .net *"_ivl_154", 33 0, L_0x142e103d0;  1 drivers
v0x155013ab0_0 .net *"_ivl_157", 0 0, L_0x142e10470;  1 drivers
v0x155013b40_0 .net *"_ivl_159", 0 0, L_0x1550faf20;  1 drivers
v0x155013bd0_0 .net *"_ivl_161", 0 0, L_0x142e10910;  1 drivers
v0x155013c60_0 .net *"_ivl_163", 0 0, L_0x142e10a50;  1 drivers
v0x155013cf0_0 .net *"_ivl_165", 0 0, L_0x142e10810;  1 drivers
v0x155013d80_0 .net *"_ivl_167", 0 0, L_0x142e10ba0;  1 drivers
L_0x15808bda8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155013e10_0 .net/2u *"_ivl_171", 30 0, L_0x15808bda8;  1 drivers
v0x1550134a0_0 .net *"_ivl_177", 31 0, L_0x142e112d0;  1 drivers
v0x1550140a0_0 .net *"_ivl_18", 0 0, L_0x1550dfa10;  1 drivers
L_0x15808be80 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155014130_0 .net *"_ivl_180", 26 0, L_0x15808be80;  1 drivers
L_0x15808bec8 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x1550141c0_0 .net/2u *"_ivl_181", 31 0, L_0x15808bec8;  1 drivers
v0x155014250_0 .net *"_ivl_183", 0 0, L_0x142e10e70;  1 drivers
v0x1550142e0_0 .net *"_ivl_186", 31 0, L_0x142e10fb0;  1 drivers
v0x155014370_0 .net *"_ivl_188", 31 0, L_0x142e11370;  1 drivers
v0x155014400_0 .net *"_ivl_19", 0 0, L_0x1550dfab0;  1 drivers
L_0x15808bf10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155014490_0 .net *"_ivl_191", 31 0, L_0x15808bf10;  1 drivers
v0x155014520_0 .net *"_ivl_194", 31 0, L_0x142e115e0;  1 drivers
v0x1550145b0_0 .net *"_ivl_197", 0 0, L_0x142e11ae0;  1 drivers
v0x155014640_0 .net *"_ivl_200", 0 0, L_0x142e11b50;  1 drivers
v0x1550146d0_0 .net *"_ivl_201", 0 0, L_0x142e11bf0;  1 drivers
v0x155014760_0 .net *"_ivl_203", 0 0, L_0x142e11d60;  1 drivers
L_0x15808bf58 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1550147f0_0 .net/2u *"_ivl_205", 30 0, L_0x15808bf58;  1 drivers
v0x155014880_0 .net *"_ivl_207", 31 0, L_0x142e11dd0;  1 drivers
v0x155014910_0 .net *"_ivl_210", 30 0, L_0x142e11880;  1 drivers
v0x1550149a0_0 .net *"_ivl_211", 31 0, L_0x142e11920;  1 drivers
v0x155014a30_0 .net *"_ivl_24", 0 0, L_0x1550dfc30;  1 drivers
v0x155014ac0_0 .net *"_ivl_25", 0 0, L_0x1550dfd30;  1 drivers
v0x155014b50_0 .net *"_ivl_30", 0 0, L_0x1550dff00;  1 drivers
v0x155014be0_0 .net *"_ivl_31", 0 0, L_0x1550dffa0;  1 drivers
v0x155014c70_0 .net *"_ivl_36", 0 0, L_0x1550e0140;  1 drivers
v0x155014d00_0 .net *"_ivl_37", 0 0, L_0x1550e0250;  1 drivers
L_0x15808a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155014d90_0 .net *"_ivl_45", 31 0, L_0x15808a140;  1 drivers
v0x155014e20_0 .net *"_ivl_48", 31 0, L_0x1550e0600;  1 drivers
L_0x15808a188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155014eb0_0 .net *"_ivl_51", 31 0, L_0x15808a188;  1 drivers
v0x155014f40_0 .net *"_ivl_54", 31 0, L_0x1550e0980;  1 drivers
v0x155014fd0_0 .net *"_ivl_62", 30 0, L_0x1550f8cd0;  1 drivers
v0x155015060_0 .net *"_ivl_64", 30 0, L_0x1550f8d70;  1 drivers
v0x1550150f0_0 .net *"_ivl_65", 0 0, L_0x1550f8c30;  1 drivers
L_0x15808aec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x155015180_0 .net/2u *"_ivl_67", 0 0, L_0x15808aec0;  1 drivers
L_0x15808af08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155013ea0_0 .net/2u *"_ivl_69", 0 0, L_0x15808af08;  1 drivers
v0x155013f30_0 .net *"_ivl_98", 2 0, L_0x1550faa20;  1 drivers
v0x155013fc0_0 .net "add_m", 32 0, L_0x1550fc9a0;  1 drivers
v0x155015210_0 .net "add_m_in1", 31 0, L_0x1550dec50;  1 drivers
v0x1550152a0_0 .net "diff", 8 0, L_0x1550fa6f0;  1 drivers
v0x155015330_0 .net "done", 0 0, L_0x142e12290;  alias, 1 drivers
v0x1550153c0_0 .net "e1", 1 0, L_0x1550ec9e0;  1 drivers
v0x155015450_0 .net "e2", 1 0, L_0x1550f87a0;  1 drivers
v0x1550154e0_0 .net "e_o", 1 0, L_0x142e0da90;  1 drivers
v0x155015570_0 .net "exp_diff", 4 0, L_0x1550fab40;  1 drivers
v0x155015600_0 .net "in1", 31 0, v0x1550ab6b0_0;  alias, 1 drivers
v0x155015690_0 .net "in1_gt_in2", 0 0, L_0x1550f8f40;  1 drivers
v0x155015720_0 .net "in2", 31 0, v0x1550ab760_0;  alias, 1 drivers
v0x1550157b0_0 .net "inf", 0 0, L_0x1550e03c0;  alias, 1 drivers
v0x155015840_0 .net "inf1", 0 0, L_0x1550dfb20;  1 drivers
v0x1550158d0_0 .net "inf2", 0 0, L_0x1550dfdc0;  1 drivers
v0x155015960_0 .net "le", 1 0, L_0x1550f9740;  1 drivers
v0x1550159f0_0 .net "le_o", 8 0, L_0x142e0dc60;  1 drivers
v0x155015a80_0 .net "le_o_tmp", 8 0, L_0x142e0d7b0;  1 drivers
v0x155015b10_0 .net "left_shift", 4 0, L_0x142e0b860;  1 drivers
v0x155015ba0_0 .net "lm", 30 0, L_0x1550f9a50;  1 drivers
v0x155015c30_0 .net "lr", 4 0, L_0x1550f9480;  1 drivers
v0x155015cc0_0 .net "lr_N", 5 0, L_0x1550f9eb0;  1 drivers
v0x155015d50_0 .net "lrc", 0 0, L_0x1550f9290;  1 drivers
v0x155015de0_0 .net "ls", 0 0, L_0x1550f8e90;  1 drivers
v0x155015e70_0 .net "m1", 30 0, L_0x1550f89f0;  1 drivers
v0x155015f00_0 .net "m2", 30 0, L_0x1550f8b10;  1 drivers
v0x155015f90_0 .net "mant1", 29 0, L_0x1550ecac0;  1 drivers
v0x155016020_0 .net "mant2", 29 0, L_0x1550f88d0;  1 drivers
v0x1550160b0_0 .net "mant_ovf", 1 0, L_0x1550fcb80;  1 drivers
v0x155016140_0 .net "op", 0 0, L_0x1550f90e0;  1 drivers
v0x1550161d0_0 .net "out", 31 0, L_0x142e12170;  alias, 1 drivers
v0x155016260_0 .net "r_o", 4 0, L_0x142e0eaf0;  1 drivers
v0x1550162f0_0 .net "rc1", 0 0, L_0x1550e0d80;  1 drivers
v0x155016380_0 .net "rc2", 0 0, L_0x1550ecc50;  1 drivers
v0x155016410_0 .net "regime1", 4 0, L_0x1550eb0e0;  1 drivers
v0x1550164a0_0 .net "regime2", 4 0, L_0x1550f6f10;  1 drivers
v0x155016530_0 .net "rnd_ulp", 31 0, L_0x142e10b00;  1 drivers
v0x1550165c0_0 .net "s1", 0 0, L_0x1550df560;  1 drivers
v0x155016650_0 .net "s2", 0 0, L_0x1550df600;  1 drivers
v0x1550166e0_0 .net "se", 1 0, L_0x1550f9520;  1 drivers
v0x155016770_0 .net "sm", 30 0, L_0x1550f97e0;  1 drivers
v0x155016800_0 .net "sr", 4 0, L_0x1550f9330;  1 drivers
v0x155016890_0 .net "sr_N", 5 0, L_0x1550fa350;  1 drivers
v0x155016920_0 .net "src", 0 0, L_0x1550f8fe0;  1 drivers
v0x1550169b0_0 .net "start", 0 0, L_0x142e12450;  1 drivers
v0x155016a40_0 .net "start0", 0 0, L_0x1550df4f0;  1 drivers
v0x155016ad0_0 .net "tmp1_o", 98 0, L_0x142e10160;  1 drivers
v0x155016b60_0 .net "tmp1_oN", 31 0, L_0x142e11700;  1 drivers
v0x155016bf0_0 .net "tmp1_o_rnd", 31 0, L_0x142e117e0;  1 drivers
v0x155016c80_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x142e110f0;  1 drivers
v0x155016d10_0 .net "tmp_o", 66 0, L_0x1550df2f0;  1 drivers
v0x155016da0_0 .net "ulp", 0 0, L_0x142e10c10;  1 drivers
v0x155016e30_0 .net "xin1", 31 0, L_0x1550ada90;  1 drivers
v0x155016ec0_0 .net "xin2", 31 0, L_0x1550add40;  1 drivers
v0x155016f50_0 .net "zero", 0 0, L_0x1550e04b0;  alias, 1 drivers
v0x155016fe0_0 .net "zero1", 0 0, L_0x1550e0050;  1 drivers
v0x155017070_0 .net "zero2", 0 0, L_0x1550e02c0;  1 drivers
v0x155017100_0 .net "zero_tmp1", 0 0, L_0x1550df740;  1 drivers
v0x155017190_0 .net "zero_tmp2", 0 0, L_0x1550df8c0;  1 drivers
L_0x1550dedb0 .part L_0x142e0dc60, 7, 1;
L_0x1550df1b0 .part L_0x142e0dc60, 7, 1;
L_0x1550df250 .part L_0x142e0d1e0, 0, 31;
L_0x1550df560 .part v0x1550ab6b0_0, 31, 1;
L_0x1550df600 .part v0x1550ab760_0, 31, 1;
L_0x1550df6a0 .part v0x1550ab6b0_0, 0, 31;
L_0x1550df740 .reduce/or L_0x1550df6a0;
L_0x1550df820 .part v0x1550ab760_0, 0, 31;
L_0x1550df8c0 .reduce/or L_0x1550df820;
L_0x1550dfa10 .part v0x1550ab6b0_0, 31, 1;
L_0x1550dfc30 .part v0x1550ab760_0, 31, 1;
L_0x1550dff00 .part v0x1550ab6b0_0, 31, 1;
L_0x1550e0140 .part v0x1550ab760_0, 31, 1;
L_0x1550e0600 .arith/sub 32, L_0x15808a140, v0x1550ab6b0_0;
L_0x1550ada90 .functor MUXZ 32, v0x1550ab6b0_0, L_0x1550e0600, L_0x1550df560, C4<>;
L_0x1550e0980 .arith/sub 32, L_0x15808a188, v0x1550ab760_0;
L_0x1550add40 .functor MUXZ 32, v0x1550ab760_0, L_0x1550e0980, L_0x1550df600, C4<>;
L_0x1550f89f0 .concat [ 30 1 0 0], L_0x1550ecac0, L_0x1550df740;
L_0x1550f8b10 .concat [ 30 1 0 0], L_0x1550f88d0, L_0x1550df8c0;
L_0x1550f8cd0 .part L_0x1550ada90, 0, 31;
L_0x1550f8d70 .part L_0x1550add40, 0, 31;
L_0x1550f8c30 .cmp/ge 31, L_0x1550f8cd0, L_0x1550f8d70;
L_0x1550f8f40 .functor MUXZ 1, L_0x15808af08, L_0x15808aec0, L_0x1550f8c30, C4<>;
L_0x1550f8e90 .functor MUXZ 1, L_0x1550df600, L_0x1550df560, L_0x1550f8f40, C4<>;
L_0x1550f9290 .functor MUXZ 1, L_0x1550ecc50, L_0x1550e0d80, L_0x1550f8f40, C4<>;
L_0x1550f8fe0 .functor MUXZ 1, L_0x1550e0d80, L_0x1550ecc50, L_0x1550f8f40, C4<>;
L_0x1550f9480 .functor MUXZ 5, L_0x1550f6f10, L_0x1550eb0e0, L_0x1550f8f40, C4<>;
L_0x1550f9330 .functor MUXZ 5, L_0x1550eb0e0, L_0x1550f6f10, L_0x1550f8f40, C4<>;
L_0x1550f9740 .functor MUXZ 2, L_0x1550f87a0, L_0x1550ec9e0, L_0x1550f8f40, C4<>;
L_0x1550f9520 .functor MUXZ 2, L_0x1550ec9e0, L_0x1550f87a0, L_0x1550f8f40, C4<>;
L_0x1550f9a50 .functor MUXZ 31, L_0x1550f8b10, L_0x1550f89f0, L_0x1550f8f40, C4<>;
L_0x1550f97e0 .functor MUXZ 31, L_0x1550f89f0, L_0x1550f8b10, L_0x1550f8f40, C4<>;
L_0x1550fa7f0 .concat [ 2 6 0 0], L_0x1550f9740, L_0x1550f9eb0;
L_0x1550f9af0 .concat [ 2 6 0 0], L_0x1550f9520, L_0x1550fa350;
L_0x1550faa20 .part L_0x1550fa6f0, 5, 3;
L_0x1550fa8d0 .reduce/or L_0x1550faa20;
L_0x1550fac60 .part L_0x1550fa6f0, 0, 5;
L_0x1550fab40 .functor MUXZ 5, L_0x1550fac60, L_0x15808b190, L_0x1550fa8d0, C4<>;
L_0x1550fcb80 .part L_0x1550fc9a0, 31, 2;
L_0x1550fad00 .part L_0x1550fc9a0, 32, 1;
L_0x1550fcd60 .part L_0x1550fc9a0, 31, 1;
L_0x1550fcf50 .part L_0x1550fc9a0, 0, 31;
L_0x1550fcff0 .concat [ 31 1 0 0], L_0x1550fcf50, L_0x1550fcc20;
L_0x142e0d0a0 .part L_0x1550fc9a0, 1, 32;
L_0x142e0d140 .part L_0x142e0cfb0, 31, 1;
L_0x1550fd090 .part L_0x142e0cfb0, 0, 31;
L_0x142e0d350 .concat [ 1 31 0 0], L_0x15808ba00, L_0x1550fd090;
L_0x142e0d1e0 .functor MUXZ 32, L_0x142e0d350, L_0x142e0cfb0, L_0x142e0d140, C4<>;
L_0x142e0d930 .concat [ 2 6 0 0], L_0x1550f9740, L_0x1550f9eb0;
L_0x142e0d3f0 .concat [ 5 3 0 0], L_0x142e0b860, L_0x15808bad8;
L_0x142e0dde0 .part L_0x1550fcb80, 1, 1;
L_0x142e0ebd0 .part L_0x142e0dc60, 0, 8;
L_0x142e10210 .concat [ 32 67 0 0], L_0x15808bd60, L_0x1550df2f0;
L_0x142e0de80 .part L_0x142e10160, 36, 1;
L_0x142e0df20 .part L_0x142e10160, 35, 1;
L_0x142e10330 .part L_0x142e10160, 34, 1;
L_0x142e103d0 .part L_0x142e10160, 0, 34;
L_0x142e10730 .reduce/or L_0x142e103d0;
L_0x142e10b00 .concat [ 1 31 0 0], L_0x142e10c10, L_0x15808bda8;
L_0x142e111f0 .part L_0x142e10160, 35, 32;
L_0x142e112d0 .concat [ 5 27 0 0], L_0x142e0eaf0, L_0x15808be80;
L_0x142e10e70 .cmp/gt 32, L_0x15808bec8, L_0x142e112d0;
L_0x142e10fb0 .part L_0x142e110f0, 0, 32;
L_0x142e11370 .part L_0x142e10160, 35, 32;
L_0x142e117e0 .functor MUXZ 32, L_0x142e11370, L_0x142e10fb0, L_0x142e10e70, C4<>;
L_0x142e115e0 .arith/sub 32, L_0x15808bf10, L_0x142e117e0;
L_0x142e11700 .functor MUXZ 32, L_0x142e117e0, L_0x142e115e0, L_0x1550f8e90, C4<>;
L_0x142e11b50 .part L_0x142e0d1e0, 31, 1;
L_0x142e11dd0 .concat [ 31 1 0 0], L_0x15808bf58, L_0x1550e03c0;
L_0x142e11880 .part L_0x142e11700, 1, 31;
L_0x142e11920 .concat [ 31 1 0 0], L_0x142e11880, L_0x1550f8e90;
L_0x142e12170 .functor MUXZ 32, L_0x142e11920, L_0x142e11dd0, L_0x142e11d60, C4<>;
S_0x155186fa0 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x155186d70 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x155186db0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x142e0cfb0 .functor BUFZ 32, L_0x142e0ca00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15808b9b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551887c0_0 .net *"_ivl_11", 0 0, L_0x15808b9b8;  1 drivers
v0x155188880_0 .net *"_ivl_6", 0 0, L_0x142e0cb20;  1 drivers
v0x155188930_0 .net *"_ivl_7", 31 0, L_0x142e0ccb0;  1 drivers
v0x1551889f0_0 .net *"_ivl_9", 30 0, L_0x142e0cbf0;  1 drivers
v0x155188aa0_0 .net "a", 31 0, L_0x142e0d0a0;  1 drivers
v0x155188b90_0 .net "b", 4 0, L_0x142e0b860;  alias, 1 drivers
v0x155188c40_0 .net "c", 31 0, L_0x142e0cfb0;  alias, 1 drivers
v0x155188cf0 .array "tmp", 0 4;
v0x155188cf0_0 .net v0x155188cf0 0, 31 0, L_0x142e0ce50; 1 drivers
v0x155188cf0_1 .net v0x155188cf0 1, 31 0, L_0x142e0bd20; 1 drivers
v0x155188cf0_2 .net v0x155188cf0 2, 31 0, L_0x142e0c160; 1 drivers
v0x155188cf0_3 .net v0x155188cf0 3, 31 0, L_0x142e0c580; 1 drivers
v0x155188cf0_4 .net v0x155188cf0 4, 31 0, L_0x142e0ca00; 1 drivers
L_0x142e0ba20 .part L_0x142e0b860, 1, 1;
L_0x142e0be80 .part L_0x142e0b860, 2, 1;
L_0x142e0c280 .part L_0x142e0b860, 3, 1;
L_0x142e0c6a0 .part L_0x142e0b860, 4, 1;
L_0x142e0cb20 .part L_0x142e0b860, 0, 1;
L_0x142e0cbf0 .part L_0x142e0d0a0, 0, 31;
L_0x142e0ccb0 .concat [ 1 31 0 0], L_0x15808b9b8, L_0x142e0cbf0;
L_0x142e0ce50 .functor MUXZ 32, L_0x142e0d0a0, L_0x142e0ccb0, L_0x142e0cb20, C4<>;
S_0x155187320 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x155186fa0;
 .timescale -9 -12;
P_0x155187500 .param/l "i" 1 4 296, +C4<01>;
v0x1551875a0_0 .net *"_ivl_1", 0 0, L_0x142e0ba20;  1 drivers
v0x155187630_0 .net *"_ivl_3", 31 0, L_0x142e0bbc0;  1 drivers
v0x1551876c0_0 .net *"_ivl_5", 29 0, L_0x142e0bac0;  1 drivers
L_0x15808b898 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155187750_0 .net *"_ivl_7", 1 0, L_0x15808b898;  1 drivers
L_0x142e0bac0 .part L_0x142e0ce50, 0, 30;
L_0x142e0bbc0 .concat [ 2 30 0 0], L_0x15808b898, L_0x142e0bac0;
L_0x142e0bd20 .functor MUXZ 32, L_0x142e0ce50, L_0x142e0bbc0, L_0x142e0ba20, C4<>;
S_0x1551877f0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x155186fa0;
 .timescale -9 -12;
P_0x1551879d0 .param/l "i" 1 4 296, +C4<010>;
v0x155187a60_0 .net *"_ivl_1", 0 0, L_0x142e0be80;  1 drivers
v0x155187b10_0 .net *"_ivl_3", 31 0, L_0x142e0c000;  1 drivers
v0x155187bc0_0 .net *"_ivl_5", 27 0, L_0x142e0bf20;  1 drivers
L_0x15808b8e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x155187c80_0 .net *"_ivl_7", 3 0, L_0x15808b8e0;  1 drivers
L_0x142e0bf20 .part L_0x142e0bd20, 0, 28;
L_0x142e0c000 .concat [ 4 28 0 0], L_0x15808b8e0, L_0x142e0bf20;
L_0x142e0c160 .functor MUXZ 32, L_0x142e0bd20, L_0x142e0c000, L_0x142e0be80, C4<>;
S_0x155187d30 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x155186fa0;
 .timescale -9 -12;
P_0x155187f20 .param/l "i" 1 4 296, +C4<011>;
v0x155187fb0_0 .net *"_ivl_1", 0 0, L_0x142e0c280;  1 drivers
v0x155188060_0 .net *"_ivl_3", 31 0, L_0x142e0c420;  1 drivers
v0x155188110_0 .net *"_ivl_5", 23 0, L_0x142e0c320;  1 drivers
L_0x15808b928 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1551881d0_0 .net *"_ivl_7", 7 0, L_0x15808b928;  1 drivers
L_0x142e0c320 .part L_0x142e0c160, 0, 24;
L_0x142e0c420 .concat [ 8 24 0 0], L_0x15808b928, L_0x142e0c320;
L_0x142e0c580 .functor MUXZ 32, L_0x142e0c160, L_0x142e0c420, L_0x142e0c280, C4<>;
S_0x155188280 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x155186fa0;
 .timescale -9 -12;
P_0x155188450 .param/l "i" 1 4 296, +C4<0100>;
v0x1551884f0_0 .net *"_ivl_1", 0 0, L_0x142e0c6a0;  1 drivers
v0x1551885a0_0 .net *"_ivl_3", 31 0, L_0x142e0c920;  1 drivers
v0x155188650_0 .net *"_ivl_5", 15 0, L_0x142e0c840;  1 drivers
L_0x15808b970 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155188710_0 .net *"_ivl_7", 15 0, L_0x15808b970;  1 drivers
L_0x142e0c840 .part L_0x142e0c580, 0, 16;
L_0x142e0c920 .concat [ 16 16 0 0], L_0x15808b970, L_0x142e0c840;
L_0x142e0ca00 .functor MUXZ 32, L_0x142e0c580, L_0x142e0c920, L_0x142e0c6a0, C4<>;
S_0x155188e40 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x155189010 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x155189050 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x1550fc2b0 .functor BUFZ 32, L_0x1550fbd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15808b2f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15518a6b0_0 .net *"_ivl_11", 0 0, L_0x15808b2f8;  1 drivers
v0x15518a770_0 .net *"_ivl_6", 0 0, L_0x1550fbe90;  1 drivers
v0x15518a820_0 .net *"_ivl_7", 31 0, L_0x1550fbfd0;  1 drivers
v0x15518a8e0_0 .net *"_ivl_9", 30 0, L_0x1550fbf30;  1 drivers
v0x15518a990_0 .net "a", 31 0, L_0x1550de440;  alias, 1 drivers
v0x15518aa80_0 .net "b", 4 0, L_0x1550fae30;  alias, 1 drivers
v0x15518ab30_0 .net "c", 31 0, L_0x1550fc2b0;  alias, 1 drivers
v0x15518abe0 .array "tmp", 0 4;
v0x15518abe0_0 .net v0x15518abe0 0, 31 0, L_0x1550fc150; 1 drivers
v0x15518abe0_1 .net v0x15518abe0 1, 31 0, L_0x1550fb1b0; 1 drivers
v0x15518abe0_2 .net v0x15518abe0 2, 31 0, L_0x1550fb5f0; 1 drivers
v0x15518abe0_3 .net v0x15518abe0 3, 31 0, L_0x1550fb9b0; 1 drivers
v0x15518abe0_4 .net v0x15518abe0 4, 31 0, L_0x1550fbd70; 1 drivers
L_0x1550faf90 .part L_0x1550fae30, 1, 1;
L_0x1550fb310 .part L_0x1550fae30, 2, 1;
L_0x1550fb710 .part L_0x1550fae30, 3, 1;
L_0x1550fbad0 .part L_0x1550fae30, 4, 1;
L_0x1550fbe90 .part L_0x1550fae30, 0, 1;
L_0x1550fbf30 .part L_0x1550de440, 1, 31;
L_0x1550fbfd0 .concat [ 31 1 0 0], L_0x1550fbf30, L_0x15808b2f8;
L_0x1550fc150 .functor MUXZ 32, L_0x1550de440, L_0x1550fbfd0, L_0x1550fbe90, C4<>;
S_0x155189220 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x155188e40;
 .timescale -9 -12;
P_0x1551893f0 .param/l "i" 1 4 317, +C4<01>;
v0x155189490_0 .net *"_ivl_1", 0 0, L_0x1550faf90;  1 drivers
v0x155189520_0 .net *"_ivl_3", 31 0, L_0x1550fb0d0;  1 drivers
v0x1551895b0_0 .net *"_ivl_5", 29 0, L_0x1550fb030;  1 drivers
L_0x15808b1d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155189640_0 .net *"_ivl_7", 1 0, L_0x15808b1d8;  1 drivers
L_0x1550fb030 .part L_0x1550fc150, 2, 30;
L_0x1550fb0d0 .concat [ 30 2 0 0], L_0x1550fb030, L_0x15808b1d8;
L_0x1550fb1b0 .functor MUXZ 32, L_0x1550fc150, L_0x1550fb0d0, L_0x1550faf90, C4<>;
S_0x1551896e0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x155188e40;
 .timescale -9 -12;
P_0x1551898c0 .param/l "i" 1 4 317, +C4<010>;
v0x155189950_0 .net *"_ivl_1", 0 0, L_0x1550fb310;  1 drivers
v0x155189a00_0 .net *"_ivl_3", 31 0, L_0x1550fb4d0;  1 drivers
v0x155189ab0_0 .net *"_ivl_5", 27 0, L_0x1550fb430;  1 drivers
L_0x15808b220 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x155189b70_0 .net *"_ivl_7", 3 0, L_0x15808b220;  1 drivers
L_0x1550fb430 .part L_0x1550fb1b0, 4, 28;
L_0x1550fb4d0 .concat [ 28 4 0 0], L_0x1550fb430, L_0x15808b220;
L_0x1550fb5f0 .functor MUXZ 32, L_0x1550fb1b0, L_0x1550fb4d0, L_0x1550fb310, C4<>;
S_0x155189c20 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x155188e40;
 .timescale -9 -12;
P_0x155189e10 .param/l "i" 1 4 317, +C4<011>;
v0x155189ea0_0 .net *"_ivl_1", 0 0, L_0x1550fb710;  1 drivers
v0x155189f50_0 .net *"_ivl_3", 31 0, L_0x1550fb890;  1 drivers
v0x15518a000_0 .net *"_ivl_5", 23 0, L_0x1550fb7b0;  1 drivers
L_0x15808b268 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15518a0c0_0 .net *"_ivl_7", 7 0, L_0x15808b268;  1 drivers
L_0x1550fb7b0 .part L_0x1550fb5f0, 8, 24;
L_0x1550fb890 .concat [ 24 8 0 0], L_0x1550fb7b0, L_0x15808b268;
L_0x1550fb9b0 .functor MUXZ 32, L_0x1550fb5f0, L_0x1550fb890, L_0x1550fb710, C4<>;
S_0x15518a170 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x155188e40;
 .timescale -9 -12;
P_0x15518a340 .param/l "i" 1 4 317, +C4<0100>;
v0x15518a3e0_0 .net *"_ivl_1", 0 0, L_0x1550fbad0;  1 drivers
v0x15518a490_0 .net *"_ivl_3", 31 0, L_0x1550fbc50;  1 drivers
v0x15518a540_0 .net *"_ivl_5", 15 0, L_0x1550fbb70;  1 drivers
L_0x15808b2b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15518a600_0 .net *"_ivl_7", 15 0, L_0x15808b2b0;  1 drivers
L_0x1550fbb70 .part L_0x1550fb9b0, 16, 16;
L_0x1550fbc50 .concat [ 16 16 0 0], L_0x1550fbb70, L_0x15808b2b0;
L_0x1550fbd70 .functor MUXZ 32, L_0x1550fb9b0, L_0x1550fbc50, L_0x1550fbad0, C4<>;
S_0x15518ad30 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x15518aef0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x15518af30 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x142e10160 .functor BUFZ 99, L_0x142e0fb10, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x15808bd18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15518c5e0_0 .net *"_ivl_11", 0 0, L_0x15808bd18;  1 drivers
v0x15518c6a0_0 .net *"_ivl_6", 0 0, L_0x142e0fc30;  1 drivers
v0x15518c750_0 .net *"_ivl_7", 98 0, L_0x142e0fea0;  1 drivers
v0x15518c810_0 .net *"_ivl_9", 97 0, L_0x142e0fe00;  1 drivers
v0x15518c8c0_0 .net "a", 98 0, L_0x142e10210;  1 drivers
v0x15518c9b0_0 .net "b", 4 0, L_0x142e0eaf0;  alias, 1 drivers
v0x15518ca60_0 .net "c", 98 0, L_0x142e10160;  alias, 1 drivers
v0x15518cb10 .array "tmp", 0 4;
v0x15518cb10_0 .net v0x15518cb10 0, 98 0, L_0x142e10000; 1 drivers
v0x15518cb10_1 .net v0x15518cb10 1, 98 0, L_0x142e0ef10; 1 drivers
v0x15518cb10_2 .net v0x15518cb10 2, 98 0, L_0x142e0f310; 1 drivers
v0x15518cb10_3 .net v0x15518cb10 3, 98 0, L_0x142e0f710; 1 drivers
v0x15518cb10_4 .net v0x15518cb10 4, 98 0, L_0x142e0fb10; 1 drivers
L_0x142e0ec70 .part L_0x142e0eaf0, 1, 1;
L_0x142e0f070 .part L_0x142e0eaf0, 2, 1;
L_0x142e0f430 .part L_0x142e0eaf0, 3, 1;
L_0x142e0f830 .part L_0x142e0eaf0, 4, 1;
L_0x142e0fc30 .part L_0x142e0eaf0, 0, 1;
L_0x142e0fe00 .part L_0x142e10210, 1, 98;
L_0x142e0fea0 .concat [ 98 1 0 0], L_0x142e0fe00, L_0x15808bd18;
L_0x142e10000 .functor MUXZ 99, L_0x142e10210, L_0x142e0fea0, L_0x142e0fc30, C4<>;
S_0x15518b160 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x15518ad30;
 .timescale -9 -12;
P_0x15518b320 .param/l "i" 1 4 317, +C4<01>;
v0x15518b3c0_0 .net *"_ivl_1", 0 0, L_0x142e0ec70;  1 drivers
v0x15518b450_0 .net *"_ivl_3", 98 0, L_0x142e0ee30;  1 drivers
v0x15518b4e0_0 .net *"_ivl_5", 96 0, L_0x142e0ed90;  1 drivers
L_0x15808bbf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15518b570_0 .net *"_ivl_7", 1 0, L_0x15808bbf8;  1 drivers
L_0x142e0ed90 .part L_0x142e10000, 2, 97;
L_0x142e0ee30 .concat [ 97 2 0 0], L_0x142e0ed90, L_0x15808bbf8;
L_0x142e0ef10 .functor MUXZ 99, L_0x142e10000, L_0x142e0ee30, L_0x142e0ec70, C4<>;
S_0x15518b610 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x15518ad30;
 .timescale -9 -12;
P_0x15518b7f0 .param/l "i" 1 4 317, +C4<010>;
v0x15518b880_0 .net *"_ivl_1", 0 0, L_0x142e0f070;  1 drivers
v0x15518b930_0 .net *"_ivl_3", 98 0, L_0x142e0f1f0;  1 drivers
v0x15518b9e0_0 .net *"_ivl_5", 94 0, L_0x142e0f110;  1 drivers
L_0x15808bc40 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15518baa0_0 .net *"_ivl_7", 3 0, L_0x15808bc40;  1 drivers
L_0x142e0f110 .part L_0x142e0ef10, 4, 95;
L_0x142e0f1f0 .concat [ 95 4 0 0], L_0x142e0f110, L_0x15808bc40;
L_0x142e0f310 .functor MUXZ 99, L_0x142e0ef10, L_0x142e0f1f0, L_0x142e0f070, C4<>;
S_0x15518bb50 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x15518ad30;
 .timescale -9 -12;
P_0x15518bd40 .param/l "i" 1 4 317, +C4<011>;
v0x15518bdd0_0 .net *"_ivl_1", 0 0, L_0x142e0f430;  1 drivers
v0x15518be80_0 .net *"_ivl_3", 98 0, L_0x142e0f5b0;  1 drivers
v0x15518bf30_0 .net *"_ivl_5", 90 0, L_0x142e0f4d0;  1 drivers
L_0x15808bc88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15518bff0_0 .net *"_ivl_7", 7 0, L_0x15808bc88;  1 drivers
L_0x142e0f4d0 .part L_0x142e0f310, 8, 91;
L_0x142e0f5b0 .concat [ 91 8 0 0], L_0x142e0f4d0, L_0x15808bc88;
L_0x142e0f710 .functor MUXZ 99, L_0x142e0f310, L_0x142e0f5b0, L_0x142e0f430, C4<>;
S_0x15518c0a0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x15518ad30;
 .timescale -9 -12;
P_0x15518c270 .param/l "i" 1 4 317, +C4<0100>;
v0x15518c310_0 .net *"_ivl_1", 0 0, L_0x142e0f830;  1 drivers
v0x15518c3c0_0 .net *"_ivl_3", 98 0, L_0x142e0f9b0;  1 drivers
v0x15518c470_0 .net *"_ivl_5", 82 0, L_0x142e0f8d0;  1 drivers
L_0x15808bcd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15518c530_0 .net *"_ivl_7", 15 0, L_0x15808bcd0;  1 drivers
L_0x142e0f8d0 .part L_0x142e0f710, 16, 83;
L_0x142e0f9b0 .concat [ 83 16 0 0], L_0x142e0f8d0, L_0x15808bcd0;
L_0x142e0fb10 .functor MUXZ 99, L_0x142e0f710, L_0x142e0f9b0, L_0x142e0f830, C4<>;
S_0x15518cc60 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x155186ab0;
 .timescale -9 -12;
L_0x15808a068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15518ce20_0 .net/2u *"_ivl_0", 0 0, L_0x15808a068;  1 drivers
L_0x1550de440 .concat [ 1 31 0 0], L_0x15808a068, L_0x1550f97e0;
S_0x15518cee0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x155186ab0;
 .timescale -9 -12;
L_0x15808a0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15518d0e0_0 .net/2u *"_ivl_0", 0 0, L_0x15808a0b0;  1 drivers
L_0x1550dec50 .concat [ 1 31 0 0], L_0x15808a0b0, L_0x1550f9a50;
S_0x15518d180 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x155186ab0;
 .timescale -9 -12;
L_0x1550dee90 .functor NOT 1, L_0x1550dedb0, C4<0>, C4<0>, C4<0>;
v0x15518d340_0 .net *"_ivl_0", 0 0, L_0x1550dedb0;  1 drivers
v0x15518d400_0 .net *"_ivl_1", 0 0, L_0x1550dee90;  1 drivers
v0x15518d4a0_0 .net *"_ivl_3", 31 0, L_0x1550def40;  1 drivers
v0x15518d550_0 .net *"_ivl_5", 0 0, L_0x1550df1b0;  1 drivers
v0x15518d600_0 .net *"_ivl_6", 30 0, L_0x1550df250;  1 drivers
L_0x15808a0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15518d6f0_0 .net/2u *"_ivl_7", 0 0, L_0x15808a0f8;  1 drivers
LS_0x1550def40_0_0 .concat [ 1 1 1 1], L_0x1550dee90, L_0x1550dee90, L_0x1550dee90, L_0x1550dee90;
LS_0x1550def40_0_4 .concat [ 1 1 1 1], L_0x1550dee90, L_0x1550dee90, L_0x1550dee90, L_0x1550dee90;
LS_0x1550def40_0_8 .concat [ 1 1 1 1], L_0x1550dee90, L_0x1550dee90, L_0x1550dee90, L_0x1550dee90;
LS_0x1550def40_0_12 .concat [ 1 1 1 1], L_0x1550dee90, L_0x1550dee90, L_0x1550dee90, L_0x1550dee90;
LS_0x1550def40_0_16 .concat [ 1 1 1 1], L_0x1550dee90, L_0x1550dee90, L_0x1550dee90, L_0x1550dee90;
LS_0x1550def40_0_20 .concat [ 1 1 1 1], L_0x1550dee90, L_0x1550dee90, L_0x1550dee90, L_0x1550dee90;
LS_0x1550def40_0_24 .concat [ 1 1 1 1], L_0x1550dee90, L_0x1550dee90, L_0x1550dee90, L_0x1550dee90;
LS_0x1550def40_0_28 .concat [ 1 1 1 1], L_0x1550dee90, L_0x1550dee90, L_0x1550dee90, L_0x1550dee90;
LS_0x1550def40_1_0 .concat [ 4 4 4 4], LS_0x1550def40_0_0, LS_0x1550def40_0_4, LS_0x1550def40_0_8, LS_0x1550def40_0_12;
LS_0x1550def40_1_4 .concat [ 4 4 4 4], LS_0x1550def40_0_16, LS_0x1550def40_0_20, LS_0x1550def40_0_24, LS_0x1550def40_0_28;
L_0x1550def40 .concat [ 16 16 0 0], LS_0x1550def40_1_0, LS_0x1550def40_1_4;
LS_0x1550df2f0_0_0 .concat [ 1 31 2 1], L_0x15808a0f8, L_0x1550df250, L_0x142e0da90, L_0x1550df1b0;
LS_0x1550df2f0_0_4 .concat [ 32 0 0 0], L_0x1550def40;
L_0x1550df2f0 .concat [ 35 32 0 0], LS_0x1550df2f0_0_0, LS_0x1550df2f0_0_4;
S_0x15518d7a0 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x15518d960 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x15518d9a0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x1551a9940_0 .net "in", 31 0, L_0x1550fcff0;  alias, 1 drivers
v0x1551a9a10_0 .net "out", 4 0, L_0x142e0b860;  alias, 1 drivers
v0x1551a9ae0_0 .net "vld", 0 0, L_0x142e0b530;  1 drivers
S_0x15518db40 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15518d7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15518da20 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x15518da60 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x1551a93c0_0 .net "in", 31 0, L_0x1550fcff0;  alias, 1 drivers
v0x1551a9480_0 .net "out", 4 0, L_0x142e0b860;  alias, 1 drivers
v0x1551a9540_0 .net "vld", 0 0, L_0x142e0b530;  alias, 1 drivers
L_0x142e060e0 .part L_0x1550fcff0, 0, 16;
L_0x142e0b490 .part L_0x1550fcff0, 16, 16;
S_0x15518dec0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15518db40;
 .timescale -9 -12;
L_0x142e0b530 .functor OR 1, L_0x142e05c50, L_0x142e0b000, C4<0>, C4<0>;
L_0x15808b850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551a8bc0_0 .net/2u *"_ivl_4", 0 0, L_0x15808b850;  1 drivers
v0x1551a8c80_0 .net *"_ivl_6", 4 0, L_0x142e0b600;  1 drivers
v0x1551a8d20_0 .net *"_ivl_8", 4 0, L_0x142e0b720;  1 drivers
v0x1551a8dd0_0 .net "out_h", 3 0, L_0x142e0b310;  1 drivers
v0x1551a8e90_0 .net "out_l", 3 0, L_0x142e05f60;  1 drivers
v0x1551a8f60_0 .net "out_vh", 0 0, L_0x142e0b000;  1 drivers
v0x1551a9010_0 .net "out_vl", 0 0, L_0x142e05c50;  1 drivers
L_0x142e0b600 .concat [ 4 1 0 0], L_0x142e0b310, L_0x15808b850;
L_0x142e0b720 .concat [ 4 1 0 0], L_0x142e05f60, L_0x142e05c50;
L_0x142e0b860 .functor MUXZ 5, L_0x142e0b720, L_0x142e0b600, L_0x142e0b000, C4<>;
S_0x15518e090 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15518dec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15518dd50 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15518dd90 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15519b390_0 .net "in", 15 0, L_0x142e0b490;  1 drivers
v0x15519b450_0 .net "out", 3 0, L_0x142e0b310;  alias, 1 drivers
v0x15519b500_0 .net "vld", 0 0, L_0x142e0b000;  alias, 1 drivers
L_0x142e08810 .part L_0x142e0b490, 0, 8;
L_0x142e0af20 .part L_0x142e0b490, 8, 8;
S_0x15518e410 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15518e090;
 .timescale -9 -12;
L_0x142e0b000 .functor OR 1, L_0x142e08380, L_0x142e0aa90, C4<0>, C4<0>;
L_0x15808b808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15519ab90_0 .net/2u *"_ivl_4", 0 0, L_0x15808b808;  1 drivers
v0x15519ac50_0 .net *"_ivl_6", 3 0, L_0x142e0b0b0;  1 drivers
v0x15519acf0_0 .net *"_ivl_8", 3 0, L_0x142e0b1d0;  1 drivers
v0x15519ada0_0 .net "out_h", 2 0, L_0x142e0ada0;  1 drivers
v0x15519ae60_0 .net "out_l", 2 0, L_0x142e08690;  1 drivers
v0x15519af30_0 .net "out_vh", 0 0, L_0x142e0aa90;  1 drivers
v0x15519afe0_0 .net "out_vl", 0 0, L_0x142e08380;  1 drivers
L_0x142e0b0b0 .concat [ 3 1 0 0], L_0x142e0ada0, L_0x15808b808;
L_0x142e0b1d0 .concat [ 3 1 0 0], L_0x142e08690, L_0x142e08380;
L_0x142e0b310 .functor MUXZ 4, L_0x142e0b1d0, L_0x142e0b0b0, L_0x142e0aa90, C4<>;
S_0x15518e5e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15518e410;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15518e2a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15518e2e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155194620_0 .net "in", 7 0, L_0x142e0af20;  1 drivers
v0x1551946e0_0 .net "out", 2 0, L_0x142e0ada0;  alias, 1 drivers
v0x155194790_0 .net "vld", 0 0, L_0x142e0aa90;  alias, 1 drivers
L_0x142e098e0 .part L_0x142e0af20, 0, 4;
L_0x142e0a9b0 .part L_0x142e0af20, 4, 4;
S_0x15518e960 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15518e5e0;
 .timescale -9 -12;
L_0x142e0aa90 .functor OR 1, L_0x142e09450, L_0x142e0a520, C4<0>, C4<0>;
L_0x15808b7c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155193e20_0 .net/2u *"_ivl_4", 0 0, L_0x15808b7c0;  1 drivers
v0x155193ee0_0 .net *"_ivl_6", 2 0, L_0x142e0ab40;  1 drivers
v0x155193f80_0 .net *"_ivl_8", 2 0, L_0x142e0ac60;  1 drivers
v0x155194030_0 .net "out_h", 1 0, L_0x142e0a830;  1 drivers
v0x1551940f0_0 .net "out_l", 1 0, L_0x142e09760;  1 drivers
v0x1551941c0_0 .net "out_vh", 0 0, L_0x142e0a520;  1 drivers
v0x155194270_0 .net "out_vl", 0 0, L_0x142e09450;  1 drivers
L_0x142e0ab40 .concat [ 2 1 0 0], L_0x142e0a830, L_0x15808b7c0;
L_0x142e0ac60 .concat [ 2 1 0 0], L_0x142e09760, L_0x142e09450;
L_0x142e0ada0 .functor MUXZ 3, L_0x142e0ac60, L_0x142e0ab40, L_0x142e0a520, C4<>;
S_0x15518eb30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15518e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15518e7f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15518e830 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155191210_0 .net "in", 3 0, L_0x142e0a9b0;  1 drivers
v0x1551912d0_0 .net "out", 1 0, L_0x142e0a830;  alias, 1 drivers
v0x155191380_0 .net "vld", 0 0, L_0x142e0a520;  alias, 1 drivers
L_0x142e09e50 .part L_0x142e0a9b0, 0, 2;
L_0x142e0a400 .part L_0x142e0a9b0, 2, 2;
S_0x15518eeb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15518eb30;
 .timescale -9 -12;
L_0x142e0a520 .functor OR 1, L_0x142e09980, L_0x142e09f70, C4<0>, C4<0>;
L_0x15808b778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155190a10_0 .net/2u *"_ivl_4", 0 0, L_0x15808b778;  1 drivers
v0x155190ad0_0 .net *"_ivl_6", 1 0, L_0x142e0a5d0;  1 drivers
v0x155190b70_0 .net *"_ivl_8", 1 0, L_0x142e0a6f0;  1 drivers
v0x155190c20_0 .net "out_h", 0 0, L_0x142e0a2b0;  1 drivers
v0x155190ce0_0 .net "out_l", 0 0, L_0x142e09d00;  1 drivers
v0x155190db0_0 .net "out_vh", 0 0, L_0x142e09f70;  1 drivers
v0x155190e60_0 .net "out_vl", 0 0, L_0x142e09980;  1 drivers
L_0x142e0a5d0 .concat [ 1 1 0 0], L_0x142e0a2b0, L_0x15808b778;
L_0x142e0a6f0 .concat [ 1 1 0 0], L_0x142e09d00, L_0x142e09980;
L_0x142e0a830 .functor MUXZ 2, L_0x142e0a6f0, L_0x142e0a5d0, L_0x142e09f70, C4<>;
S_0x15518f080 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15518eeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15518ed40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15518ed80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15518fab0_0 .net "in", 1 0, L_0x142e0a400;  1 drivers
v0x15518fb70_0 .net "out", 0 0, L_0x142e0a2b0;  alias, 1 drivers
v0x15518fc20_0 .net "vld", 0 0, L_0x142e09f70;  alias, 1 drivers
L_0x142e0a030 .part L_0x142e0a400, 1, 1;
L_0x142e0a210 .part L_0x142e0a400, 0, 1;
S_0x15518f400 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15518f080;
 .timescale -9 -12;
L_0x142e0a140 .functor NOT 1, L_0x142e0a030, C4<0>, C4<0>, C4<0>;
L_0x142e0a2b0 .functor AND 1, L_0x142e0a140, L_0x142e0a210, C4<1>, C4<1>;
v0x15518f5d0_0 .net *"_ivl_2", 0 0, L_0x142e0a030;  1 drivers
v0x15518f690_0 .net *"_ivl_3", 0 0, L_0x142e0a140;  1 drivers
v0x15518f730_0 .net *"_ivl_5", 0 0, L_0x142e0a210;  1 drivers
L_0x142e09f70 .reduce/or L_0x142e0a400;
S_0x15518f7c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15518f080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15518f7c0
v0x15518fa10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15518fa10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15518fa10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.240 ;
    %load/vec4 v0x15518fa10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.241, 5;
    %load/vec4 v0x15518fa10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15518fa10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.240;
T_105.241 ;
    %end;
S_0x15518fd20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15518eeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15518fef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15518ff30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551907a0_0 .net "in", 1 0, L_0x142e09e50;  1 drivers
v0x155190860_0 .net "out", 0 0, L_0x142e09d00;  alias, 1 drivers
v0x155190910_0 .net "vld", 0 0, L_0x142e09980;  alias, 1 drivers
L_0x142e09a80 .part L_0x142e09e50, 1, 1;
L_0x142e09c60 .part L_0x142e09e50, 0, 1;
S_0x155190100 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15518fd20;
 .timescale -9 -12;
L_0x142e09b90 .functor NOT 1, L_0x142e09a80, C4<0>, C4<0>, C4<0>;
L_0x142e09d00 .functor AND 1, L_0x142e09b90, L_0x142e09c60, C4<1>, C4<1>;
v0x1551902c0_0 .net *"_ivl_2", 0 0, L_0x142e09a80;  1 drivers
v0x155190380_0 .net *"_ivl_3", 0 0, L_0x142e09b90;  1 drivers
v0x155190420_0 .net *"_ivl_5", 0 0, L_0x142e09c60;  1 drivers
L_0x142e09980 .reduce/or L_0x142e09e50;
S_0x1551904b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15518fd20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551904b0
v0x155190700_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155190700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155190700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.242 ;
    %load/vec4 v0x155190700_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.243, 5;
    %load/vec4 v0x155190700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155190700_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.242;
T_106.243 ;
    %end;
S_0x155190f10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15518eb30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155190f10
v0x155191160_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155191160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155191160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.244 ;
    %load/vec4 v0x155191160_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.245, 5;
    %load/vec4 v0x155191160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155191160_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.244;
T_107.245 ;
    %end;
S_0x155191480 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15518e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155191650 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155191690 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155193bb0_0 .net "in", 3 0, L_0x142e098e0;  1 drivers
v0x155193c70_0 .net "out", 1 0, L_0x142e09760;  alias, 1 drivers
v0x155193d20_0 .net "vld", 0 0, L_0x142e09450;  alias, 1 drivers
L_0x142e08d80 .part L_0x142e098e0, 0, 2;
L_0x142e09330 .part L_0x142e098e0, 2, 2;
S_0x155191860 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155191480;
 .timescale -9 -12;
L_0x142e09450 .functor OR 1, L_0x142e088b0, L_0x142e08ea0, C4<0>, C4<0>;
L_0x15808b730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551933b0_0 .net/2u *"_ivl_4", 0 0, L_0x15808b730;  1 drivers
v0x155193470_0 .net *"_ivl_6", 1 0, L_0x142e09500;  1 drivers
v0x155193510_0 .net *"_ivl_8", 1 0, L_0x142e09620;  1 drivers
v0x1551935c0_0 .net "out_h", 0 0, L_0x142e091e0;  1 drivers
v0x155193680_0 .net "out_l", 0 0, L_0x142e08c30;  1 drivers
v0x155193750_0 .net "out_vh", 0 0, L_0x142e08ea0;  1 drivers
v0x155193800_0 .net "out_vl", 0 0, L_0x142e088b0;  1 drivers
L_0x142e09500 .concat [ 1 1 0 0], L_0x142e091e0, L_0x15808b730;
L_0x142e09620 .concat [ 1 1 0 0], L_0x142e08c30, L_0x142e088b0;
L_0x142e09760 .functor MUXZ 2, L_0x142e09620, L_0x142e09500, L_0x142e08ea0, C4<>;
S_0x155191a20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155191860;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155191710 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155191750 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155192450_0 .net "in", 1 0, L_0x142e09330;  1 drivers
v0x155192510_0 .net "out", 0 0, L_0x142e091e0;  alias, 1 drivers
v0x1551925c0_0 .net "vld", 0 0, L_0x142e08ea0;  alias, 1 drivers
L_0x142e08f60 .part L_0x142e09330, 1, 1;
L_0x142e09140 .part L_0x142e09330, 0, 1;
S_0x155191da0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155191a20;
 .timescale -9 -12;
L_0x142e09070 .functor NOT 1, L_0x142e08f60, C4<0>, C4<0>, C4<0>;
L_0x142e091e0 .functor AND 1, L_0x142e09070, L_0x142e09140, C4<1>, C4<1>;
v0x155191f70_0 .net *"_ivl_2", 0 0, L_0x142e08f60;  1 drivers
v0x155192030_0 .net *"_ivl_3", 0 0, L_0x142e09070;  1 drivers
v0x1551920d0_0 .net *"_ivl_5", 0 0, L_0x142e09140;  1 drivers
L_0x142e08ea0 .reduce/or L_0x142e09330;
S_0x155192160 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155191a20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155192160
v0x1551923b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1551923b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551923b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.246 ;
    %load/vec4 v0x1551923b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.247, 5;
    %load/vec4 v0x1551923b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551923b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.246;
T_108.247 ;
    %end;
S_0x1551926c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155191860;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155192890 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551928d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155193140_0 .net "in", 1 0, L_0x142e08d80;  1 drivers
v0x155193200_0 .net "out", 0 0, L_0x142e08c30;  alias, 1 drivers
v0x1551932b0_0 .net "vld", 0 0, L_0x142e088b0;  alias, 1 drivers
L_0x142e089b0 .part L_0x142e08d80, 1, 1;
L_0x142e08b90 .part L_0x142e08d80, 0, 1;
S_0x155192aa0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551926c0;
 .timescale -9 -12;
L_0x142e08ac0 .functor NOT 1, L_0x142e089b0, C4<0>, C4<0>, C4<0>;
L_0x142e08c30 .functor AND 1, L_0x142e08ac0, L_0x142e08b90, C4<1>, C4<1>;
v0x155192c60_0 .net *"_ivl_2", 0 0, L_0x142e089b0;  1 drivers
v0x155192d20_0 .net *"_ivl_3", 0 0, L_0x142e08ac0;  1 drivers
v0x155192dc0_0 .net *"_ivl_5", 0 0, L_0x142e08b90;  1 drivers
L_0x142e088b0 .reduce/or L_0x142e08d80;
S_0x155192e50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551926c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155192e50
v0x1551930a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1551930a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551930a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.248 ;
    %load/vec4 v0x1551930a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.249, 5;
    %load/vec4 v0x1551930a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551930a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.248;
T_109.249 ;
    %end;
S_0x1551938b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155191480;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551938b0
v0x155193b00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155193b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155193b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.250 ;
    %load/vec4 v0x155193b00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.251, 5;
    %load/vec4 v0x155193b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155193b00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.250;
T_110.251 ;
    %end;
S_0x155194320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15518e5e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155194320
v0x155194570_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155194570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155194570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.252 ;
    %load/vec4 v0x155194570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.253, 5;
    %load/vec4 v0x155194570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155194570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.252;
T_111.253 ;
    %end;
S_0x155194890 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15518e410;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155194a60 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155194aa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15519a920_0 .net "in", 7 0, L_0x142e08810;  1 drivers
v0x15519a9e0_0 .net "out", 2 0, L_0x142e08690;  alias, 1 drivers
v0x15519aa90_0 .net "vld", 0 0, L_0x142e08380;  alias, 1 drivers
L_0x142e071d0 .part L_0x142e08810, 0, 4;
L_0x142e082a0 .part L_0x142e08810, 4, 4;
S_0x155194c70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155194890;
 .timescale -9 -12;
L_0x142e08380 .functor OR 1, L_0x142e06d40, L_0x142e07e10, C4<0>, C4<0>;
L_0x15808b6e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15519a120_0 .net/2u *"_ivl_4", 0 0, L_0x15808b6e8;  1 drivers
v0x15519a1e0_0 .net *"_ivl_6", 2 0, L_0x142e08430;  1 drivers
v0x15519a280_0 .net *"_ivl_8", 2 0, L_0x142e08550;  1 drivers
v0x15519a330_0 .net "out_h", 1 0, L_0x142e08120;  1 drivers
v0x15519a3f0_0 .net "out_l", 1 0, L_0x142e07050;  1 drivers
v0x15519a4c0_0 .net "out_vh", 0 0, L_0x142e07e10;  1 drivers
v0x15519a570_0 .net "out_vl", 0 0, L_0x142e06d40;  1 drivers
L_0x142e08430 .concat [ 2 1 0 0], L_0x142e08120, L_0x15808b6e8;
L_0x142e08550 .concat [ 2 1 0 0], L_0x142e07050, L_0x142e06d40;
L_0x142e08690 .functor MUXZ 3, L_0x142e08550, L_0x142e08430, L_0x142e07e10, C4<>;
S_0x155194e30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155194c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155194b20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155194b60 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155197510_0 .net "in", 3 0, L_0x142e082a0;  1 drivers
v0x1551975d0_0 .net "out", 1 0, L_0x142e08120;  alias, 1 drivers
v0x155197680_0 .net "vld", 0 0, L_0x142e07e10;  alias, 1 drivers
L_0x142e07740 .part L_0x142e082a0, 0, 2;
L_0x142e07cf0 .part L_0x142e082a0, 2, 2;
S_0x1551951b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155194e30;
 .timescale -9 -12;
L_0x142e07e10 .functor OR 1, L_0x142e07270, L_0x142e07860, C4<0>, C4<0>;
L_0x15808b6a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155196d10_0 .net/2u *"_ivl_4", 0 0, L_0x15808b6a0;  1 drivers
v0x155196dd0_0 .net *"_ivl_6", 1 0, L_0x142e07ec0;  1 drivers
v0x155196e70_0 .net *"_ivl_8", 1 0, L_0x142e07fe0;  1 drivers
v0x155196f20_0 .net "out_h", 0 0, L_0x142e07ba0;  1 drivers
v0x155196fe0_0 .net "out_l", 0 0, L_0x142e075f0;  1 drivers
v0x1551970b0_0 .net "out_vh", 0 0, L_0x142e07860;  1 drivers
v0x155197160_0 .net "out_vl", 0 0, L_0x142e07270;  1 drivers
L_0x142e07ec0 .concat [ 1 1 0 0], L_0x142e07ba0, L_0x15808b6a0;
L_0x142e07fe0 .concat [ 1 1 0 0], L_0x142e075f0, L_0x142e07270;
L_0x142e08120 .functor MUXZ 2, L_0x142e07fe0, L_0x142e07ec0, L_0x142e07860, C4<>;
S_0x155195380 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551951b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155195040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155195080 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155195db0_0 .net "in", 1 0, L_0x142e07cf0;  1 drivers
v0x155195e70_0 .net "out", 0 0, L_0x142e07ba0;  alias, 1 drivers
v0x155195f20_0 .net "vld", 0 0, L_0x142e07860;  alias, 1 drivers
L_0x142e07920 .part L_0x142e07cf0, 1, 1;
L_0x142e07b00 .part L_0x142e07cf0, 0, 1;
S_0x155195700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155195380;
 .timescale -9 -12;
L_0x142e07a30 .functor NOT 1, L_0x142e07920, C4<0>, C4<0>, C4<0>;
L_0x142e07ba0 .functor AND 1, L_0x142e07a30, L_0x142e07b00, C4<1>, C4<1>;
v0x1551958d0_0 .net *"_ivl_2", 0 0, L_0x142e07920;  1 drivers
v0x155195990_0 .net *"_ivl_3", 0 0, L_0x142e07a30;  1 drivers
v0x155195a30_0 .net *"_ivl_5", 0 0, L_0x142e07b00;  1 drivers
L_0x142e07860 .reduce/or L_0x142e07cf0;
S_0x155195ac0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155195380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155195ac0
v0x155195d10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155195d10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155195d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.254 ;
    %load/vec4 v0x155195d10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.255, 5;
    %load/vec4 v0x155195d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155195d10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.254;
T_112.255 ;
    %end;
S_0x155196020 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551951b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551961f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155196230 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155196aa0_0 .net "in", 1 0, L_0x142e07740;  1 drivers
v0x155196b60_0 .net "out", 0 0, L_0x142e075f0;  alias, 1 drivers
v0x155196c10_0 .net "vld", 0 0, L_0x142e07270;  alias, 1 drivers
L_0x142e07370 .part L_0x142e07740, 1, 1;
L_0x142e07550 .part L_0x142e07740, 0, 1;
S_0x155196400 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155196020;
 .timescale -9 -12;
L_0x142e07480 .functor NOT 1, L_0x142e07370, C4<0>, C4<0>, C4<0>;
L_0x142e075f0 .functor AND 1, L_0x142e07480, L_0x142e07550, C4<1>, C4<1>;
v0x1551965c0_0 .net *"_ivl_2", 0 0, L_0x142e07370;  1 drivers
v0x155196680_0 .net *"_ivl_3", 0 0, L_0x142e07480;  1 drivers
v0x155196720_0 .net *"_ivl_5", 0 0, L_0x142e07550;  1 drivers
L_0x142e07270 .reduce/or L_0x142e07740;
S_0x1551967b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155196020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551967b0
v0x155196a00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155196a00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155196a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.256 ;
    %load/vec4 v0x155196a00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.257, 5;
    %load/vec4 v0x155196a00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155196a00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.256;
T_113.257 ;
    %end;
S_0x155197210 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155194e30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155197210
v0x155197460_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155197460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155197460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.258 ;
    %load/vec4 v0x155197460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.259, 5;
    %load/vec4 v0x155197460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155197460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.258;
T_114.259 ;
    %end;
S_0x155197780 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155194c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155197950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155197990 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155199eb0_0 .net "in", 3 0, L_0x142e071d0;  1 drivers
v0x155199f70_0 .net "out", 1 0, L_0x142e07050;  alias, 1 drivers
v0x15519a020_0 .net "vld", 0 0, L_0x142e06d40;  alias, 1 drivers
L_0x142e06670 .part L_0x142e071d0, 0, 2;
L_0x142e06c20 .part L_0x142e071d0, 2, 2;
S_0x155197b60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155197780;
 .timescale -9 -12;
L_0x142e06d40 .functor OR 1, L_0x142e06200, L_0x142e06790, C4<0>, C4<0>;
L_0x15808b658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551996b0_0 .net/2u *"_ivl_4", 0 0, L_0x15808b658;  1 drivers
v0x155199770_0 .net *"_ivl_6", 1 0, L_0x142e06df0;  1 drivers
v0x155199810_0 .net *"_ivl_8", 1 0, L_0x142e06f10;  1 drivers
v0x1551998c0_0 .net "out_h", 0 0, L_0x142e06ad0;  1 drivers
v0x155199980_0 .net "out_l", 0 0, L_0x142e06520;  1 drivers
v0x155199a50_0 .net "out_vh", 0 0, L_0x142e06790;  1 drivers
v0x155199b00_0 .net "out_vl", 0 0, L_0x142e06200;  1 drivers
L_0x142e06df0 .concat [ 1 1 0 0], L_0x142e06ad0, L_0x15808b658;
L_0x142e06f10 .concat [ 1 1 0 0], L_0x142e06520, L_0x142e06200;
L_0x142e07050 .functor MUXZ 2, L_0x142e06f10, L_0x142e06df0, L_0x142e06790, C4<>;
S_0x155197d20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155197b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155197a10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155197a50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155198750_0 .net "in", 1 0, L_0x142e06c20;  1 drivers
v0x155198810_0 .net "out", 0 0, L_0x142e06ad0;  alias, 1 drivers
v0x1551988c0_0 .net "vld", 0 0, L_0x142e06790;  alias, 1 drivers
L_0x142e06850 .part L_0x142e06c20, 1, 1;
L_0x142e06a30 .part L_0x142e06c20, 0, 1;
S_0x1551980a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155197d20;
 .timescale -9 -12;
L_0x142e06960 .functor NOT 1, L_0x142e06850, C4<0>, C4<0>, C4<0>;
L_0x142e06ad0 .functor AND 1, L_0x142e06960, L_0x142e06a30, C4<1>, C4<1>;
v0x155198270_0 .net *"_ivl_2", 0 0, L_0x142e06850;  1 drivers
v0x155198330_0 .net *"_ivl_3", 0 0, L_0x142e06960;  1 drivers
v0x1551983d0_0 .net *"_ivl_5", 0 0, L_0x142e06a30;  1 drivers
L_0x142e06790 .reduce/or L_0x142e06c20;
S_0x155198460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155197d20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155198460
v0x1551986b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1551986b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551986b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.260 ;
    %load/vec4 v0x1551986b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.261, 5;
    %load/vec4 v0x1551986b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551986b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.260;
T_115.261 ;
    %end;
S_0x1551989c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155197b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155198b90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155198bd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155199440_0 .net "in", 1 0, L_0x142e06670;  1 drivers
v0x155199500_0 .net "out", 0 0, L_0x142e06520;  alias, 1 drivers
v0x1551995b0_0 .net "vld", 0 0, L_0x142e06200;  alias, 1 drivers
L_0x142e062a0 .part L_0x142e06670, 1, 1;
L_0x142e06480 .part L_0x142e06670, 0, 1;
S_0x155198da0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551989c0;
 .timescale -9 -12;
L_0x142e063b0 .functor NOT 1, L_0x142e062a0, C4<0>, C4<0>, C4<0>;
L_0x142e06520 .functor AND 1, L_0x142e063b0, L_0x142e06480, C4<1>, C4<1>;
v0x155198f60_0 .net *"_ivl_2", 0 0, L_0x142e062a0;  1 drivers
v0x155199020_0 .net *"_ivl_3", 0 0, L_0x142e063b0;  1 drivers
v0x1551990c0_0 .net *"_ivl_5", 0 0, L_0x142e06480;  1 drivers
L_0x142e06200 .reduce/or L_0x142e06670;
S_0x155199150 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551989c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155199150
v0x1551993a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1551993a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551993a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.262 ;
    %load/vec4 v0x1551993a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.263, 5;
    %load/vec4 v0x1551993a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551993a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.262;
T_116.263 ;
    %end;
S_0x155199bb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155197780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155199bb0
v0x155199e00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155199e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155199e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.264 ;
    %load/vec4 v0x155199e00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.265, 5;
    %load/vec4 v0x155199e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155199e00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.264;
T_117.265 ;
    %end;
S_0x15519a620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155194890;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15519a620
v0x15519a870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15519a870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15519a870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.266 ;
    %load/vec4 v0x15519a870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.267, 5;
    %load/vec4 v0x15519a870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15519a870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.266;
T_118.267 ;
    %end;
S_0x15519b090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15518e090;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15519b090
v0x15519b2e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x15519b2e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15519b2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.268 ;
    %load/vec4 v0x15519b2e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.269, 5;
    %load/vec4 v0x15519b2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15519b2e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.268;
T_119.269 ;
    %end;
S_0x15519b600 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15518dec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15519b7d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15519b810 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x1551a8950_0 .net "in", 15 0, L_0x142e060e0;  1 drivers
v0x1551a8a10_0 .net "out", 3 0, L_0x142e05f60;  alias, 1 drivers
v0x1551a8ac0_0 .net "vld", 0 0, L_0x142e05c50;  alias, 1 drivers
L_0x1550ff520 .part L_0x142e060e0, 0, 8;
L_0x142e05b70 .part L_0x142e060e0, 8, 8;
S_0x15519b9e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15519b600;
 .timescale -9 -12;
L_0x142e05c50 .functor OR 1, L_0x1550ff0b0, L_0x142e056e0, C4<0>, C4<0>;
L_0x15808b610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551a8150_0 .net/2u *"_ivl_4", 0 0, L_0x15808b610;  1 drivers
v0x1551a8210_0 .net *"_ivl_6", 3 0, L_0x142e05d00;  1 drivers
v0x1551a82b0_0 .net *"_ivl_8", 3 0, L_0x142e05e20;  1 drivers
v0x1551a8360_0 .net "out_h", 2 0, L_0x142e059f0;  1 drivers
v0x1551a8420_0 .net "out_l", 2 0, L_0x1550ff3a0;  1 drivers
v0x1551a84f0_0 .net "out_vh", 0 0, L_0x142e056e0;  1 drivers
v0x1551a85a0_0 .net "out_vl", 0 0, L_0x1550ff0b0;  1 drivers
L_0x142e05d00 .concat [ 3 1 0 0], L_0x142e059f0, L_0x15808b610;
L_0x142e05e20 .concat [ 3 1 0 0], L_0x1550ff3a0, L_0x1550ff0b0;
L_0x142e05f60 .functor MUXZ 4, L_0x142e05e20, L_0x142e05d00, L_0x142e056e0, C4<>;
S_0x15519bba0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15519b9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15519b890 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15519b8d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1551a1be0_0 .net "in", 7 0, L_0x142e05b70;  1 drivers
v0x1551a1ca0_0 .net "out", 2 0, L_0x142e059f0;  alias, 1 drivers
v0x1551a1d50_0 .net "vld", 0 0, L_0x142e056e0;  alias, 1 drivers
L_0x142e045b0 .part L_0x142e05b70, 0, 4;
L_0x142e05600 .part L_0x142e05b70, 4, 4;
S_0x15519bf20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15519bba0;
 .timescale -9 -12;
L_0x142e056e0 .functor OR 1, L_0x142e041a0, L_0x142e05170, C4<0>, C4<0>;
L_0x15808b5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551a13e0_0 .net/2u *"_ivl_4", 0 0, L_0x15808b5c8;  1 drivers
v0x1551a14a0_0 .net *"_ivl_6", 2 0, L_0x142e05790;  1 drivers
v0x1551a1540_0 .net *"_ivl_8", 2 0, L_0x142e058b0;  1 drivers
v0x1551a15f0_0 .net "out_h", 1 0, L_0x142e05480;  1 drivers
v0x1551a16b0_0 .net "out_l", 1 0, L_0x142e04430;  1 drivers
v0x1551a1780_0 .net "out_vh", 0 0, L_0x142e05170;  1 drivers
v0x1551a1830_0 .net "out_vl", 0 0, L_0x142e041a0;  1 drivers
L_0x142e05790 .concat [ 2 1 0 0], L_0x142e05480, L_0x15808b5c8;
L_0x142e058b0 .concat [ 2 1 0 0], L_0x142e04430, L_0x142e041a0;
L_0x142e059f0 .functor MUXZ 3, L_0x142e058b0, L_0x142e05790, L_0x142e05170, C4<>;
S_0x15519c0f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15519bf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15519bdb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15519bdf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15519e7d0_0 .net "in", 3 0, L_0x142e05600;  1 drivers
v0x15519e890_0 .net "out", 1 0, L_0x142e05480;  alias, 1 drivers
v0x15519e940_0 .net "vld", 0 0, L_0x142e05170;  alias, 1 drivers
L_0x142e04ad0 .part L_0x142e05600, 0, 2;
L_0x142e05050 .part L_0x142e05600, 2, 2;
S_0x15519c470 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15519c0f0;
 .timescale -9 -12;
L_0x142e05170 .functor OR 1, L_0x142e04650, L_0x142e04bf0, C4<0>, C4<0>;
L_0x15808b580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15519dfd0_0 .net/2u *"_ivl_4", 0 0, L_0x15808b580;  1 drivers
v0x15519e090_0 .net *"_ivl_6", 1 0, L_0x142e05220;  1 drivers
v0x15519e130_0 .net *"_ivl_8", 1 0, L_0x142e05340;  1 drivers
v0x15519e1e0_0 .net "out_h", 0 0, L_0x142e04f00;  1 drivers
v0x15519e2a0_0 .net "out_l", 0 0, L_0x142e04980;  1 drivers
v0x15519e370_0 .net "out_vh", 0 0, L_0x142e04bf0;  1 drivers
v0x15519e420_0 .net "out_vl", 0 0, L_0x142e04650;  1 drivers
L_0x142e05220 .concat [ 1 1 0 0], L_0x142e04f00, L_0x15808b580;
L_0x142e05340 .concat [ 1 1 0 0], L_0x142e04980, L_0x142e04650;
L_0x142e05480 .functor MUXZ 2, L_0x142e05340, L_0x142e05220, L_0x142e04bf0, C4<>;
S_0x15519c640 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15519c470;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15519c300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15519c340 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15519d070_0 .net "in", 1 0, L_0x142e05050;  1 drivers
v0x15519d130_0 .net "out", 0 0, L_0x142e04f00;  alias, 1 drivers
v0x15519d1e0_0 .net "vld", 0 0, L_0x142e04bf0;  alias, 1 drivers
L_0x142e04c90 .part L_0x142e05050, 1, 1;
L_0x142e04e60 .part L_0x142e05050, 0, 1;
S_0x15519c9c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15519c640;
 .timescale -9 -12;
L_0x142e04d90 .functor NOT 1, L_0x142e04c90, C4<0>, C4<0>, C4<0>;
L_0x142e04f00 .functor AND 1, L_0x142e04d90, L_0x142e04e60, C4<1>, C4<1>;
v0x15519cb90_0 .net *"_ivl_2", 0 0, L_0x142e04c90;  1 drivers
v0x15519cc50_0 .net *"_ivl_3", 0 0, L_0x142e04d90;  1 drivers
v0x15519ccf0_0 .net *"_ivl_5", 0 0, L_0x142e04e60;  1 drivers
L_0x142e04bf0 .reduce/or L_0x142e05050;
S_0x15519cd80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15519c640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15519cd80
v0x15519cfd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15519cfd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15519cfd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.270 ;
    %load/vec4 v0x15519cfd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.271, 5;
    %load/vec4 v0x15519cfd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15519cfd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.270;
T_120.271 ;
    %end;
S_0x15519d2e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15519c470;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15519d4b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15519d4f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15519dd60_0 .net "in", 1 0, L_0x142e04ad0;  1 drivers
v0x15519de20_0 .net "out", 0 0, L_0x142e04980;  alias, 1 drivers
v0x15519ded0_0 .net "vld", 0 0, L_0x142e04650;  alias, 1 drivers
L_0x142e04730 .part L_0x142e04ad0, 1, 1;
L_0x142e048e0 .part L_0x142e04ad0, 0, 1;
S_0x15519d6c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15519d2e0;
 .timescale -9 -12;
L_0x142e04830 .functor NOT 1, L_0x142e04730, C4<0>, C4<0>, C4<0>;
L_0x142e04980 .functor AND 1, L_0x142e04830, L_0x142e048e0, C4<1>, C4<1>;
v0x15519d880_0 .net *"_ivl_2", 0 0, L_0x142e04730;  1 drivers
v0x15519d940_0 .net *"_ivl_3", 0 0, L_0x142e04830;  1 drivers
v0x15519d9e0_0 .net *"_ivl_5", 0 0, L_0x142e048e0;  1 drivers
L_0x142e04650 .reduce/or L_0x142e04ad0;
S_0x15519da70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15519d2e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15519da70
v0x15519dcc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15519dcc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15519dcc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.272 ;
    %load/vec4 v0x15519dcc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.273, 5;
    %load/vec4 v0x15519dcc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15519dcc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.272;
T_121.273 ;
    %end;
S_0x15519e4d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15519c0f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15519e4d0
v0x15519e720_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15519e720_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15519e720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.274 ;
    %load/vec4 v0x15519e720_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.275, 5;
    %load/vec4 v0x15519e720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15519e720_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.274;
T_122.275 ;
    %end;
S_0x15519ea40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15519bf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15519ec10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15519ec50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1551a1170_0 .net "in", 3 0, L_0x142e045b0;  1 drivers
v0x1551a1230_0 .net "out", 1 0, L_0x142e04430;  alias, 1 drivers
v0x1551a12e0_0 .net "vld", 0 0, L_0x142e041a0;  alias, 1 drivers
L_0x1550ffa40 .part L_0x142e045b0, 0, 2;
L_0x142e04080 .part L_0x142e045b0, 2, 2;
S_0x15519ee20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15519ea40;
 .timescale -9 -12;
L_0x142e041a0 .functor OR 1, L_0x1550ff5c0, L_0x1550ffb60, C4<0>, C4<0>;
L_0x15808b538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551a0970_0 .net/2u *"_ivl_4", 0 0, L_0x15808b538;  1 drivers
v0x1551a0a30_0 .net *"_ivl_6", 1 0, L_0x142e04210;  1 drivers
v0x1551a0ad0_0 .net *"_ivl_8", 1 0, L_0x142e042f0;  1 drivers
v0x1551a0b80_0 .net "out_h", 0 0, L_0x1550ffe50;  1 drivers
v0x1551a0c40_0 .net "out_l", 0 0, L_0x1550ff8f0;  1 drivers
v0x1551a0d10_0 .net "out_vh", 0 0, L_0x1550ffb60;  1 drivers
v0x1551a0dc0_0 .net "out_vl", 0 0, L_0x1550ff5c0;  1 drivers
L_0x142e04210 .concat [ 1 1 0 0], L_0x1550ffe50, L_0x15808b538;
L_0x142e042f0 .concat [ 1 1 0 0], L_0x1550ff8f0, L_0x1550ff5c0;
L_0x142e04430 .functor MUXZ 2, L_0x142e042f0, L_0x142e04210, L_0x1550ffb60, C4<>;
S_0x15519efe0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15519ee20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15519ecd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15519ed10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15519fa10_0 .net "in", 1 0, L_0x142e04080;  1 drivers
v0x15519fad0_0 .net "out", 0 0, L_0x1550ffe50;  alias, 1 drivers
v0x15519fb80_0 .net "vld", 0 0, L_0x1550ffb60;  alias, 1 drivers
L_0x1550ffc00 .part L_0x142e04080, 1, 1;
L_0x1550ffdb0 .part L_0x142e04080, 0, 1;
S_0x15519f360 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15519efe0;
 .timescale -9 -12;
L_0x1550ffd00 .functor NOT 1, L_0x1550ffc00, C4<0>, C4<0>, C4<0>;
L_0x1550ffe50 .functor AND 1, L_0x1550ffd00, L_0x1550ffdb0, C4<1>, C4<1>;
v0x15519f530_0 .net *"_ivl_2", 0 0, L_0x1550ffc00;  1 drivers
v0x15519f5f0_0 .net *"_ivl_3", 0 0, L_0x1550ffd00;  1 drivers
v0x15519f690_0 .net *"_ivl_5", 0 0, L_0x1550ffdb0;  1 drivers
L_0x1550ffb60 .reduce/or L_0x142e04080;
S_0x15519f720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15519efe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15519f720
v0x15519f970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15519f970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15519f970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.276 ;
    %load/vec4 v0x15519f970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.277, 5;
    %load/vec4 v0x15519f970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15519f970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.276;
T_123.277 ;
    %end;
S_0x15519fc80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15519ee20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15519fe50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15519fe90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551a0700_0 .net "in", 1 0, L_0x1550ffa40;  1 drivers
v0x1551a07c0_0 .net "out", 0 0, L_0x1550ff8f0;  alias, 1 drivers
v0x1551a0870_0 .net "vld", 0 0, L_0x1550ff5c0;  alias, 1 drivers
L_0x1550ff6a0 .part L_0x1550ffa40, 1, 1;
L_0x1550ff850 .part L_0x1550ffa40, 0, 1;
S_0x1551a0060 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15519fc80;
 .timescale -9 -12;
L_0x1550ff7a0 .functor NOT 1, L_0x1550ff6a0, C4<0>, C4<0>, C4<0>;
L_0x1550ff8f0 .functor AND 1, L_0x1550ff7a0, L_0x1550ff850, C4<1>, C4<1>;
v0x1551a0220_0 .net *"_ivl_2", 0 0, L_0x1550ff6a0;  1 drivers
v0x1551a02e0_0 .net *"_ivl_3", 0 0, L_0x1550ff7a0;  1 drivers
v0x1551a0380_0 .net *"_ivl_5", 0 0, L_0x1550ff850;  1 drivers
L_0x1550ff5c0 .reduce/or L_0x1550ffa40;
S_0x1551a0410 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15519fc80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a0410
v0x1551a0660_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1551a0660_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a0660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.278 ;
    %load/vec4 v0x1551a0660_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.279, 5;
    %load/vec4 v0x1551a0660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a0660_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.278;
T_124.279 ;
    %end;
S_0x1551a0e70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15519ea40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a0e70
v0x1551a10c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1551a10c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a10c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.280 ;
    %load/vec4 v0x1551a10c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.281, 5;
    %load/vec4 v0x1551a10c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a10c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.280;
T_125.281 ;
    %end;
S_0x1551a18e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15519bba0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a18e0
v0x1551a1b30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1551a1b30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a1b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.282 ;
    %load/vec4 v0x1551a1b30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.283, 5;
    %load/vec4 v0x1551a1b30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a1b30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.282;
T_126.283 ;
    %end;
S_0x1551a1e50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15519b9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551a2020 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1551a2060 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1551a7ee0_0 .net "in", 7 0, L_0x1550ff520;  1 drivers
v0x1551a7fa0_0 .net "out", 2 0, L_0x1550ff3a0;  alias, 1 drivers
v0x1551a8050_0 .net "vld", 0 0, L_0x1550ff0b0;  alias, 1 drivers
L_0x1550fdfc0 .part L_0x1550ff520, 0, 4;
L_0x1550fefd0 .part L_0x1550ff520, 4, 4;
S_0x1551a2230 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551a1e50;
 .timescale -9 -12;
L_0x1550ff0b0 .functor OR 1, L_0x1550fdb50, L_0x1550feb60, C4<0>, C4<0>;
L_0x15808b4f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551a76e0_0 .net/2u *"_ivl_4", 0 0, L_0x15808b4f0;  1 drivers
v0x1551a77a0_0 .net *"_ivl_6", 2 0, L_0x1550ff160;  1 drivers
v0x1551a7840_0 .net *"_ivl_8", 2 0, L_0x1550ff260;  1 drivers
v0x1551a78f0_0 .net "out_h", 1 0, L_0x1550fee50;  1 drivers
v0x1551a79b0_0 .net "out_l", 1 0, L_0x1550fde40;  1 drivers
v0x1551a7a80_0 .net "out_vh", 0 0, L_0x1550feb60;  1 drivers
v0x1551a7b30_0 .net "out_vl", 0 0, L_0x1550fdb50;  1 drivers
L_0x1550ff160 .concat [ 2 1 0 0], L_0x1550fee50, L_0x15808b4f0;
L_0x1550ff260 .concat [ 2 1 0 0], L_0x1550fde40, L_0x1550fdb50;
L_0x1550ff3a0 .functor MUXZ 3, L_0x1550ff260, L_0x1550ff160, L_0x1550feb60, C4<>;
S_0x1551a23f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551a2230;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551a20e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1551a2120 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1551a4ad0_0 .net "in", 3 0, L_0x1550fefd0;  1 drivers
v0x1551a4b90_0 .net "out", 1 0, L_0x1550fee50;  alias, 1 drivers
v0x1551a4c40_0 .net "vld", 0 0, L_0x1550feb60;  alias, 1 drivers
L_0x1550fe4e0 .part L_0x1550fefd0, 0, 2;
L_0x1550fea40 .part L_0x1550fefd0, 2, 2;
S_0x1551a2770 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551a23f0;
 .timescale -9 -12;
L_0x1550feb60 .functor OR 1, L_0x1550fe060, L_0x1550fe600, C4<0>, C4<0>;
L_0x15808b4a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551a42d0_0 .net/2u *"_ivl_4", 0 0, L_0x15808b4a8;  1 drivers
v0x1551a4390_0 .net *"_ivl_6", 1 0, L_0x1550fec10;  1 drivers
v0x1551a4430_0 .net *"_ivl_8", 1 0, L_0x1550fed10;  1 drivers
v0x1551a44e0_0 .net "out_h", 0 0, L_0x1550fe8f0;  1 drivers
v0x1551a45a0_0 .net "out_l", 0 0, L_0x1550fe390;  1 drivers
v0x1551a4670_0 .net "out_vh", 0 0, L_0x1550fe600;  1 drivers
v0x1551a4720_0 .net "out_vl", 0 0, L_0x1550fe060;  1 drivers
L_0x1550fec10 .concat [ 1 1 0 0], L_0x1550fe8f0, L_0x15808b4a8;
L_0x1550fed10 .concat [ 1 1 0 0], L_0x1550fe390, L_0x1550fe060;
L_0x1550fee50 .functor MUXZ 2, L_0x1550fed10, L_0x1550fec10, L_0x1550fe600, C4<>;
S_0x1551a2940 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551a2770;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551a2600 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551a2640 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551a3370_0 .net "in", 1 0, L_0x1550fea40;  1 drivers
v0x1551a3430_0 .net "out", 0 0, L_0x1550fe8f0;  alias, 1 drivers
v0x1551a34e0_0 .net "vld", 0 0, L_0x1550fe600;  alias, 1 drivers
L_0x1550fe6a0 .part L_0x1550fea40, 1, 1;
L_0x1550fe850 .part L_0x1550fea40, 0, 1;
S_0x1551a2cc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551a2940;
 .timescale -9 -12;
L_0x1550fe7a0 .functor NOT 1, L_0x1550fe6a0, C4<0>, C4<0>, C4<0>;
L_0x1550fe8f0 .functor AND 1, L_0x1550fe7a0, L_0x1550fe850, C4<1>, C4<1>;
v0x1551a2e90_0 .net *"_ivl_2", 0 0, L_0x1550fe6a0;  1 drivers
v0x1551a2f50_0 .net *"_ivl_3", 0 0, L_0x1550fe7a0;  1 drivers
v0x1551a2ff0_0 .net *"_ivl_5", 0 0, L_0x1550fe850;  1 drivers
L_0x1550fe600 .reduce/or L_0x1550fea40;
S_0x1551a3080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551a2940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a3080
v0x1551a32d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1551a32d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a32d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.284 ;
    %load/vec4 v0x1551a32d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.285, 5;
    %load/vec4 v0x1551a32d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a32d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.284;
T_127.285 ;
    %end;
S_0x1551a35e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551a2770;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551a37b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551a37f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551a4060_0 .net "in", 1 0, L_0x1550fe4e0;  1 drivers
v0x1551a4120_0 .net "out", 0 0, L_0x1550fe390;  alias, 1 drivers
v0x1551a41d0_0 .net "vld", 0 0, L_0x1550fe060;  alias, 1 drivers
L_0x1550fe140 .part L_0x1550fe4e0, 1, 1;
L_0x1550fe2f0 .part L_0x1550fe4e0, 0, 1;
S_0x1551a39c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551a35e0;
 .timescale -9 -12;
L_0x1550fe240 .functor NOT 1, L_0x1550fe140, C4<0>, C4<0>, C4<0>;
L_0x1550fe390 .functor AND 1, L_0x1550fe240, L_0x1550fe2f0, C4<1>, C4<1>;
v0x1551a3b80_0 .net *"_ivl_2", 0 0, L_0x1550fe140;  1 drivers
v0x1551a3c40_0 .net *"_ivl_3", 0 0, L_0x1550fe240;  1 drivers
v0x1551a3ce0_0 .net *"_ivl_5", 0 0, L_0x1550fe2f0;  1 drivers
L_0x1550fe060 .reduce/or L_0x1550fe4e0;
S_0x1551a3d70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551a35e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a3d70
v0x1551a3fc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1551a3fc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a3fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.286 ;
    %load/vec4 v0x1551a3fc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.287, 5;
    %load/vec4 v0x1551a3fc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a3fc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.286;
T_128.287 ;
    %end;
S_0x1551a47d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551a23f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a47d0
v0x1551a4a20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1551a4a20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a4a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.288 ;
    %load/vec4 v0x1551a4a20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.289, 5;
    %load/vec4 v0x1551a4a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a4a20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.288;
T_129.289 ;
    %end;
S_0x1551a4d40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551a2230;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551a4f10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1551a4f50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1551a7470_0 .net "in", 3 0, L_0x1550fdfc0;  1 drivers
v0x1551a7530_0 .net "out", 1 0, L_0x1550fde40;  alias, 1 drivers
v0x1551a75e0_0 .net "vld", 0 0, L_0x1550fdb50;  alias, 1 drivers
L_0x1550fd510 .part L_0x1550fdfc0, 0, 2;
L_0x1550fda30 .part L_0x1550fdfc0, 2, 2;
S_0x1551a5120 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551a4d40;
 .timescale -9 -12;
L_0x1550fdb50 .functor OR 1, L_0x1550fce00, L_0x1550fd630, C4<0>, C4<0>;
L_0x15808b460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551a6c70_0 .net/2u *"_ivl_4", 0 0, L_0x15808b460;  1 drivers
v0x1551a6d30_0 .net *"_ivl_6", 1 0, L_0x1550fdc00;  1 drivers
v0x1551a6dd0_0 .net *"_ivl_8", 1 0, L_0x1550fdd00;  1 drivers
v0x1551a6e80_0 .net "out_h", 0 0, L_0x1550fd900;  1 drivers
v0x1551a6f40_0 .net "out_l", 0 0, L_0x1550fd3e0;  1 drivers
v0x1551a7010_0 .net "out_vh", 0 0, L_0x1550fd630;  1 drivers
v0x1551a70c0_0 .net "out_vl", 0 0, L_0x1550fce00;  1 drivers
L_0x1550fdc00 .concat [ 1 1 0 0], L_0x1550fd900, L_0x15808b460;
L_0x1550fdd00 .concat [ 1 1 0 0], L_0x1550fd3e0, L_0x1550fce00;
L_0x1550fde40 .functor MUXZ 2, L_0x1550fdd00, L_0x1550fdc00, L_0x1550fd630, C4<>;
S_0x1551a52e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551a5120;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551a4fd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551a5010 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551a5d10_0 .net "in", 1 0, L_0x1550fda30;  1 drivers
v0x1551a5dd0_0 .net "out", 0 0, L_0x1550fd900;  alias, 1 drivers
v0x1551a5e80_0 .net "vld", 0 0, L_0x1550fd630;  alias, 1 drivers
L_0x1550fd6d0 .part L_0x1550fda30, 1, 1;
L_0x1550fd860 .part L_0x1550fda30, 0, 1;
S_0x1551a5660 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551a52e0;
 .timescale -9 -12;
L_0x1550fd7b0 .functor NOT 1, L_0x1550fd6d0, C4<0>, C4<0>, C4<0>;
L_0x1550fd900 .functor AND 1, L_0x1550fd7b0, L_0x1550fd860, C4<1>, C4<1>;
v0x1551a5830_0 .net *"_ivl_2", 0 0, L_0x1550fd6d0;  1 drivers
v0x1551a58f0_0 .net *"_ivl_3", 0 0, L_0x1550fd7b0;  1 drivers
v0x1551a5990_0 .net *"_ivl_5", 0 0, L_0x1550fd860;  1 drivers
L_0x1550fd630 .reduce/or L_0x1550fda30;
S_0x1551a5a20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551a52e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a5a20
v0x1551a5c70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1551a5c70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a5c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.290 ;
    %load/vec4 v0x1551a5c70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.291, 5;
    %load/vec4 v0x1551a5c70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a5c70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.290;
T_130.291 ;
    %end;
S_0x1551a5f80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551a5120;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551a6150 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551a6190 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551a6a00_0 .net "in", 1 0, L_0x1550fd510;  1 drivers
v0x1551a6ac0_0 .net "out", 0 0, L_0x1550fd3e0;  alias, 1 drivers
v0x1551a6b70_0 .net "vld", 0 0, L_0x1550fce00;  alias, 1 drivers
L_0x1550fd1f0 .part L_0x1550fd510, 1, 1;
L_0x1550fd340 .part L_0x1550fd510, 0, 1;
S_0x1551a6360 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551a5f80;
 .timescale -9 -12;
L_0x1550fd290 .functor NOT 1, L_0x1550fd1f0, C4<0>, C4<0>, C4<0>;
L_0x1550fd3e0 .functor AND 1, L_0x1550fd290, L_0x1550fd340, C4<1>, C4<1>;
v0x1551a6520_0 .net *"_ivl_2", 0 0, L_0x1550fd1f0;  1 drivers
v0x1551a65e0_0 .net *"_ivl_3", 0 0, L_0x1550fd290;  1 drivers
v0x1551a6680_0 .net *"_ivl_5", 0 0, L_0x1550fd340;  1 drivers
L_0x1550fce00 .reduce/or L_0x1550fd510;
S_0x1551a6710 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551a5f80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a6710
v0x1551a6960_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1551a6960_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a6960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.292 ;
    %load/vec4 v0x1551a6960_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.293, 5;
    %load/vec4 v0x1551a6960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a6960_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.292;
T_131.293 ;
    %end;
S_0x1551a7170 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551a4d40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a7170
v0x1551a73c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1551a73c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a73c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.294 ;
    %load/vec4 v0x1551a73c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.295, 5;
    %load/vec4 v0x1551a73c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a73c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.294;
T_132.295 ;
    %end;
S_0x1551a7be0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551a1e50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a7be0
v0x1551a7e30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1551a7e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a7e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.296 ;
    %load/vec4 v0x1551a7e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.297, 5;
    %load/vec4 v0x1551a7e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a7e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.296;
T_133.297 ;
    %end;
S_0x1551a8650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15519b600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a8650
v0x1551a88a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x1551a88a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a88a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.298 ;
    %load/vec4 v0x1551a88a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.299, 5;
    %load/vec4 v0x1551a88a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a88a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.298;
T_134.299 ;
    %end;
S_0x1551a90c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15518db40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a90c0
v0x1551a9310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.log2 ;
    %load/vec4 v0x1551a9310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a9310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.300 ;
    %load/vec4 v0x1551a9310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.301, 5;
    %load/vec4 v0x1551a9310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a9310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.300;
T_135.301 ;
    %end;
S_0x1551a9630 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15518d7a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a9630
v0x1551a9890_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.log2 ;
    %load/vec4 v0x1551a9890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a9890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.302 ;
    %load/vec4 v0x1551a9890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.303, 5;
    %load/vec4 v0x1551a9890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a9890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.302;
T_136.303 ;
    %end;
S_0x1551a9ba0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x155186ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551a9ba0
v0x1551a9e10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.log2 ;
    %load/vec4 v0x1551a9e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551a9e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.304 ;
    %load/vec4 v0x1551a9e10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.305, 5;
    %load/vec4 v0x1551a9e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551a9e10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.304;
T_137.305 ;
    %end;
S_0x1551a9ec0 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15518d0a0 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x15808ba48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551aa750_0 .net/2u *"_ivl_0", 0 0, L_0x15808ba48;  1 drivers
L_0x15808ba90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551aa810_0 .net/2u *"_ivl_4", 0 0, L_0x15808ba90;  1 drivers
v0x1551aa8b0_0 .net "a", 7 0, L_0x142e0d930;  1 drivers
v0x1551aa960_0 .net "ain", 8 0, L_0x142e0d570;  1 drivers
v0x1551aaa20_0 .net "b", 7 0, L_0x142e0d3f0;  1 drivers
v0x1551aab00_0 .net "bin", 8 0, L_0x142e0d690;  1 drivers
v0x1551aaba0_0 .net "c", 8 0, L_0x142e0d7b0;  alias, 1 drivers
L_0x142e0d570 .concat [ 8 1 0 0], L_0x142e0d930, L_0x15808ba48;
L_0x142e0d690 .concat [ 8 1 0 0], L_0x142e0d3f0, L_0x15808ba90;
S_0x1551aa270 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x1551a9ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x1551aa440 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x1551aa140_0 .net "a", 8 0, L_0x142e0d570;  alias, 1 drivers
v0x1551aa590_0 .net "b", 8 0, L_0x142e0d690;  alias, 1 drivers
v0x1551aa640_0 .net "c", 8 0, L_0x142e0d7b0;  alias, 1 drivers
L_0x142e0d7b0 .arith/sub 9, L_0x142e0d570, L_0x142e0d690;
S_0x1551aac90 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x1551aae50 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x15808af50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551aafc0_0 .net/2u *"_ivl_0", 0 0, L_0x15808af50;  1 drivers
v0x1551ab080_0 .net *"_ivl_11", 5 0, L_0x1550f9db0;  1 drivers
v0x1551ab120_0 .net *"_ivl_2", 5 0, L_0x1550f9bf0;  1 drivers
L_0x15808af98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551ab1b0_0 .net/2u *"_ivl_4", 0 0, L_0x15808af98;  1 drivers
v0x1551ab240_0 .net *"_ivl_6", 5 0, L_0x1550f9c90;  1 drivers
L_0x15808afe0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1551ab310_0 .net *"_ivl_8", 5 0, L_0x15808afe0;  1 drivers
v0x1551ab3c0_0 .net "rc", 0 0, L_0x1550f9290;  alias, 1 drivers
v0x1551ab460_0 .net "regime", 4 0, L_0x1550f9480;  alias, 1 drivers
v0x1551ab510_0 .net "regime_N", 5 0, L_0x1550f9eb0;  alias, 1 drivers
L_0x1550f9bf0 .concat [ 5 1 0 0], L_0x1550f9480, L_0x15808af50;
L_0x1550f9c90 .concat [ 5 1 0 0], L_0x1550f9480, L_0x15808af98;
L_0x1550f9db0 .arith/sub 6, L_0x15808afe0, L_0x1550f9c90;
L_0x1550f9eb0 .functor MUXZ 6, L_0x1550f9db0, L_0x1550f9bf0, L_0x1550f9290, C4<>;
S_0x1551ab670 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x1551ab2d0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x15808b028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551ab960_0 .net/2u *"_ivl_0", 0 0, L_0x15808b028;  1 drivers
v0x1551aba20_0 .net *"_ivl_11", 5 0, L_0x1550fa210;  1 drivers
v0x1551abac0_0 .net *"_ivl_2", 5 0, L_0x1550fa010;  1 drivers
L_0x15808b070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551abb50_0 .net/2u *"_ivl_4", 0 0, L_0x15808b070;  1 drivers
v0x1551abbe0_0 .net *"_ivl_6", 5 0, L_0x1550fa0f0;  1 drivers
L_0x15808b0b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1551abcb0_0 .net *"_ivl_8", 5 0, L_0x15808b0b8;  1 drivers
v0x1551abd60_0 .net "rc", 0 0, L_0x1550f8fe0;  alias, 1 drivers
v0x1551abe00_0 .net "regime", 4 0, L_0x1550f9330;  alias, 1 drivers
v0x1551abeb0_0 .net "regime_N", 5 0, L_0x1550fa350;  alias, 1 drivers
L_0x1550fa010 .concat [ 5 1 0 0], L_0x1550f9330, L_0x15808b028;
L_0x1550fa0f0 .concat [ 5 1 0 0], L_0x1550f9330, L_0x15808b070;
L_0x1550fa210 .arith/sub 6, L_0x15808b0b8, L_0x1550fa0f0;
L_0x1550fa350 .functor MUXZ 6, L_0x1550fa210, L_0x1550fa010, L_0x1550f8fe0, C4<>;
S_0x1551ac010 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x1551abc70 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x1551ac210_0 .net *"_ivl_0", 8 0, L_0x142e0d490;  1 drivers
L_0x15808bb20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1551ac350_0 .net *"_ivl_3", 7 0, L_0x15808bb20;  1 drivers
v0x1551ac400_0 .net "a", 8 0, L_0x142e0d7b0;  alias, 1 drivers
v0x1551ac4f0_0 .net "c", 8 0, L_0x142e0dc60;  alias, 1 drivers
v0x1551ac5a0_0 .net "mant_ovf", 0 0, L_0x142e0dde0;  1 drivers
L_0x142e0d490 .concat [ 1 8 0 0], L_0x142e0dde0, L_0x15808bb20;
L_0x142e0dc60 .arith/sum 9, L_0x142e0d7b0, L_0x142e0d490;
S_0x1551ac690 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x1551ac850 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x1551ae430_0 .net "a", 31 0, L_0x1550dec50;  alias, 1 drivers
v0x1551ae520_0 .net "b", 31 0, L_0x1550fc2b0;  alias, 1 drivers
v0x1551ae5b0_0 .net "c", 32 0, L_0x1550fc9a0;  alias, 1 drivers
v0x1551ae640_0 .net "c_add", 32 0, L_0x1550fc5a0;  1 drivers
v0x1551ae720_0 .net "c_sub", 32 0, L_0x1550fc8a0;  1 drivers
v0x1551ae830_0 .net "op", 0 0, L_0x1550f90e0;  alias, 1 drivers
L_0x1550fc9a0 .functor MUXZ 33, L_0x1550fc8a0, L_0x1550fc5a0, L_0x1550f90e0, C4<>;
S_0x1551ac9d0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x1551ac690;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1551acba0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x15808b340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551ad190_0 .net/2u *"_ivl_0", 0 0, L_0x15808b340;  1 drivers
L_0x15808b388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551ad250_0 .net/2u *"_ivl_4", 0 0, L_0x15808b388;  1 drivers
v0x1551ad2f0_0 .net "a", 31 0, L_0x1550dec50;  alias, 1 drivers
v0x1551ad3a0_0 .net "ain", 32 0, L_0x1550fc360;  1 drivers
v0x1551ad460_0 .net "b", 31 0, L_0x1550fc2b0;  alias, 1 drivers
v0x1551ad530_0 .net "bin", 32 0, L_0x1550fc480;  1 drivers
v0x1551ad5e0_0 .net "c", 32 0, L_0x1550fc5a0;  alias, 1 drivers
L_0x1550fc360 .concat [ 32 1 0 0], L_0x1550dec50, L_0x15808b340;
L_0x1550fc480 .concat [ 32 1 0 0], L_0x1550fc2b0, L_0x15808b388;
S_0x1551accb0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x1551ac9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1551ace80 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x1551acf90_0 .net "a", 32 0, L_0x1550fc360;  alias, 1 drivers
v0x1551ad050_0 .net "b", 32 0, L_0x1550fc480;  alias, 1 drivers
v0x1551ad0f0_0 .net "c", 32 0, L_0x1550fc5a0;  alias, 1 drivers
L_0x1550fc5a0 .arith/sum 33, L_0x1550fc360, L_0x1550fc480;
S_0x1551ad6d0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x1551ac690;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1551ad8a0 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x15808b3d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551adee0_0 .net/2u *"_ivl_0", 0 0, L_0x15808b3d0;  1 drivers
L_0x15808b418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551adfa0_0 .net/2u *"_ivl_4", 0 0, L_0x15808b418;  1 drivers
v0x1551ae040_0 .net "a", 31 0, L_0x1550dec50;  alias, 1 drivers
v0x1551ae110_0 .net "ain", 32 0, L_0x1550fc6a0;  1 drivers
v0x1551ae1c0_0 .net "b", 31 0, L_0x1550fc2b0;  alias, 1 drivers
v0x1551ae2d0_0 .net "bin", 32 0, L_0x1550fc7c0;  1 drivers
v0x1551ae360_0 .net "c", 32 0, L_0x1550fc8a0;  alias, 1 drivers
L_0x1550fc6a0 .concat [ 32 1 0 0], L_0x1550dec50, L_0x15808b3d0;
L_0x1550fc7c0 .concat [ 32 1 0 0], L_0x1550fc2b0, L_0x15808b418;
S_0x1551ada10 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x1551ad6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1551adbd0 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x1551adce0_0 .net "a", 32 0, L_0x1550fc6a0;  alias, 1 drivers
v0x1551adda0_0 .net "b", 32 0, L_0x1550fc7c0;  alias, 1 drivers
v0x1551ade40_0 .net "c", 32 0, L_0x1550fc8a0;  alias, 1 drivers
L_0x1550fc8a0 .arith/sub 33, L_0x1550fc6a0, L_0x1550fc7c0;
S_0x1551ae8e0 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1551aeaa0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x15808bdf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551af0f0_0 .net/2u *"_ivl_0", 0 0, L_0x15808bdf0;  1 drivers
L_0x15808be38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551af1b0_0 .net/2u *"_ivl_4", 0 0, L_0x15808be38;  1 drivers
v0x1551af250_0 .net "a", 31 0, L_0x142e111f0;  1 drivers
v0x1551af300_0 .net "ain", 32 0, L_0x142e10560;  1 drivers
v0x1551af3c0_0 .net "b", 31 0, L_0x142e10b00;  alias, 1 drivers
v0x1551af4a0_0 .net "bin", 32 0, L_0x142e10680;  1 drivers
v0x1551af540_0 .net "c", 32 0, L_0x142e110f0;  alias, 1 drivers
L_0x142e10560 .concat [ 32 1 0 0], L_0x142e111f0, L_0x15808bdf0;
L_0x142e10680 .concat [ 32 1 0 0], L_0x142e10b00, L_0x15808be38;
S_0x1551aec10 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x1551ae8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1551aede0 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x1551aeef0_0 .net "a", 32 0, L_0x142e10560;  alias, 1 drivers
v0x1551aefb0_0 .net "b", 32 0, L_0x142e10680;  alias, 1 drivers
v0x1551af050_0 .net "c", 32 0, L_0x142e110f0;  alias, 1 drivers
L_0x142e110f0 .arith/sum 33, L_0x142e10560, L_0x142e10680;
S_0x1551af630 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x1551af7f0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x1551af830 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x1551af870 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x1550e0d10 .functor BUFZ 32, L_0x1550ada90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1550e0ea0 .functor NOT 32, L_0x1550e0d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15808a608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1550ead00 .functor XOR 1, L_0x1550e0d80, L_0x15808a608, C4<0>, C4<0>;
v0x153aad570_0 .net/2u *"_ivl_10", 0 0, L_0x15808a608;  1 drivers
v0x153aaaa90_0 .net *"_ivl_12", 0 0, L_0x1550ead00;  1 drivers
L_0x15808a650 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x153aaab20_0 .net/2u *"_ivl_16", 4 0, L_0x15808a650;  1 drivers
v0x153aac070_0 .net *"_ivl_18", 4 0, L_0x1550eafb0;  1 drivers
v0x153aac100_0 .net *"_ivl_23", 29 0, L_0x1550ec7e0;  1 drivers
L_0x15808a800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x153ab15c0_0 .net/2u *"_ivl_24", 1 0, L_0x15808a800;  1 drivers
v0x153ab1650_0 .net *"_ivl_4", 31 0, L_0x1550e0ea0;  1 drivers
v0x153aaeb70_0 .net *"_ivl_9", 30 0, L_0x1550eac60;  1 drivers
v0x153aaec00_0 .net "exp", 1 0, L_0x1550ec9e0;  alias, 1 drivers
v0x153ab0150_0 .net "in", 31 0, L_0x1550ada90;  alias, 1 drivers
v0x153ab01e0_0 .net "k", 4 0, L_0x1550eaaa0;  1 drivers
v0x153abc0e0_0 .net "mant", 29 0, L_0x1550ecac0;  alias, 1 drivers
v0x153abc170_0 .net "rc", 0 0, L_0x1550e0d80;  alias, 1 drivers
v0x153ab6b70_0 .net "regime", 4 0, L_0x1550eb0e0;  alias, 1 drivers
v0x153ab6c00_0 .net "xin", 31 0, L_0x1550e0d10;  1 drivers
v0x153ab4120_0 .net "xin_r", 31 0, L_0x1550e0f10;  1 drivers
v0x153ab41b0_0 .net "xin_tmp", 31 0, L_0x1550ec6f0;  1 drivers
L_0x1550e0d80 .part L_0x1550e0d10, 30, 1;
L_0x1550e0f10 .functor MUXZ 32, L_0x1550e0d10, L_0x1550e0ea0, L_0x1550e0d80, C4<>;
L_0x1550eac60 .part L_0x1550e0f10, 0, 31;
L_0x1550eae30 .concat [ 1 31 0 0], L_0x1550ead00, L_0x1550eac60;
L_0x1550eafb0 .arith/sub 5, L_0x1550eaaa0, L_0x15808a650;
L_0x1550eb0e0 .functor MUXZ 5, L_0x1550eaaa0, L_0x1550eafb0, L_0x1550e0d80, C4<>;
L_0x1550ec7e0 .part L_0x1550e0d10, 0, 30;
L_0x1550ec8c0 .concat [ 2 30 0 0], L_0x15808a800, L_0x1550ec7e0;
L_0x1550ec9e0 .part L_0x1550ec6f0, 30, 2;
L_0x1550ecac0 .part L_0x1550ec6f0, 0, 30;
S_0x1551afa60 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x1551af630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551afa60
v0x1551afcf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.log2 ;
    %load/vec4 v0x1551afcf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551afcf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.306 ;
    %load/vec4 v0x1551afcf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.307, 5;
    %load/vec4 v0x1551afcf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551afcf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.306;
T_138.307 ;
    %end;
S_0x1551afda0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x1551af630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x1551aff70 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x1551affb0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x1550ec6f0 .functor BUFZ 32, L_0x1550ec140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15808a7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551b1630_0 .net *"_ivl_11", 0 0, L_0x15808a7b8;  1 drivers
v0x1551b16f0_0 .net *"_ivl_6", 0 0, L_0x1550ec260;  1 drivers
v0x1551b17a0_0 .net *"_ivl_7", 31 0, L_0x1550ec3f0;  1 drivers
v0x1551b1860_0 .net *"_ivl_9", 30 0, L_0x1550ec330;  1 drivers
v0x1551b1910_0 .net "a", 31 0, L_0x1550ec8c0;  1 drivers
v0x1551b1a00_0 .net "b", 4 0, L_0x1550eaaa0;  alias, 1 drivers
v0x1551b1ab0_0 .net "c", 31 0, L_0x1550ec6f0;  alias, 1 drivers
v0x1551b1b60 .array "tmp", 0 4;
v0x1551b1b60_0 .net v0x1551b1b60 0, 31 0, L_0x1550ec590; 1 drivers
v0x1551b1b60_1 .net v0x1551b1b60 1, 31 0, L_0x1550eb480; 1 drivers
v0x1551b1b60_2 .net v0x1551b1b60 2, 31 0, L_0x1550eb940; 1 drivers
v0x1551b1b60_3 .net v0x1551b1b60 3, 31 0, L_0x1550ebd40; 1 drivers
v0x1551b1b60_4 .net v0x1551b1b60 4, 31 0, L_0x1550ec140; 1 drivers
L_0x1550eb200 .part L_0x1550eaaa0, 1, 1;
L_0x1550eb5e0 .part L_0x1550eaaa0, 2, 1;
L_0x1550eba60 .part L_0x1550eaaa0, 3, 1;
L_0x1550ebe60 .part L_0x1550eaaa0, 4, 1;
L_0x1550ec260 .part L_0x1550eaaa0, 0, 1;
L_0x1550ec330 .part L_0x1550ec8c0, 0, 31;
L_0x1550ec3f0 .concat [ 1 31 0 0], L_0x15808a7b8, L_0x1550ec330;
L_0x1550ec590 .functor MUXZ 32, L_0x1550ec8c0, L_0x1550ec3f0, L_0x1550ec260, C4<>;
S_0x1551b01a0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x1551afda0;
 .timescale -9 -12;
P_0x1551b0370 .param/l "i" 1 4 296, +C4<01>;
v0x1551b0410_0 .net *"_ivl_1", 0 0, L_0x1550eb200;  1 drivers
v0x1551b04a0_0 .net *"_ivl_3", 31 0, L_0x1550eb340;  1 drivers
v0x1551b0530_0 .net *"_ivl_5", 29 0, L_0x1550eb2a0;  1 drivers
L_0x15808a698 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1551b05c0_0 .net *"_ivl_7", 1 0, L_0x15808a698;  1 drivers
L_0x1550eb2a0 .part L_0x1550ec590, 0, 30;
L_0x1550eb340 .concat [ 2 30 0 0], L_0x15808a698, L_0x1550eb2a0;
L_0x1550eb480 .functor MUXZ 32, L_0x1550ec590, L_0x1550eb340, L_0x1550eb200, C4<>;
S_0x1551b0660 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x1551afda0;
 .timescale -9 -12;
P_0x1551b0840 .param/l "i" 1 4 296, +C4<010>;
v0x1551b08d0_0 .net *"_ivl_1", 0 0, L_0x1550eb5e0;  1 drivers
v0x1551b0980_0 .net *"_ivl_3", 31 0, L_0x1550eb860;  1 drivers
v0x1551b0a30_0 .net *"_ivl_5", 27 0, L_0x1550eb780;  1 drivers
L_0x15808a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1551b0af0_0 .net *"_ivl_7", 3 0, L_0x15808a6e0;  1 drivers
L_0x1550eb780 .part L_0x1550eb480, 0, 28;
L_0x1550eb860 .concat [ 4 28 0 0], L_0x15808a6e0, L_0x1550eb780;
L_0x1550eb940 .functor MUXZ 32, L_0x1550eb480, L_0x1550eb860, L_0x1550eb5e0, C4<>;
S_0x1551b0ba0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x1551afda0;
 .timescale -9 -12;
P_0x1551b0d90 .param/l "i" 1 4 296, +C4<011>;
v0x1551b0e20_0 .net *"_ivl_1", 0 0, L_0x1550eba60;  1 drivers
v0x1551b0ed0_0 .net *"_ivl_3", 31 0, L_0x1550ebbe0;  1 drivers
v0x1551b0f80_0 .net *"_ivl_5", 23 0, L_0x1550ebb00;  1 drivers
L_0x15808a728 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1551b1040_0 .net *"_ivl_7", 7 0, L_0x15808a728;  1 drivers
L_0x1550ebb00 .part L_0x1550eb940, 0, 24;
L_0x1550ebbe0 .concat [ 8 24 0 0], L_0x15808a728, L_0x1550ebb00;
L_0x1550ebd40 .functor MUXZ 32, L_0x1550eb940, L_0x1550ebbe0, L_0x1550eba60, C4<>;
S_0x1551b10f0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x1551afda0;
 .timescale -9 -12;
P_0x1551b12c0 .param/l "i" 1 4 296, +C4<0100>;
v0x1551b1360_0 .net *"_ivl_1", 0 0, L_0x1550ebe60;  1 drivers
v0x1551b1410_0 .net *"_ivl_3", 31 0, L_0x1550ebfe0;  1 drivers
v0x1551b14c0_0 .net *"_ivl_5", 15 0, L_0x1550ebf00;  1 drivers
L_0x15808a770 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1551b1580_0 .net *"_ivl_7", 15 0, L_0x15808a770;  1 drivers
L_0x1550ebf00 .part L_0x1550ebd40, 0, 16;
L_0x1550ebfe0 .concat [ 16 16 0 0], L_0x15808a770, L_0x1550ebf00;
L_0x1550ec140 .functor MUXZ 32, L_0x1550ebd40, L_0x1550ebfe0, L_0x1550ebe60, C4<>;
S_0x1551b1cb0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x1551af630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x1551b1e70 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x1551b1eb0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x153ab2a50_0 .net "in", 31 0, L_0x1550eae30;  1 drivers
v0x153ab2ae0_0 .net "out", 4 0, L_0x1550eaaa0;  alias, 1 drivers
v0x153aad4e0_0 .net "vld", 0 0, L_0x1550ea7d0;  1 drivers
S_0x1551b2060 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x1551b1cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551b1f30 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x1551b1f70 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x153abecf0_0 .net "in", 31 0, L_0x1550eae30;  alias, 1 drivers
v0x153abe3b0_0 .net "out", 4 0, L_0x1550eaaa0;  alias, 1 drivers
v0x153abe440_0 .net "vld", 0 0, L_0x1550ea7d0;  alias, 1 drivers
L_0x1550e5b20 .part L_0x1550eae30, 0, 16;
L_0x1550ea730 .part L_0x1550eae30, 16, 16;
S_0x1551b23e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551b2060;
 .timescale -9 -12;
L_0x1550ea7d0 .functor OR 1, L_0x1550e5710, L_0x1550ea300, C4<0>, C4<0>;
L_0x15808a5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153acdb60_0 .net/2u *"_ivl_4", 0 0, L_0x15808a5c0;  1 drivers
v0x153acdbf0_0 .net *"_ivl_6", 4 0, L_0x1550ea880;  1 drivers
v0x153acd4a0_0 .net *"_ivl_8", 4 0, L_0x1550ea960;  1 drivers
v0x153acd530_0 .net "out_h", 3 0, L_0x1550ea5b0;  1 drivers
v0x153aa9650_0 .net "out_l", 3 0, L_0x1550e59c0;  1 drivers
v0x153aa96e0_0 .net "out_vh", 0 0, L_0x1550ea300;  1 drivers
v0x153ac5440_0 .net "out_vl", 0 0, L_0x1550e5710;  1 drivers
L_0x1550ea880 .concat [ 4 1 0 0], L_0x1550ea5b0, L_0x15808a5c0;
L_0x1550ea960 .concat [ 4 1 0 0], L_0x1550e59c0, L_0x1550e5710;
L_0x1550eaaa0 .functor MUXZ 5, L_0x1550ea960, L_0x1550ea880, L_0x1550ea300, C4<>;
S_0x1551b25b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551b23e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551b2270 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x1551b22b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x153ac7a90_0 .net "in", 15 0, L_0x1550ea730;  1 drivers
v0x153ac61a0_0 .net "out", 3 0, L_0x1550ea5b0;  alias, 1 drivers
v0x153ac6230_0 .net "vld", 0 0, L_0x1550ea300;  alias, 1 drivers
L_0x1550e7eb0 .part L_0x1550ea730, 0, 8;
L_0x1550ea220 .part L_0x1550ea730, 8, 8;
S_0x1551b2930 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551b25b0;
 .timescale -9 -12;
L_0x1550ea300 .functor OR 1, L_0x1550e7aa0, L_0x1550e9df0, C4<0>, C4<0>;
L_0x15808a578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a85e90_0 .net/2u *"_ivl_4", 0 0, L_0x15808a578;  1 drivers
v0x153a85f20_0 .net *"_ivl_6", 3 0, L_0x1550ea3b0;  1 drivers
v0x153ac85d0_0 .net *"_ivl_8", 3 0, L_0x1550ea490;  1 drivers
v0x153ac8660_0 .net "out_h", 2 0, L_0x1550ea0a0;  1 drivers
v0x153ac81c0_0 .net "out_l", 2 0, L_0x1550e7d50;  1 drivers
v0x153ac8250_0 .net "out_vh", 0 0, L_0x1550e9df0;  1 drivers
v0x153ac7dd0_0 .net "out_vl", 0 0, L_0x1550e7aa0;  1 drivers
L_0x1550ea3b0 .concat [ 3 1 0 0], L_0x1550ea0a0, L_0x15808a578;
L_0x1550ea490 .concat [ 3 1 0 0], L_0x1550e7d50, L_0x1550e7aa0;
L_0x1550ea5b0 .functor MUXZ 4, L_0x1550ea490, L_0x1550ea3b0, L_0x1550e9df0, C4<>;
S_0x1551b2b00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551b2930;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551b27c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1551b2800 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x153ae3280_0 .net "in", 7 0, L_0x1550ea220;  1 drivers
v0x153addd10_0 .net "out", 2 0, L_0x1550ea0a0;  alias, 1 drivers
v0x153adb2a0_0 .net "vld", 0 0, L_0x1550e9df0;  alias, 1 drivers
L_0x1550e8de0 .part L_0x1550ea220, 0, 4;
L_0x1550e9d10 .part L_0x1550ea220, 4, 4;
S_0x1551b2e80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551b2b00;
 .timescale -9 -12;
L_0x1550e9df0 .functor OR 1, L_0x1550e89d0, L_0x1550e9900, C4<0>, C4<0>;
L_0x15808a530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a91ef0_0 .net/2u *"_ivl_4", 0 0, L_0x15808a530;  1 drivers
v0x153a9e140_0 .net *"_ivl_6", 2 0, L_0x1550e9ea0;  1 drivers
v0x153a99f10_0 .net *"_ivl_8", 2 0, L_0x1550e9f80;  1 drivers
v0x153a974a0_0 .net "out_h", 1 0, L_0x1550e9bb0;  1 drivers
v0x153a9ccb0_0 .net "out_l", 1 0, L_0x1550e8c80;  1 drivers
v0x153a9b580_0 .net "out_vh", 0 0, L_0x1550e9900;  1 drivers
v0x153aa7730_0 .net "out_vl", 0 0, L_0x1550e89d0;  1 drivers
L_0x1550e9ea0 .concat [ 2 1 0 0], L_0x1550e9bb0, L_0x15808a530;
L_0x1550e9f80 .concat [ 2 1 0 0], L_0x1550e8c80, L_0x1550e89d0;
L_0x1550ea0a0 .functor MUXZ 3, L_0x1550e9f80, L_0x1550e9ea0, L_0x1550e9900, C4<>;
S_0x1551b3050 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551b2e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551b2d10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1551b2d50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1551b5730_0 .net "in", 3 0, L_0x1550e9d10;  1 drivers
v0x1551b57f0_0 .net "out", 1 0, L_0x1550e9bb0;  alias, 1 drivers
v0x1551b58a0_0 .net "vld", 0 0, L_0x1550e9900;  alias, 1 drivers
L_0x1550e92c0 .part L_0x1550e9d10, 0, 2;
L_0x1550e97e0 .part L_0x1550e9d10, 2, 2;
S_0x1551b33d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551b3050;
 .timescale -9 -12;
L_0x1550e9900 .functor OR 1, L_0x1550e8e80, L_0x1550e93e0, C4<0>, C4<0>;
L_0x15808a4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1551b4f30_0 .net/2u *"_ivl_4", 0 0, L_0x15808a4e8;  1 drivers
v0x1551b4ff0_0 .net *"_ivl_6", 1 0, L_0x1550e99b0;  1 drivers
v0x1551b5090_0 .net *"_ivl_8", 1 0, L_0x1550e9a90;  1 drivers
v0x1551b5140_0 .net "out_h", 0 0, L_0x1550e96b0;  1 drivers
v0x1551b5200_0 .net "out_l", 0 0, L_0x1550e9190;  1 drivers
v0x1551b52d0_0 .net "out_vh", 0 0, L_0x1550e93e0;  1 drivers
v0x1551b5380_0 .net "out_vl", 0 0, L_0x1550e8e80;  1 drivers
L_0x1550e99b0 .concat [ 1 1 0 0], L_0x1550e96b0, L_0x15808a4e8;
L_0x1550e9a90 .concat [ 1 1 0 0], L_0x1550e9190, L_0x1550e8e80;
L_0x1550e9bb0 .functor MUXZ 2, L_0x1550e9a90, L_0x1550e99b0, L_0x1550e93e0, C4<>;
S_0x1551b35a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551b33d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551b3260 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551b32a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551b3fd0_0 .net "in", 1 0, L_0x1550e97e0;  1 drivers
v0x1551b4090_0 .net "out", 0 0, L_0x1550e96b0;  alias, 1 drivers
v0x1551b4140_0 .net "vld", 0 0, L_0x1550e93e0;  alias, 1 drivers
L_0x1550e9480 .part L_0x1550e97e0, 1, 1;
L_0x1550e9610 .part L_0x1550e97e0, 0, 1;
S_0x1551b3920 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551b35a0;
 .timescale -9 -12;
L_0x1550e9560 .functor NOT 1, L_0x1550e9480, C4<0>, C4<0>, C4<0>;
L_0x1550e96b0 .functor AND 1, L_0x1550e9560, L_0x1550e9610, C4<1>, C4<1>;
v0x1551b3af0_0 .net *"_ivl_2", 0 0, L_0x1550e9480;  1 drivers
v0x1551b3bb0_0 .net *"_ivl_3", 0 0, L_0x1550e9560;  1 drivers
v0x1551b3c50_0 .net *"_ivl_5", 0 0, L_0x1550e9610;  1 drivers
L_0x1550e93e0 .reduce/or L_0x1550e97e0;
S_0x1551b3ce0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551b35a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551b3ce0
v0x1551b3f30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1551b3f30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551b3f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.308 ;
    %load/vec4 v0x1551b3f30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.309, 5;
    %load/vec4 v0x1551b3f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551b3f30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.308;
T_139.309 ;
    %end;
S_0x1551b4240 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551b33d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551b4410 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551b4450 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1551b4cc0_0 .net "in", 1 0, L_0x1550e92c0;  1 drivers
v0x1551b4d80_0 .net "out", 0 0, L_0x1550e9190;  alias, 1 drivers
v0x1551b4e30_0 .net "vld", 0 0, L_0x1550e8e80;  alias, 1 drivers
L_0x1550e8f60 .part L_0x1550e92c0, 1, 1;
L_0x1550e90f0 .part L_0x1550e92c0, 0, 1;
S_0x1551b4620 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551b4240;
 .timescale -9 -12;
L_0x1550e9040 .functor NOT 1, L_0x1550e8f60, C4<0>, C4<0>, C4<0>;
L_0x1550e9190 .functor AND 1, L_0x1550e9040, L_0x1550e90f0, C4<1>, C4<1>;
v0x1551b47e0_0 .net *"_ivl_2", 0 0, L_0x1550e8f60;  1 drivers
v0x1551b48a0_0 .net *"_ivl_3", 0 0, L_0x1550e9040;  1 drivers
v0x1551b4940_0 .net *"_ivl_5", 0 0, L_0x1550e90f0;  1 drivers
L_0x1550e8e80 .reduce/or L_0x1550e92c0;
S_0x1551b49d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551b4240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551b49d0
v0x1551b4c20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1551b4c20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551b4c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.310 ;
    %load/vec4 v0x1551b4c20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.311, 5;
    %load/vec4 v0x1551b4c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551b4c20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.310;
T_140.311 ;
    %end;
S_0x1551b5430 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551b3050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1551b5430
v0x1551b5680_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1551b5680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1551b5680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.312 ;
    %load/vec4 v0x1551b5680_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.313, 5;
    %load/vec4 v0x1551b5680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1551b5680_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.312;
T_141.313 ;
    %end;
S_0x1551b59a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551b2e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551b5b70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1551b5bb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153a90880_0 .net "in", 3 0, L_0x1550e8de0;  1 drivers
v0x153a8de10_0 .net "out", 1 0, L_0x1550e8c80;  alias, 1 drivers
v0x153a93620_0 .net "vld", 0 0, L_0x1550e89d0;  alias, 1 drivers
L_0x1550e8390 .part L_0x1550e8de0, 0, 2;
L_0x1550e88b0 .part L_0x1550e8de0, 2, 2;
S_0x1551b5d80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1551b59a0;
 .timescale -9 -12;
L_0x1550e89d0 .functor OR 1, L_0x1550e7f50, L_0x1550e84b0, C4<0>, C4<0>;
L_0x15808a4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153abb3b0_0 .net/2u *"_ivl_4", 0 0, L_0x15808a4a0;  1 drivers
v0x153ab7180_0 .net *"_ivl_6", 1 0, L_0x1550e8a80;  1 drivers
v0x153ab4710_0 .net *"_ivl_8", 1 0, L_0x1550e8b60;  1 drivers
v0x153ab9f20_0 .net "out_h", 0 0, L_0x1550e8780;  1 drivers
v0x153ab87f0_0 .net "out_l", 0 0, L_0x1550e8260;  1 drivers
v0x153ac49a0_0 .net "out_vh", 0 0, L_0x1550e84b0;  1 drivers
v0x153abf9a0_0 .net "out_vl", 0 0, L_0x1550e7f50;  1 drivers
L_0x1550e8a80 .concat [ 1 1 0 0], L_0x1550e8780, L_0x15808a4a0;
L_0x1550e8b60 .concat [ 1 1 0 0], L_0x1550e8260, L_0x1550e7f50;
L_0x1550e8c80 .functor MUXZ 2, L_0x1550e8b60, L_0x1550e8a80, L_0x1550e84b0, C4<>;
S_0x1551b5f40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1551b5d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1551b5c30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1551b5c70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153af7750_0 .net "in", 1 0, L_0x1550e88b0;  1 drivers
v0x153af67d0_0 .net "out", 0 0, L_0x1550e8780;  alias, 1 drivers
v0x153af3bc0_0 .net "vld", 0 0, L_0x1550e84b0;  alias, 1 drivers
L_0x1550e8550 .part L_0x1550e88b0, 1, 1;
L_0x1550e86e0 .part L_0x1550e88b0, 0, 1;
S_0x1551b62c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1551b5f40;
 .timescale -9 -12;
L_0x1550e8630 .functor NOT 1, L_0x1550e8550, C4<0>, C4<0>, C4<0>;
L_0x1550e8780 .functor AND 1, L_0x1550e8630, L_0x1550e86e0, C4<1>, C4<1>;
v0x1551b6490_0 .net *"_ivl_2", 0 0, L_0x1550e8550;  1 drivers
v0x152e2b030_0 .net *"_ivl_3", 0 0, L_0x1550e8630;  1 drivers
v0x152e079d0_0 .net *"_ivl_5", 0 0, L_0x1550e86e0;  1 drivers
L_0x1550e84b0 .reduce/or L_0x1550e88b0;
S_0x153a81ec0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551b5f40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a81ec0
v0x153a859b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153a859b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a859b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.314 ;
    %load/vec4 v0x153a859b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.315, 5;
    %load/vec4 v0x153a859b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a859b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.314;
T_142.315 ;
    %end;
S_0x153a86d50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551b5d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e32710 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x152e32750 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153aab080_0 .net "in", 1 0, L_0x1550e8390;  1 drivers
v0x153ab0890_0 .net "out", 0 0, L_0x1550e8260;  alias, 1 drivers
v0x153aaf160_0 .net "vld", 0 0, L_0x1550e7f50;  alias, 1 drivers
L_0x1550e8030 .part L_0x1550e8390, 1, 1;
L_0x1550e81c0 .part L_0x1550e8390, 0, 1;
S_0x153a866d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a86d50;
 .timescale -9 -12;
L_0x1550e8110 .functor NOT 1, L_0x1550e8030, C4<0>, C4<0>, C4<0>;
L_0x1550e8260 .functor AND 1, L_0x1550e8110, L_0x1550e81c0, C4<1>, C4<1>;
v0x153ad86a0_0 .net *"_ivl_2", 0 0, L_0x1550e8030;  1 drivers
v0x153af8b70_0 .net *"_ivl_3", 0 0, L_0x1550e8110;  1 drivers
v0x153aa8ed0_0 .net *"_ivl_5", 0 0, L_0x1550e81c0;  1 drivers
L_0x1550e7f50 .reduce/or L_0x1550e8390;
S_0x153acfbb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a86d50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153acfbb0
v0x153aadaf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153aadaf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153aadaf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.316 ;
    %load/vec4 v0x153aadaf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.317, 5;
    %load/vec4 v0x153aadaf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153aadaf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.316;
T_143.317 ;
    %end;
S_0x153af79c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551b59a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153af79c0
v0x153a95df0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153a95df0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a95df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.318 ;
    %load/vec4 v0x153a95df0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.319, 5;
    %load/vec4 v0x153a95df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a95df0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.318;
T_144.319 ;
    %end;
S_0x153ac5ad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551b2b00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153ac5ad0
v0x153ad8250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153ad8250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ad8250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.320 ;
    %load/vec4 v0x153ad8250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.321, 5;
    %load/vec4 v0x153ad8250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ad8250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.320;
T_145.321 ;
    %end;
S_0x153aa8c10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551b2930;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e31ce0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x152e31d20 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x153ac8e80_0 .net "in", 7 0, L_0x1550e7eb0;  1 drivers
v0x153ac89e0_0 .net "out", 2 0, L_0x1550e7d50;  alias, 1 drivers
v0x153ac8a70_0 .net "vld", 0 0, L_0x1550e7aa0;  alias, 1 drivers
L_0x1550e6a90 .part L_0x1550e7eb0, 0, 4;
L_0x1550e79c0 .part L_0x1550e7eb0, 4, 4;
S_0x153aab290 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153aa8c10;
 .timescale -9 -12;
L_0x1550e7aa0 .functor OR 1, L_0x1550e6680, L_0x1550e75b0, C4<0>, C4<0>;
L_0x15808a458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153ac9e30_0 .net/2u *"_ivl_4", 0 0, L_0x15808a458;  1 drivers
v0x153ac9ec0_0 .net *"_ivl_6", 2 0, L_0x1550e7b50;  1 drivers
v0x153ac9a20_0 .net *"_ivl_8", 2 0, L_0x1550e7c30;  1 drivers
v0x153ac9ab0_0 .net "out_h", 1 0, L_0x1550e7860;  1 drivers
v0x153ac9610_0 .net "out_l", 1 0, L_0x1550e6930;  1 drivers
v0x153ac96a0_0 .net "out_vh", 0 0, L_0x1550e75b0;  1 drivers
v0x153ac9200_0 .net "out_vl", 0 0, L_0x1550e6680;  1 drivers
L_0x1550e7b50 .concat [ 2 1 0 0], L_0x1550e7860, L_0x15808a458;
L_0x1550e7c30 .concat [ 2 1 0 0], L_0x1550e6930, L_0x1550e6680;
L_0x1550e7d50 .functor MUXZ 3, L_0x1550e7c30, L_0x1550e7b50, L_0x1550e75b0, C4<>;
S_0x153aaf370 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153aab290;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e2af20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x152e2af60 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153a28f10_0 .net "in", 3 0, L_0x1550e79c0;  1 drivers
v0x153a24270_0 .net "out", 1 0, L_0x1550e7860;  alias, 1 drivers
v0x153a23df0_0 .net "vld", 0 0, L_0x1550e75b0;  alias, 1 drivers
L_0x1550e6f70 .part L_0x1550e79c0, 0, 2;
L_0x1550e7490 .part L_0x1550e79c0, 2, 2;
S_0x153ab3310 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153aaf370;
 .timescale -9 -12;
L_0x1550e75b0 .functor OR 1, L_0x1550e6b30, L_0x1550e7090, C4<0>, C4<0>;
L_0x15808a410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a79340_0 .net/2u *"_ivl_4", 0 0, L_0x15808a410;  1 drivers
v0x153a78f20_0 .net *"_ivl_6", 1 0, L_0x1550e7660;  1 drivers
v0x153a6ead0_0 .net *"_ivl_8", 1 0, L_0x1550e7740;  1 drivers
v0x153a6db50_0 .net "out_h", 0 0, L_0x1550e7360;  1 drivers
v0x153a6af40_0 .net "out_l", 0 0, L_0x1550e6e40;  1 drivers
v0x153a4fa00_0 .net "out_vh", 0 0, L_0x1550e7090;  1 drivers
v0x153a6ff10_0 .net "out_vl", 0 0, L_0x1550e6b30;  1 drivers
L_0x1550e7660 .concat [ 1 1 0 0], L_0x1550e7360, L_0x15808a410;
L_0x1550e7740 .concat [ 1 1 0 0], L_0x1550e6e40, L_0x1550e6b30;
L_0x1550e7860 .functor MUXZ 2, L_0x1550e7740, L_0x1550e7660, L_0x1550e7090, C4<>;
S_0x153ab4920 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153ab3310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e2b160 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x152e2b1a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153aea140_0 .net "in", 1 0, L_0x1550e7490;  1 drivers
v0x153ae8a10_0 .net "out", 0 0, L_0x1550e7360;  alias, 1 drivers
v0x153a83580_0 .net "vld", 0 0, L_0x1550e7090;  alias, 1 drivers
L_0x1550e7130 .part L_0x1550e7490, 1, 1;
L_0x1550e72c0 .part L_0x1550e7490, 0, 1;
S_0x153ab8a00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153ab4920;
 .timescale -9 -12;
L_0x1550e7210 .functor NOT 1, L_0x1550e7130, C4<0>, C4<0>, C4<0>;
L_0x1550e7360 .functor AND 1, L_0x1550e7210, L_0x1550e72c0, C4<1>, C4<1>;
v0x153ae0ab0_0 .net *"_ivl_2", 0 0, L_0x1550e7130;  1 drivers
v0x153adf380_0 .net *"_ivl_3", 0 0, L_0x1550e7210;  1 drivers
v0x153aeb5d0_0 .net *"_ivl_5", 0 0, L_0x1550e72c0;  1 drivers
L_0x1550e7090 .reduce/or L_0x1550e7490;
S_0x153ac2720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153ab4920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153ac2720
v0x153ae4930_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153ae4930_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ae4930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.322 ;
    %load/vec4 v0x153ae4930_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.323, 5;
    %load/vec4 v0x153ae4930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ae4930_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.322;
T_146.323 ;
    %end;
S_0x153ac1000 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153ab3310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e078b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x152e078f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153aee590_0 .net "in", 1 0, L_0x1550e6f70;  1 drivers
v0x153a45b30_0 .net "out", 0 0, L_0x1550e6e40;  alias, 1 drivers
v0x153a79760_0 .net "vld", 0 0, L_0x1550e6b30;  alias, 1 drivers
L_0x1550e6c10 .part L_0x1550e6f70, 1, 1;
L_0x1550e6da0 .part L_0x1550e6f70, 0, 1;
S_0x153aa8860 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153ac1000;
 .timescale -9 -12;
L_0x1550e6cf0 .functor NOT 1, L_0x1550e6c10, C4<0>, C4<0>, C4<0>;
L_0x1550e6e40 .functor AND 1, L_0x1550e6cf0, L_0x1550e6da0, C4<1>, C4<1>;
v0x153a82df0_0 .net *"_ivl_2", 0 0, L_0x1550e6c10;  1 drivers
v0x153afbd90_0 .net *"_ivl_3", 0 0, L_0x1550e6cf0;  1 drivers
v0x153ad5810_0 .net *"_ivl_5", 0 0, L_0x1550e6da0;  1 drivers
L_0x1550e6b30 .reduce/or L_0x1550e6f70;
S_0x153a8b9a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153ac1000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a8b9a0
v0x153af3550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153af3550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153af3550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.324 ;
    %load/vec4 v0x153af3550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.325, 5;
    %load/vec4 v0x153af3550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153af3550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.324;
T_147.325 ;
    %end;
S_0x153a8e020 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153aaf370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a8e020
v0x153a33970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153a33970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a33970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.326 ;
    %load/vec4 v0x153a33970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.327, 5;
    %load/vec4 v0x153a33970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a33970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.326;
T_148.327 ;
    %end;
S_0x153a92100 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153aab290;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e07b00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x152e07b40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153a65910_0 .net "in", 3 0, L_0x1550e6a90;  1 drivers
v0x155006450_0 .net "out", 1 0, L_0x1550e6930;  alias, 1 drivers
v0x155004e60_0 .net "vld", 0 0, L_0x1550e6680;  alias, 1 drivers
L_0x1550e6040 .part L_0x1550e6a90, 0, 2;
L_0x1550e6560 .part L_0x1550e6a90, 2, 2;
S_0x153a960a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153a92100;
 .timescale -9 -12;
L_0x1550e6680 .functor OR 1, L_0x1550e5c00, L_0x1550e6160, C4<0>, C4<0>;
L_0x15808a3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a5e720_0 .net/2u *"_ivl_4", 0 0, L_0x15808a3c8;  1 drivers
v0x153a5bcb0_0 .net *"_ivl_6", 1 0, L_0x1550e6730;  1 drivers
v0x153a614c0_0 .net *"_ivl_8", 1 0, L_0x1550e6810;  1 drivers
v0x153a5fd90_0 .net "out_h", 0 0, L_0x1550e6430;  1 drivers
v0x153a781a0_0 .net "out_l", 0 0, L_0x1550e5f10;  1 drivers
v0x153a73190_0 .net "out_vh", 0 0, L_0x1550e6160;  1 drivers
v0x153a4cb50_0 .net "out_vl", 0 0, L_0x1550e5c00;  1 drivers
L_0x1550e6730 .concat [ 1 1 0 0], L_0x1550e6430, L_0x15808a3c8;
L_0x1550e6810 .concat [ 1 1 0 0], L_0x1550e5f10, L_0x1550e5c00;
L_0x1550e6930 .functor MUXZ 2, L_0x1550e6810, L_0x1550e6730, L_0x1550e6160, C4<>;
S_0x153a976b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153a960a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e506d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x152e50710 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a31180_0 .net "in", 1 0, L_0x1550e6560;  1 drivers
v0x153a2fa50_0 .net "out", 0 0, L_0x1550e6430;  alias, 1 drivers
v0x153a3bc70_0 .net "vld", 0 0, L_0x1550e6160;  alias, 1 drivers
L_0x1550e6200 .part L_0x1550e6560, 1, 1;
L_0x1550e6390 .part L_0x1550e6560, 0, 1;
S_0x153a9b790 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a976b0;
 .timescale -9 -12;
L_0x1550e62e0 .functor NOT 1, L_0x1550e6200, C4<0>, C4<0>, C4<0>;
L_0x1550e6430 .functor AND 1, L_0x1550e62e0, L_0x1550e6390, C4<1>, C4<1>;
v0x153a27c20_0 .net *"_ivl_2", 0 0, L_0x1550e6200;  1 drivers
v0x153a32610_0 .net *"_ivl_3", 0 0, L_0x1550e62e0;  1 drivers
v0x153a2e3e0_0 .net *"_ivl_5", 0 0, L_0x1550e6390;  1 drivers
L_0x1550e6160 .reduce/or L_0x1550e6560;
S_0x153aa54b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a976b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153aa54b0
v0x153a2b970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153a2b970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a2b970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.328 ;
    %load/vec4 v0x153a2b970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.329, 5;
    %load/vec4 v0x153a2b970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a2b970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.328;
T_149.329 ;
    %end;
S_0x153aa3d90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153a960a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e5de70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x152e5deb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a57e30_0 .net "in", 1 0, L_0x1550e6040;  1 drivers
v0x153a56700_0 .net "out", 0 0, L_0x1550e5f10;  alias, 1 drivers
v0x153a62950_0 .net "vld", 0 0, L_0x1550e5c00;  alias, 1 drivers
L_0x1550e5ce0 .part L_0x1550e6040, 1, 1;
L_0x1550e5e70 .part L_0x1550e6040, 0, 1;
S_0x153adb4b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153aa3d90;
 .timescale -9 -12;
L_0x1550e5dc0 .functor NOT 1, L_0x1550e5ce0, C4<0>, C4<0>, C4<0>;
L_0x1550e5f10 .functor AND 1, L_0x1550e5dc0, L_0x1550e5e70, C4<1>, C4<1>;
v0x153a36c70_0 .net *"_ivl_2", 0 0, L_0x1550e5ce0;  1 drivers
v0x153a4f5b0_0 .net *"_ivl_3", 0 0, L_0x1550e5dc0;  1 drivers
v0x153a5a600_0 .net *"_ivl_5", 0 0, L_0x1550e5e70;  1 drivers
L_0x1550e5c00 .reduce/or L_0x1550e6040;
S_0x153adf590 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153aa3d90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153adf590
v0x153a52620_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153a52620_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a52620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.330 ;
    %load/vec4 v0x153a52620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.331, 5;
    %load/vec4 v0x153a52620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a52620_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.330;
T_150.331 ;
    %end;
S_0x153ae3530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a92100;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153ae3530
v0x153a6a8d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153a6a8d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a6a8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.332 ;
    %load/vec4 v0x153a6a8d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.333, 5;
    %load/vec4 v0x153a6a8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a6a8d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.332;
T_151.333 ;
    %end;
S_0x153ae4b40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153aa8c10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153ae4b40
v0x153ac8df0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153ac8df0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ac8df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.334 ;
    %load/vec4 v0x153ac8df0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.335, 5;
    %load/vec4 v0x153ac8df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ac8df0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.334;
T_152.335 ;
    %end;
S_0x153ae8c20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551b25b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153ae8c20
v0x153ac7a00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x153ac7a00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ac7a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.336 ;
    %load/vec4 v0x153ac7a00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.337, 5;
    %load/vec4 v0x153ac7a00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ac7a00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.336;
T_153.337 ;
    %end;
S_0x153afeb60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1551b23e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e5a230 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x152e5a270 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x153acf7f0_0 .net "in", 15 0, L_0x1550e5b20;  1 drivers
v0x153af7f20_0 .net "out", 3 0, L_0x1550e59c0;  alias, 1 drivers
v0x153af7fb0_0 .net "vld", 0 0, L_0x1550e5710;  alias, 1 drivers
L_0x1550e32e0 .part L_0x1550e5b20, 0, 8;
L_0x1550e5630 .part L_0x1550e5b20, 8, 8;
S_0x153afd440 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153afeb60;
 .timescale -9 -12;
L_0x1550e5710 .functor OR 1, L_0x1550e2ed0, L_0x1550e5220, C4<0>, C4<0>;
L_0x15808a380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a8aa60_0 .net/2u *"_ivl_4", 0 0, L_0x15808a380;  1 drivers
v0x153a8aaf0_0 .net *"_ivl_6", 3 0, L_0x1550e57c0;  1 drivers
v0x153a87720_0 .net *"_ivl_8", 3 0, L_0x1550e58a0;  1 drivers
v0x153a877b0_0 .net "out_h", 2 0, L_0x1550e54d0;  1 drivers
v0x153af4a10_0 .net "out_l", 2 0, L_0x1550e3180;  1 drivers
v0x153af4aa0_0 .net "out_vh", 0 0, L_0x1550e5220;  1 drivers
v0x153ad98a0_0 .net "out_vl", 0 0, L_0x1550e2ed0;  1 drivers
L_0x1550e57c0 .concat [ 3 1 0 0], L_0x1550e54d0, L_0x15808a380;
L_0x1550e58a0 .concat [ 3 1 0 0], L_0x1550e3180, L_0x1550e2ed0;
L_0x1550e59c0 .functor MUXZ 4, L_0x1550e58a0, L_0x1550e57c0, L_0x1550e5220, C4<>;
S_0x153ad3590 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153afd440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e686a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x152e686e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x153a3d1b0_0 .net "in", 7 0, L_0x1550e5630;  1 drivers
v0x153a726e0_0 .net "out", 2 0, L_0x1550e54d0;  alias, 1 drivers
v0x153a72770_0 .net "vld", 0 0, L_0x1550e5220;  alias, 1 drivers
L_0x1550e4210 .part L_0x1550e5630, 0, 4;
L_0x1550e5140 .part L_0x1550e5630, 4, 4;
S_0x153ad1e70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153ad3590;
 .timescale -9 -12;
L_0x1550e5220 .functor OR 1, L_0x1550e3e00, L_0x1550e4d30, C4<0>, C4<0>;
L_0x15808a338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a3f500_0 .net/2u *"_ivl_4", 0 0, L_0x15808a338;  1 drivers
v0x153a3f590_0 .net *"_ivl_6", 2 0, L_0x1550e52d0;  1 drivers
v0x153a3f110_0 .net *"_ivl_8", 2 0, L_0x1550e53b0;  1 drivers
v0x153a3f1a0_0 .net "out_h", 1 0, L_0x1550e4fe0;  1 drivers
v0x153a3ed40_0 .net "out_l", 1 0, L_0x1550e40b0;  1 drivers
v0x153a3edd0_0 .net "out_vh", 0 0, L_0x1550e4d30;  1 drivers
v0x153a3d4f0_0 .net "out_vl", 0 0, L_0x1550e3e00;  1 drivers
L_0x1550e52d0 .concat [ 2 1 0 0], L_0x1550e4fe0, L_0x15808a338;
L_0x1550e53b0 .concat [ 2 1 0 0], L_0x1550e40b0, L_0x1550e3e00;
L_0x1550e54d0 .functor MUXZ 3, L_0x1550e53b0, L_0x1550e52d0, L_0x1550e4d30, C4<>;
S_0x153af12d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153ad1e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e6aab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x152e6aaf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153a93530_0 .net "in", 3 0, L_0x1550e5140;  1 drivers
v0x153a9dfc0_0 .net "out", 1 0, L_0x1550e4fe0;  alias, 1 drivers
v0x153a9e050_0 .net "vld", 0 0, L_0x1550e4d30;  alias, 1 drivers
L_0x1550e46f0 .part L_0x1550e5140, 0, 2;
L_0x1550e4c10 .part L_0x1550e5140, 2, 2;
S_0x153aefbb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153af12d0;
 .timescale -9 -12;
L_0x1550e4d30 .functor OR 1, L_0x1550e42b0, L_0x1550e4810, C4<0>, C4<0>;
L_0x15808a2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153ab0710_0 .net/2u *"_ivl_4", 0 0, L_0x15808a2f0;  1 drivers
v0x153ab07a0_0 .net *"_ivl_6", 1 0, L_0x1550e4de0;  1 drivers
v0x153abb230_0 .net *"_ivl_8", 1 0, L_0x1550e4ec0;  1 drivers
v0x153abb2c0_0 .net "out_h", 0 0, L_0x1550e4ae0;  1 drivers
v0x153ab9da0_0 .net "out_l", 0 0, L_0x1550e45c0;  1 drivers
v0x153ab9e30_0 .net "out_vh", 0 0, L_0x1550e4810;  1 drivers
v0x153aa84f0_0 .net "out_vl", 0 0, L_0x1550e42b0;  1 drivers
L_0x1550e4de0 .concat [ 1 1 0 0], L_0x1550e4ae0, L_0x15808a2f0;
L_0x1550e4ec0 .concat [ 1 1 0 0], L_0x1550e45c0, L_0x1550e42b0;
L_0x1550e4fe0 .functor MUXZ 2, L_0x1550e4ec0, L_0x1550e4de0, L_0x1550e4810, C4<>;
S_0x153a819f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153aefbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e64be0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x152e64c20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a89c50_0 .net "in", 1 0, L_0x1550e4c10;  1 drivers
v0x153afb340_0 .net "out", 0 0, L_0x1550e4ae0;  alias, 1 drivers
v0x153afb3d0_0 .net "vld", 0 0, L_0x1550e4810;  alias, 1 drivers
L_0x1550e48b0 .part L_0x1550e4c10, 1, 1;
L_0x1550e4a40 .part L_0x1550e4c10, 0, 1;
S_0x153a7d7f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a819f0;
 .timescale -9 -12;
L_0x1550e4990 .functor NOT 1, L_0x1550e48b0, C4<0>, C4<0>, C4<0>;
L_0x1550e4ae0 .functor AND 1, L_0x1550e4990, L_0x1550e4a40, C4<1>, C4<1>;
v0x153ac5df0_0 .net *"_ivl_2", 0 0, L_0x1550e48b0;  1 drivers
v0x153ac5e80_0 .net *"_ivl_3", 0 0, L_0x1550e4990;  1 drivers
v0x153a89f70_0 .net *"_ivl_5", 0 0, L_0x1550e4a40;  1 drivers
L_0x1550e4810 .reduce/or L_0x1550e4c10;
S_0x153a79d70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a819f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a79d70
v0x153a89bc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153a89bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a89bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.338 ;
    %load/vec4 v0x153a89bc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.339, 5;
    %load/vec4 v0x153a89bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a89bc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.338;
T_154.339 ;
    %end;
S_0x153a46ef0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153aefbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x152e62100 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x152e62140 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153ace010_0 .net "in", 1 0, L_0x1550e46f0;  1 drivers
v0x153ac5760_0 .net "out", 0 0, L_0x1550e45c0;  alias, 1 drivers
v0x153ac57f0_0 .net "vld", 0 0, L_0x1550e42b0;  alias, 1 drivers
L_0x1550e4390 .part L_0x1550e46f0, 1, 1;
L_0x1550e4520 .part L_0x1550e46f0, 0, 1;
S_0x153a6ed40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a46ef0;
 .timescale -9 -12;
L_0x1550e4470 .functor NOT 1, L_0x1550e4390, C4<0>, C4<0>, C4<0>;
L_0x1550e45c0 .functor AND 1, L_0x1550e4470, L_0x1550e4520, C4<1>, C4<1>;
v0x153af6130_0 .net *"_ivl_2", 0 0, L_0x1550e4390;  1 drivers
v0x153af61c0_0 .net *"_ivl_3", 0 0, L_0x1550e4470;  1 drivers
v0x153afadb0_0 .net *"_ivl_5", 0 0, L_0x1550e4520;  1 drivers
L_0x1550e42b0 .reduce/or L_0x1550e46f0;
S_0x153a3cda0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a46ef0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a3cda0
v0x153acdf80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153acdf80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153acdf80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.340 ;
    %load/vec4 v0x153acdf80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.341, 5;
    %load/vec4 v0x153acdf80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153acdf80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.340;
T_155.341 ;
    %end;
S_0x153a292f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153af12d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a292f0
v0x153a934a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153a934a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a934a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_156.342 ;
    %load/vec4 v0x153a934a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_156.343, 5;
    %load/vec4 v0x153a934a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a934a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_156.342;
T_156.343 ;
    %end;
S_0x153a25480 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153ad1e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a659a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153a659e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153a3fdb0_0 .net "in", 3 0, L_0x1550e4210;  1 drivers
v0x153a3f910_0 .net "out", 1 0, L_0x1550e40b0;  alias, 1 drivers
v0x153a3f9a0_0 .net "vld", 0 0, L_0x1550e3e00;  alias, 1 drivers
L_0x1550e37c0 .part L_0x1550e4210, 0, 2;
L_0x1550e3ce0 .part L_0x1550e4210, 2, 2;
S_0x153a28000 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153a25480;
 .timescale -9 -12;
L_0x1550e3e00 .functor OR 1, L_0x1550e3380, L_0x1550e38e0, C4<0>, C4<0>;
L_0x15808a2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a40d60_0 .net/2u *"_ivl_4", 0 0, L_0x15808a2a8;  1 drivers
v0x153a40df0_0 .net *"_ivl_6", 1 0, L_0x1550e3eb0;  1 drivers
v0x153a40950_0 .net *"_ivl_8", 1 0, L_0x1550e3f90;  1 drivers
v0x153a409e0_0 .net "out_h", 0 0, L_0x1550e3bb0;  1 drivers
v0x153a40540_0 .net "out_l", 0 0, L_0x1550e3690;  1 drivers
v0x153a405d0_0 .net "out_vh", 0 0, L_0x1550e38e0;  1 drivers
v0x153a40130_0 .net "out_vl", 0 0, L_0x1550e3380;  1 drivers
L_0x1550e3eb0 .concat [ 1 1 0 0], L_0x1550e3bb0, L_0x15808a2a8;
L_0x1550e3f90 .concat [ 1 1 0 0], L_0x1550e3690, L_0x1550e3380;
L_0x1550e40b0 .functor MUXZ 2, L_0x1550e3f90, L_0x1550e3eb0, L_0x1550e38e0, C4<>;
S_0x153a268f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153a28000;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a6a960 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a6a9a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153ad6aa0_0 .net "in", 1 0, L_0x1550e3ce0;  1 drivers
v0x153af5be0_0 .net "out", 0 0, L_0x1550e3bb0;  alias, 1 drivers
v0x153af5c70_0 .net "vld", 0 0, L_0x1550e38e0;  alias, 1 drivers
L_0x1550e3980 .part L_0x1550e3ce0, 1, 1;
L_0x1550e3b10 .part L_0x1550e3ce0, 0, 1;
S_0x153a25710 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a268f0;
 .timescale -9 -12;
L_0x1550e3a60 .functor NOT 1, L_0x1550e3980, C4<0>, C4<0>, C4<0>;
L_0x1550e3bb0 .functor AND 1, L_0x1550e3a60, L_0x1550e3b10, C4<1>, C4<1>;
v0x153a9cb30_0 .net *"_ivl_2", 0 0, L_0x1550e3980;  1 drivers
v0x153a9cbc0_0 .net *"_ivl_3", 0 0, L_0x1550e3a60;  1 drivers
v0x153ad7cd0_0 .net *"_ivl_5", 0 0, L_0x1550e3b10;  1 drivers
L_0x1550e38e0 .reduce/or L_0x1550e3ce0;
S_0x153a26b40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a268f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a26b40
v0x153ad6a10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153ad6a10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ad6a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_157.344 ;
    %load/vec4 v0x153ad6a10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_157.345, 5;
    %load/vec4 v0x153ad6a10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ad6a10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_157.344;
T_157.345 ;
    %end;
S_0x153a2a5a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153a28000;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a47be0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a47c20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153aea050_0 .net "in", 1 0, L_0x1550e37c0;  1 drivers
v0x153a41170_0 .net "out", 0 0, L_0x1550e3690;  alias, 1 drivers
v0x153a41200_0 .net "vld", 0 0, L_0x1550e3380;  alias, 1 drivers
L_0x1550e3460 .part L_0x1550e37c0, 1, 1;
L_0x1550e35f0 .part L_0x1550e37c0, 0, 1;
S_0x153a2bb80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a2a5a0;
 .timescale -9 -12;
L_0x1550e3540 .functor NOT 1, L_0x1550e3460, C4<0>, C4<0>, C4<0>;
L_0x1550e3690 .functor AND 1, L_0x1550e3540, L_0x1550e35f0, C4<1>, C4<1>;
v0x153ae0930_0 .net *"_ivl_2", 0 0, L_0x1550e3460;  1 drivers
v0x153ae09c0_0 .net *"_ivl_3", 0 0, L_0x1550e3540;  1 drivers
v0x153aeb450_0 .net *"_ivl_5", 0 0, L_0x1550e35f0;  1 drivers
L_0x1550e3380 .reduce/or L_0x1550e37c0;
S_0x153a2fc60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a2a5a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a2fc60
v0x153ae9fc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153ae9fc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ae9fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_158.346 ;
    %load/vec4 v0x153ae9fc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_158.347, 5;
    %load/vec4 v0x153ae9fc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ae9fc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_158.346;
T_158.347 ;
    %end;
S_0x153a399f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a25480;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a399f0
v0x153a3fd20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153a3fd20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a3fd20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_159.348 ;
    %load/vec4 v0x153a3fd20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_159.349, 5;
    %load/vec4 v0x153a3fd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a3fd20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_159.348;
T_159.349 ;
    %end;
S_0x153a382d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153ad3590;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a382d0
v0x153a3d120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153a3d120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a3d120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_160.350 ;
    %load/vec4 v0x153a3d120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_160.351, 5;
    %load/vec4 v0x153a3d120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a3d120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_160.350;
T_160.351 ;
    %end;
S_0x153a52830 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153afd440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a4cbe0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x153a4cc20 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x153ac7660_0 .net "in", 7 0, L_0x1550e32e0;  1 drivers
v0x153a8b530_0 .net "out", 2 0, L_0x1550e3180;  alias, 1 drivers
v0x153a8b5c0_0 .net "vld", 0 0, L_0x1550e2ed0;  alias, 1 drivers
L_0x1550e1ec0 .part L_0x1550e32e0, 0, 4;
L_0x1550e2df0 .part L_0x1550e32e0, 4, 4;
S_0x153a56910 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153a52830;
 .timescale -9 -12;
L_0x1550e2ed0 .functor OR 1, L_0x1550e1ab0, L_0x1550e29e0, C4<0>, C4<0>;
L_0x15808a260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a7bc10_0 .net/2u *"_ivl_4", 0 0, L_0x15808a260;  1 drivers
v0x153a7bca0_0 .net *"_ivl_6", 2 0, L_0x1550e2f80;  1 drivers
v0x153a6f760_0 .net *"_ivl_8", 2 0, L_0x1550e3060;  1 drivers
v0x153a6f7f0_0 .net "out_h", 1 0, L_0x1550e2c90;  1 drivers
v0x1550088d0_0 .net "out_l", 1 0, L_0x1550e1d60;  1 drivers
v0x155008960_0 .net "out_vh", 0 0, L_0x1550e29e0;  1 drivers
v0x153a826a0_0 .net "out_vl", 0 0, L_0x1550e1ab0;  1 drivers
L_0x1550e2f80 .concat [ 2 1 0 0], L_0x1550e2c90, L_0x15808a260;
L_0x1550e3060 .concat [ 2 1 0 0], L_0x1550e1d60, L_0x1550e1ab0;
L_0x1550e3180 .functor MUXZ 3, L_0x1550e3060, L_0x1550e2f80, L_0x1550e29e0, C4<>;
S_0x153a5a8b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153a56910;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a73220 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153a73260 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153a7ce50_0 .net "in", 3 0, L_0x1550e2df0;  1 drivers
v0x153a4f030_0 .net "out", 1 0, L_0x1550e2c90;  alias, 1 drivers
v0x153a4f0c0_0 .net "vld", 0 0, L_0x1550e29e0;  alias, 1 drivers
L_0x1550e23a0 .part L_0x1550e2df0, 0, 2;
L_0x1550e28c0 .part L_0x1550e2df0, 2, 2;
S_0x153a5bec0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153a5a8b0;
 .timescale -9 -12;
L_0x1550e29e0 .functor OR 1, L_0x1550e1f60, L_0x1550e24c0, C4<0>, C4<0>;
L_0x15808a218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a27810_0 .net/2u *"_ivl_4", 0 0, L_0x15808a218;  1 drivers
v0x153a278a0_0 .net *"_ivl_6", 1 0, L_0x1550e2a90;  1 drivers
v0x153a32490_0 .net *"_ivl_8", 1 0, L_0x1550e2b70;  1 drivers
v0x153a32520_0 .net "out_h", 0 0, L_0x1550e2790;  1 drivers
v0x153a2cf20_0 .net "out_l", 0 0, L_0x1550e2270;  1 drivers
v0x153a2cfb0_0 .net "out_vh", 0 0, L_0x1550e24c0;  1 drivers
v0x153a31000_0 .net "out_vl", 0 0, L_0x1550e1f60;  1 drivers
L_0x1550e2a90 .concat [ 1 1 0 0], L_0x1550e2790, L_0x15808a218;
L_0x1550e2b70 .concat [ 1 1 0 0], L_0x1550e2270, L_0x1550e1f60;
L_0x1550e2c90 .functor MUXZ 2, L_0x1550e2b70, L_0x1550e2a90, L_0x1550e24c0, C4<>;
S_0x153a5ffa0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153a5bec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a78230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a78270 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a45350_0 .net "in", 1 0, L_0x1550e28c0;  1 drivers
v0x153a3ca30_0 .net "out", 0 0, L_0x1550e2790;  alias, 1 drivers
v0x153a3cac0_0 .net "vld", 0 0, L_0x1550e24c0;  alias, 1 drivers
L_0x1550e2560 .part L_0x1550e28c0, 1, 1;
L_0x1550e26f0 .part L_0x1550e28c0, 0, 1;
S_0x153a75f20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a5ffa0;
 .timescale -9 -12;
L_0x1550e2640 .functor NOT 1, L_0x1550e2560, C4<0>, C4<0>, C4<0>;
L_0x1550e2790 .functor AND 1, L_0x1550e2640, L_0x1550e26f0, C4<1>, C4<1>;
v0x153a6d4b0_0 .net *"_ivl_2", 0 0, L_0x1550e2560;  1 drivers
v0x153a6d540_0 .net *"_ivl_3", 0 0, L_0x1550e2640;  1 drivers
v0x153a72150_0 .net *"_ivl_5", 0 0, L_0x1550e26f0;  1 drivers
L_0x1550e24c0 .reduce/or L_0x1550e28c0;
S_0x153a74800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a5ffa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a74800
v0x153a452c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153a452c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a452c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_161.352 ;
    %load/vec4 v0x153a452c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_161.353, 5;
    %load/vec4 v0x153a452c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a452c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_161.352;
T_161.353 ;
    %end;
S_0x153a4a8d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153a5bec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a5fe20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a5fe60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a28b70_0 .net "in", 1 0, L_0x1550e23a0;  1 drivers
v0x153a26400_0 .net "out", 0 0, L_0x1550e2270;  alias, 1 drivers
v0x153a26490_0 .net "vld", 0 0, L_0x1550e1f60;  alias, 1 drivers
L_0x1550e2040 .part L_0x1550e23a0, 1, 1;
L_0x1550e21d0 .part L_0x1550e23a0, 0, 1;
S_0x153a491b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a4a8d0;
 .timescale -9 -12;
L_0x1550e2120 .functor NOT 1, L_0x1550e2040, C4<0>, C4<0>, C4<0>;
L_0x1550e2270 .functor AND 1, L_0x1550e2120, L_0x1550e21d0, C4<1>, C4<1>;
v0x153a29dd0_0 .net *"_ivl_2", 0 0, L_0x1550e2040;  1 drivers
v0x153a29e60_0 .net *"_ivl_3", 0 0, L_0x1550e2120;  1 drivers
v0x153a24f70_0 .net *"_ivl_5", 0 0, L_0x1550e21d0;  1 drivers
L_0x1550e1f60 .reduce/or L_0x1550e23a0;
S_0x153a68650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a4a8d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a68650
v0x153a28ae0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153a28ae0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a28ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_162.354 ;
    %load/vec4 v0x153a28ae0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_162.355, 5;
    %load/vec4 v0x153a28ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a28ae0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_162.354;
T_162.355 ;
    %end;
S_0x153a66f30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a5a8b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a66f30
v0x153a7cdc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153a7cdc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a7cdc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_163.356 ;
    %load/vec4 v0x153a7cdc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_163.357, 5;
    %load/vec4 v0x153a7cdc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a7cdc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_163.356;
T_163.357 ;
    %end;
S_0x15500a4b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153a56910;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a61550 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153a61590 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153af8450_0 .net "in", 3 0, L_0x1550e1ec0;  1 drivers
v0x153a45800_0 .net "out", 1 0, L_0x1550e1d60;  alias, 1 drivers
v0x153a45890_0 .net "vld", 0 0, L_0x1550e1ab0;  alias, 1 drivers
L_0x1550e1470 .part L_0x1550e1ec0, 0, 2;
L_0x1550e1990 .part L_0x1550e1ec0, 2, 2;
S_0x155006a30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15500a4b0;
 .timescale -9 -12;
L_0x1550e1ab0 .functor OR 1, L_0x1550e1030, L_0x1550e1590, C4<0>, C4<0>;
L_0x15808a1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153ace4c0_0 .net/2u *"_ivl_4", 0 0, L_0x15808a1d0;  1 drivers
v0x153ace550_0 .net *"_ivl_6", 1 0, L_0x1550e1b60;  1 drivers
v0x153a89820_0 .net *"_ivl_8", 1 0, L_0x1550e1c40;  1 drivers
v0x153a898b0_0 .net "out_h", 0 0, L_0x1550e1860;  1 drivers
v0x153a88d30_0 .net "out_l", 0 0, L_0x1550e1340;  1 drivers
v0x153a88dc0_0 .net "out_vh", 0 0, L_0x1550e1590;  1 drivers
v0x153a88220_0 .net "out_vl", 0 0, L_0x1550e1030;  1 drivers
L_0x1550e1b60 .concat [ 1 1 0 0], L_0x1550e1860, L_0x15808a1d0;
L_0x1550e1c40 .concat [ 1 1 0 0], L_0x1550e1340, L_0x1550e1030;
L_0x1550e1d60 .functor MUXZ 2, L_0x1550e1c40, L_0x1550e1b60, L_0x1550e1590, C4<>;
S_0x153aa9c70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155006a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a5bd40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a5bd80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a57d40_0 .net "in", 1 0, L_0x1550e1990;  1 drivers
v0x153a627d0_0 .net "out", 0 0, L_0x1550e1860;  alias, 1 drivers
v0x153a62860_0 .net "vld", 0 0, L_0x1550e1590;  alias, 1 drivers
L_0x1550e1630 .part L_0x1550e1990, 1, 1;
L_0x1550e17c0 .part L_0x1550e1990, 0, 1;
S_0x153aadd50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153aa9c70;
 .timescale -9 -12;
L_0x1550e1710 .functor NOT 1, L_0x1550e1630, C4<0>, C4<0>, C4<0>;
L_0x1550e1860 .functor AND 1, L_0x1550e1710, L_0x1550e17c0, C4<1>, C4<1>;
v0x153a4dd70_0 .net *"_ivl_2", 0 0, L_0x1550e1630;  1 drivers
v0x153a4de00_0 .net *"_ivl_3", 0 0, L_0x1550e1710;  1 drivers
v0x153a6cf60_0 .net *"_ivl_5", 0 0, L_0x1550e17c0;  1 drivers
L_0x1550e1590 .reduce/or L_0x1550e1990;
S_0x153ab73e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153aa9c70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153ab73e0
v0x153a57cb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153a57cb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a57cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_164.358 ;
    %load/vec4 v0x153a57cb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_164.359, 5;
    %load/vec4 v0x153a57cb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a57cb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_164.358;
T_164.359 ;
    %end;
S_0x153ac31a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155006a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a5e7b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a5e7f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155005e60_0 .net "in", 1 0, L_0x1550e1470;  1 drivers
v0x155009a80_0 .net "out", 0 0, L_0x1550e1340;  alias, 1 drivers
v0x155009b10_0 .net "vld", 0 0, L_0x1550e1030;  alias, 1 drivers
L_0x1550e1110 .part L_0x1550e1470, 1, 1;
L_0x1550e12a0 .part L_0x1550e1470, 0, 1;
S_0x153a8ca00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153ac31a0;
 .timescale -9 -12;
L_0x1550e11f0 .functor NOT 1, L_0x1550e1110, C4<0>, C4<0>, C4<0>;
L_0x1550e1340 .functor AND 1, L_0x1550e11f0, L_0x1550e12a0, C4<1>, C4<1>;
v0x153a61340_0 .net *"_ivl_2", 0 0, L_0x1550e1110;  1 drivers
v0x153a613d0_0 .net *"_ivl_3", 0 0, L_0x1550e11f0;  1 drivers
v0x155005990_0 .net *"_ivl_5", 0 0, L_0x1550e12a0;  1 drivers
L_0x1550e1030 .reduce/or L_0x1550e1470;
S_0x153a90ae0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153ac31a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a90ae0
v0x155005dd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155005dd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155005dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_165.360 ;
    %load/vec4 v0x155005dd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_165.361, 5;
    %load/vec4 v0x155005dd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155005dd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_165.360;
T_165.361 ;
    %end;
S_0x153a9a170 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15500a4b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a9a170
v0x153af83c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153af83c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153af83c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_166.362 ;
    %load/vec4 v0x153af83c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_166.363, 5;
    %load/vec4 v0x153af83c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153af83c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_166.362;
T_166.363 ;
    %end;
S_0x153aa5f30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a52830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153aa5f30
v0x153ac75d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153ac75d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ac75d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_167.364 ;
    %load/vec4 v0x153ac75d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_167.365, 5;
    %load/vec4 v0x153ac75d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ac75d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_167.364;
T_167.365 ;
    %end;
S_0x153ad9e90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153afeb60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153ad9e90
v0x153acf760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x153acf760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153acf760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_168.366 ;
    %load/vec4 v0x153acf760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_168.367, 5;
    %load/vec4 v0x153acf760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153acf760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_168.366;
T_168.367 ;
    %end;
S_0x153addf70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1551b2060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153addf70
v0x153abec60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x153abec60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153abec60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_169.368 ;
    %load/vec4 v0x153abec60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_169.369, 5;
    %load/vec4 v0x153abec60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153abec60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_169.368;
T_169.369 ;
    %end;
S_0x153ae7600 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x1551b1cb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153ae7600
v0x153abd600_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x153abd600_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153abd600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_170.370 ;
    %load/vec4 v0x153abd600_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_170.371, 5;
    %load/vec4 v0x153abd600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153abd600_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_170.370;
T_170.371 ;
    %end;
S_0x153aff5e0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x153abac50 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x153abac90 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x153abacd0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x1550ecbe0 .functor BUFZ 32, L_0x1550add40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1550ecd30 .functor NOT 32, L_0x1550ecbe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15808ac80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1550f6b30 .functor XOR 1, L_0x1550ecc50, L_0x15808ac80, C4<0>, C4<0>;
v0x155010a00_0 .net/2u *"_ivl_10", 0 0, L_0x15808ac80;  1 drivers
v0x155010a90_0 .net *"_ivl_12", 0 0, L_0x1550f6b30;  1 drivers
L_0x15808acc8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x155010b20_0 .net/2u *"_ivl_16", 4 0, L_0x15808acc8;  1 drivers
v0x155010bb0_0 .net *"_ivl_18", 4 0, L_0x1550f6de0;  1 drivers
v0x155010c40_0 .net *"_ivl_23", 29 0, L_0x1550f85a0;  1 drivers
L_0x15808ae78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155010cd0_0 .net/2u *"_ivl_24", 1 0, L_0x15808ae78;  1 drivers
v0x155010d60_0 .net *"_ivl_4", 31 0, L_0x1550ecd30;  1 drivers
v0x155010df0_0 .net *"_ivl_9", 30 0, L_0x1550f6a90;  1 drivers
v0x155010e80_0 .net "exp", 1 0, L_0x1550f87a0;  alias, 1 drivers
v0x155010f10_0 .net "in", 31 0, L_0x1550add40;  alias, 1 drivers
v0x155010fa0_0 .net "k", 4 0, L_0x1550f68d0;  1 drivers
v0x155011030_0 .net "mant", 29 0, L_0x1550f88d0;  alias, 1 drivers
v0x1550110c0_0 .net "rc", 0 0, L_0x1550ecc50;  alias, 1 drivers
v0x155011150_0 .net "regime", 4 0, L_0x1550f6f10;  alias, 1 drivers
v0x1550111e0_0 .net "xin", 31 0, L_0x1550ecbe0;  1 drivers
v0x155011270_0 .net "xin_r", 31 0, L_0x1550ecda0;  1 drivers
v0x155011300_0 .net "xin_tmp", 31 0, L_0x1550f84f0;  1 drivers
L_0x1550ecc50 .part L_0x1550ecbe0, 30, 1;
L_0x1550ecda0 .functor MUXZ 32, L_0x1550ecbe0, L_0x1550ecd30, L_0x1550ecc50, C4<>;
L_0x1550f6a90 .part L_0x1550ecda0, 0, 31;
L_0x1550f6c60 .concat [ 1 31 0 0], L_0x1550f6b30, L_0x1550f6a90;
L_0x1550f6de0 .arith/sub 5, L_0x1550f68d0, L_0x15808acc8;
L_0x1550f6f10 .functor MUXZ 5, L_0x1550f68d0, L_0x1550f6de0, L_0x1550ecc50, C4<>;
L_0x1550f85a0 .part L_0x1550ecbe0, 0, 30;
L_0x1550f8680 .concat [ 2 30 0 0], L_0x15808ae78, L_0x1550f85a0;
L_0x1550f87a0 .part L_0x1550f84f0, 30, 2;
L_0x1550f88d0 .part L_0x1550f84f0, 0, 30;
S_0x153ad4010 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x153aff5e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153ad4010
v0x153ab8200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.log2 ;
    %load/vec4 v0x153ab8200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ab8200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_171.372 ;
    %load/vec4 v0x153ab8200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_171.373, 5;
    %load/vec4 v0x153ab8200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ab8200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_171.372;
T_171.373 ;
    %end;
S_0x153af1d50 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x153aff5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x153a56790 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x153a567d0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x1550f84f0 .functor BUFZ 32, L_0x1550f7f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15808ae30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153aa8260_0 .net *"_ivl_11", 0 0, L_0x15808ae30;  1 drivers
v0x153aa19f0_0 .net *"_ivl_6", 0 0, L_0x1550f8070;  1 drivers
v0x153aa1a80_0 .net *"_ivl_7", 31 0, L_0x1550f81f0;  1 drivers
v0x153aa1140_0 .net *"_ivl_9", 30 0, L_0x1550f8110;  1 drivers
v0x153aa11d0_0 .net "a", 31 0, L_0x1550f8680;  1 drivers
v0x153aa0300_0 .net "b", 4 0, L_0x1550f68d0;  alias, 1 drivers
v0x153aa0390_0 .net "c", 31 0, L_0x1550f84f0;  alias, 1 drivers
v0x153a957e0 .array "tmp", 0 4;
v0x153a957e0_0 .net v0x153a957e0 0, 31 0, L_0x1550f8390; 1 drivers
v0x153a957e0_1 .net v0x153a957e0 1, 31 0, L_0x1550f72b0; 1 drivers
v0x153a957e0_2 .net v0x153a957e0 2, 31 0, L_0x1550f7770; 1 drivers
v0x153a957e0_3 .net v0x153a957e0 3, 31 0, L_0x1550f7b50; 1 drivers
v0x153a957e0_4 .net v0x153a957e0 4, 31 0, L_0x1550f7f50; 1 drivers
L_0x1550f7030 .part L_0x1550f68d0, 1, 1;
L_0x1550f7410 .part L_0x1550f68d0, 2, 1;
L_0x1550f7890 .part L_0x1550f68d0, 3, 1;
L_0x1550f7c70 .part L_0x1550f68d0, 4, 1;
L_0x1550f8070 .part L_0x1550f68d0, 0, 1;
L_0x1550f8110 .part L_0x1550f8680, 0, 31;
L_0x1550f81f0 .concat [ 1 31 0 0], L_0x15808ae30, L_0x1550f8110;
L_0x1550f8390 .functor MUXZ 32, L_0x1550f8680, L_0x1550f81f0, L_0x1550f8070, C4<>;
S_0x153a2a2d0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x153af1d50;
 .timescale -9 -12;
P_0x153aaec90 .param/l "i" 1 4 296, +C4<01>;
v0x153ab8290_0 .net *"_ivl_1", 0 0, L_0x1550f7030;  1 drivers
v0x153ab97e0_0 .net *"_ivl_3", 31 0, L_0x1550f7170;  1 drivers
v0x153ab9870_0 .net *"_ivl_5", 29 0, L_0x1550f70d0;  1 drivers
L_0x15808ad10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x153ac47e0_0 .net *"_ivl_7", 1 0, L_0x15808ad10;  1 drivers
L_0x1550f70d0 .part L_0x1550f8390, 0, 30;
L_0x1550f7170 .concat [ 2 30 0 0], L_0x15808ad10, L_0x1550f70d0;
L_0x1550f72b0 .functor MUXZ 32, L_0x1550f8390, L_0x1550f7170, L_0x1550f7030, C4<>;
S_0x153a2e640 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x153af1d50;
 .timescale -9 -12;
P_0x153ab9900 .param/l "i" 1 4 296, +C4<010>;
v0x153ac4870_0 .net *"_ivl_1", 0 0, L_0x1550f7410;  1 drivers
v0x153ac4560_0 .net *"_ivl_3", 31 0, L_0x1550f7650;  1 drivers
v0x153ac45f0_0 .net *"_ivl_5", 27 0, L_0x1550f75b0;  1 drivers
L_0x15808ad58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x153ac3360_0 .net *"_ivl_7", 3 0, L_0x15808ad58;  1 drivers
L_0x1550f75b0 .part L_0x1550f72b0, 0, 28;
L_0x1550f7650 .concat [ 4 28 0 0], L_0x15808ad58, L_0x1550f75b0;
L_0x1550f7770 .functor MUXZ 32, L_0x1550f72b0, L_0x1550f7650, L_0x1550f7410, C4<>;
S_0x153a3a470 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x153af1d50;
 .timescale -9 -12;
P_0x153ac4680 .param/l "i" 1 4 296, +C4<011>;
v0x153ac33f0_0 .net *"_ivl_1", 0 0, L_0x1550f7890;  1 drivers
v0x153ac1c70_0 .net *"_ivl_3", 31 0, L_0x1550f7a10;  1 drivers
v0x153ac1d00_0 .net *"_ivl_5", 23 0, L_0x1550f7930;  1 drivers
L_0x15808ada0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x153ac0590_0 .net *"_ivl_7", 7 0, L_0x15808ada0;  1 drivers
L_0x1550f7930 .part L_0x1550f7770, 0, 24;
L_0x1550f7a10 .concat [ 8 24 0 0], L_0x15808ada0, L_0x1550f7930;
L_0x1550f7b50 .functor MUXZ 32, L_0x1550f7770, L_0x1550f7a10, L_0x1550f7890, C4<>;
S_0x153a51210 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x153af1d50;
 .timescale -9 -12;
P_0x153ac1d90 .param/l "i" 1 4 296, +C4<0100>;
v0x153ac0620_0 .net *"_ivl_1", 0 0, L_0x1550f7c70;  1 drivers
v0x153a8c3e0_0 .net *"_ivl_3", 31 0, L_0x1550f7df0;  1 drivers
v0x153a8c470_0 .net *"_ivl_5", 15 0, L_0x1550f7d10;  1 drivers
L_0x15808ade8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153aa81d0_0 .net *"_ivl_7", 15 0, L_0x15808ade8;  1 drivers
L_0x1550f7d10 .part L_0x1550f7b50, 0, 16;
L_0x1550f7df0 .concat [ 16 16 0 0], L_0x15808ade8, L_0x1550f7d10;
L_0x1550f7f50 .functor MUXZ 32, L_0x1550f7b50, L_0x1550f7df0, L_0x1550f7c70, C4<>;
S_0x153a552f0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x153aff5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x153a57ec0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x153a57f00 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x155010850_0 .net "in", 31 0, L_0x1550f6c60;  1 drivers
v0x1550108e0_0 .net "out", 4 0, L_0x1550f68d0;  alias, 1 drivers
v0x155010970_0 .net "vld", 0 0, L_0x1550f6620;  1 drivers
S_0x153a5e980 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x153a552f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a526b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x153a526f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x155010410_0 .net "in", 31 0, L_0x1550f6c60;  alias, 1 drivers
v0x1550104a0_0 .net "out", 4 0, L_0x1550f68d0;  alias, 1 drivers
v0x155010530_0 .net "vld", 0 0, L_0x1550f6620;  alias, 1 drivers
L_0x1550f19b0 .part L_0x1550f6c60, 0, 16;
L_0x1550f6580 .part L_0x1550f6c60, 16, 16;
S_0x153a769a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153a5e980;
 .timescale -9 -12;
L_0x1550f6620 .functor OR 1, L_0x1550f15a0, L_0x1550f6170, C4<0>, C4<0>;
L_0x15808ac38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15500fd90_0 .net/2u *"_ivl_4", 0 0, L_0x15808ac38;  1 drivers
v0x15500fe20_0 .net *"_ivl_6", 4 0, L_0x1550f66d0;  1 drivers
v0x15500feb0_0 .net *"_ivl_8", 4 0, L_0x1550f67b0;  1 drivers
v0x15500ff40_0 .net "out_h", 3 0, L_0x1550f6420;  1 drivers
v0x15500ffd0_0 .net "out_l", 3 0, L_0x1550f1850;  1 drivers
v0x155010060_0 .net "out_vh", 0 0, L_0x1550f6170;  1 drivers
v0x1550100f0_0 .net "out_vl", 0 0, L_0x1550f15a0;  1 drivers
L_0x1550f66d0 .concat [ 4 1 0 0], L_0x1550f6420, L_0x15808ac38;
L_0x1550f67b0 .concat [ 4 1 0 0], L_0x1550f1850, L_0x1550f15a0;
L_0x1550f68d0 .functor MUXZ 5, L_0x1550f67b0, L_0x1550f66d0, L_0x1550f6170, C4<>;
S_0x153a4b350 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153a769a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a55120 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x153a55160 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x153a50cb0_0 .net "in", 15 0, L_0x1550f6580;  1 drivers
v0x153a46aa0_0 .net "out", 3 0, L_0x1550f6420;  alias, 1 drivers
v0x153a46b30_0 .net "vld", 0 0, L_0x1550f6170;  alias, 1 drivers
L_0x1550f3d40 .part L_0x1550f6580, 0, 8;
L_0x1550f6090 .part L_0x1550f6580, 8, 8;
S_0x153a690d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153a4b350;
 .timescale -9 -12;
L_0x1550f6170 .functor OR 1, L_0x1550f3930, L_0x1550f5c80, C4<0>, C4<0>;
L_0x15808abf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a7ea40_0 .net/2u *"_ivl_4", 0 0, L_0x15808abf0;  1 drivers
v0x153a7ead0_0 .net *"_ivl_6", 3 0, L_0x1550f6220;  1 drivers
v0x153a7b430_0 .net *"_ivl_8", 3 0, L_0x1550f6300;  1 drivers
v0x153a7b4c0_0 .net "out_h", 2 0, L_0x1550f5f30;  1 drivers
v0x153a78a00_0 .net "out_l", 2 0, L_0x1550f3be0;  1 drivers
v0x153a78a90_0 .net "out_vh", 0 0, L_0x1550f5c80;  1 drivers
v0x153a6bd90_0 .net "out_vl", 0 0, L_0x1550f3930;  1 drivers
L_0x1550f6220 .concat [ 3 1 0 0], L_0x1550f5f30, L_0x15808abf0;
L_0x1550f6300 .concat [ 3 1 0 0], L_0x1550f3be0, L_0x1550f3930;
L_0x1550f6420 .functor MUXZ 4, L_0x1550f6300, L_0x1550f6220, L_0x1550f5c80, C4<>;
S_0x155004ca0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153a690d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a5a690 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x153a5a6d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x153ae17e0_0 .net "in", 7 0, L_0x1550f6090;  1 drivers
v0x153ae1870_0 .net "out", 2 0, L_0x1550f5f30;  alias, 1 drivers
v0x153aded90_0 .net "vld", 0 0, L_0x1550f5c80;  alias, 1 drivers
L_0x1550f4c70 .part L_0x1550f6090, 0, 4;
L_0x1550f5ba0 .part L_0x1550f6090, 4, 4;
S_0x153a856d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155004ca0;
 .timescale -9 -12;
L_0x1550f5c80 .functor OR 1, L_0x1550f4860, L_0x1550f5790, C4<0>, C4<0>;
L_0x15808aba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153aed820_0 .net/2u *"_ivl_4", 0 0, L_0x15808aba8;  1 drivers
v0x153ae2c70_0 .net *"_ivl_6", 2 0, L_0x1550f5d30;  1 drivers
v0x153ae2d00_0 .net *"_ivl_8", 2 0, L_0x1550f5e10;  1 drivers
v0x153add700_0 .net "out_h", 1 0, L_0x1550f5a40;  1 drivers
v0x153add790_0 .net "out_l", 1 0, L_0x1550f4b10;  1 drivers
v0x153adacb0_0 .net "out_vh", 0 0, L_0x1550f5790;  1 drivers
v0x153adad40_0 .net "out_vl", 0 0, L_0x1550f4860;  1 drivers
L_0x1550f5d30 .concat [ 2 1 0 0], L_0x1550f5a40, L_0x15808aba8;
L_0x1550f5e10 .concat [ 2 1 0 0], L_0x1550f4b10, L_0x1550f4860;
L_0x1550f5f30 .functor MUXZ 3, L_0x1550f5e10, L_0x1550f5d30, L_0x1550f5790, C4<>;
S_0x153ac1aa0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153a856d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a4f640 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153a4f680 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153a9c570_0 .net "in", 3 0, L_0x1550f5ba0;  1 drivers
v0x153a9c600_0 .net "out", 1 0, L_0x1550f5a40;  alias, 1 drivers
v0x153aa7570_0 .net "vld", 0 0, L_0x1550f5790;  alias, 1 drivers
L_0x1550f5150 .part L_0x1550f5ba0, 0, 2;
L_0x1550f5670 .part L_0x1550f5ba0, 2, 2;
S_0x153ac03c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153ac1aa0;
 .timescale -9 -12;
L_0x1550f5790 .functor OR 1, L_0x1550f4d10, L_0x1550f5270, C4<0>, C4<0>;
L_0x15808ab60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a99990_0 .net/2u *"_ivl_4", 0 0, L_0x15808ab60;  1 drivers
v0x153a96eb0_0 .net *"_ivl_6", 1 0, L_0x1550f5840;  1 drivers
v0x153a96f40_0 .net *"_ivl_8", 1 0, L_0x1550f5920;  1 drivers
v0x153a98490_0 .net "out_h", 0 0, L_0x1550f5540;  1 drivers
v0x153a98520_0 .net "out_l", 0 0, L_0x1550f5020;  1 drivers
v0x153a9d9e0_0 .net "out_vh", 0 0, L_0x1550f5270;  1 drivers
v0x153a9da70_0 .net "out_vl", 0 0, L_0x1550f4d10;  1 drivers
L_0x1550f5840 .concat [ 1 1 0 0], L_0x1550f5540, L_0x15808ab60;
L_0x1550f5920 .concat [ 1 1 0 0], L_0x1550f5020, L_0x1550f4d10;
L_0x1550f5a40 .functor MUXZ 2, L_0x1550f5920, L_0x1550f5840, L_0x1550f5270, C4<>;
S_0x153aa4830 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153ac03c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a36d00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a36d40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a8ee00_0 .net "in", 1 0, L_0x1550f5670;  1 drivers
v0x153a8ee90_0 .net "out", 0 0, L_0x1550f5540;  alias, 1 drivers
v0x153a94350_0 .net "vld", 0 0, L_0x1550f5270;  alias, 1 drivers
L_0x1550f5310 .part L_0x1550f5670, 1, 1;
L_0x1550f54a0 .part L_0x1550f5670, 0, 1;
S_0x153aa3150 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153aa4830;
 .timescale -9 -12;
L_0x1550f53f0 .functor NOT 1, L_0x1550f5310, C4<0>, C4<0>, C4<0>;
L_0x1550f5540 .functor AND 1, L_0x1550f53f0, L_0x1550f54a0, C4<1>, C4<1>;
v0x153a95870_0 .net *"_ivl_2", 0 0, L_0x1550f5310;  1 drivers
v0x153a90270_0 .net *"_ivl_3", 0 0, L_0x1550f53f0;  1 drivers
v0x153a90300_0 .net *"_ivl_5", 0 0, L_0x1550f54a0;  1 drivers
L_0x1550f5270 .reduce/or L_0x1550f5670;
S_0x153afdee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153aa4830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153afdee0
v0x153a8d8b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153a8d8b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a8d8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_172.374 ;
    %load/vec4 v0x153a8d8b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_172.375, 5;
    %load/vec4 v0x153a8d8b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a8d8b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_172.374;
T_172.375 ;
    %end;
S_0x153afc800 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153ac03c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a3bd00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a3bd40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a9ee70_0 .net "in", 1 0, L_0x1550f5150;  1 drivers
v0x153a9ef00_0 .net "out", 0 0, L_0x1550f5020;  alias, 1 drivers
v0x153a99900_0 .net "vld", 0 0, L_0x1550f4d10;  alias, 1 drivers
L_0x1550f4df0 .part L_0x1550f5150, 1, 1;
L_0x1550f4f80 .part L_0x1550f5150, 0, 1;
S_0x153ad2910 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153afc800;
 .timescale -9 -12;
L_0x1550f4ed0 .functor NOT 1, L_0x1550f4df0, C4<0>, C4<0>, C4<0>;
L_0x1550f5020 .functor AND 1, L_0x1550f4ed0, L_0x1550f4f80, C4<1>, C4<1>;
v0x153a943e0_0 .net *"_ivl_2", 0 0, L_0x1550f4df0;  1 drivers
v0x153a91900_0 .net *"_ivl_3", 0 0, L_0x1550f4ed0;  1 drivers
v0x153a91990_0 .net *"_ivl_5", 0 0, L_0x1550f4f80;  1 drivers
L_0x1550f4d10 .reduce/or L_0x1550f5150;
S_0x153ad1230 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153afc800;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153ad1230
v0x153a92f70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153a92f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a92f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_173.376 ;
    %load/vec4 v0x153a92f70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_173.377, 5;
    %load/vec4 v0x153a92f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a92f70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_173.376;
T_173.377 ;
    %end;
S_0x153af0650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153ac1aa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153af0650
v0x153a9b020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153a9b020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a9b020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_174.378 ;
    %load/vec4 v0x153a9b020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_174.379, 5;
    %load/vec4 v0x153a9b020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a9b020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_174.378;
T_174.379 ;
    %end;
S_0x153aeef70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153a856d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a2fae0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153a2fb20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153af5100_0 .net "in", 3 0, L_0x1550f4c70;  1 drivers
v0x153af5190_0 .net "out", 1 0, L_0x1550f4b10;  alias, 1 drivers
v0x153aed790_0 .net "vld", 0 0, L_0x1550f4860;  alias, 1 drivers
L_0x1550f4220 .part L_0x1550f4c70, 0, 2;
L_0x1550f4740 .part L_0x1550f4c70, 2, 2;
S_0x153a38d70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153aeef70;
 .timescale -9 -12;
L_0x1550f4860 .functor OR 1, L_0x1550f3de0, L_0x1550f4340, C4<0>, C4<0>;
L_0x15808ab18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153ad5fc0_0 .net/2u *"_ivl_4", 0 0, L_0x15808ab18;  1 drivers
v0x153af7030_0 .net *"_ivl_6", 1 0, L_0x1550f4910;  1 drivers
v0x153af70c0_0 .net *"_ivl_8", 1 0, L_0x1550f49f0;  1 drivers
v0x153accde0_0 .net "out_h", 0 0, L_0x1550f4610;  1 drivers
v0x153acce70_0 .net "out_l", 0 0, L_0x1550f40f0;  1 drivers
v0x153acb600_0 .net "out_vh", 0 0, L_0x1550f4340;  1 drivers
v0x153acb690_0 .net "out_vl", 0 0, L_0x1550f3de0;  1 drivers
L_0x1550f4910 .concat [ 1 1 0 0], L_0x1550f4610, L_0x15808ab18;
L_0x1550f49f0 .concat [ 1 1 0 0], L_0x1550f40f0, L_0x1550f3de0;
L_0x1550f4b10 .functor MUXZ 2, L_0x1550f49f0, L_0x1550f4910, L_0x1550f4340, C4<>;
S_0x153a37690 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153a38d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a31210 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a31250 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153aa4a00_0 .net "in", 1 0, L_0x1550f4740;  1 drivers
v0x153aa4a90_0 .net "out", 0 0, L_0x1550f4610;  alias, 1 drivers
v0x153aa3320_0 .net "vld", 0 0, L_0x1550f4340;  alias, 1 drivers
L_0x1550f43e0 .part L_0x1550f4740, 1, 1;
L_0x1550f4570 .part L_0x1550f4740, 0, 1;
S_0x153a752a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a37690;
 .timescale -9 -12;
L_0x1550f44c0 .functor NOT 1, L_0x1550f43e0, C4<0>, C4<0>, C4<0>;
L_0x1550f4610 .functor AND 1, L_0x1550f44c0, L_0x1550f4570, C4<1>, C4<1>;
v0x153aa7600_0 .net *"_ivl_2", 0 0, L_0x1550f43e0;  1 drivers
v0x153aa72f0_0 .net *"_ivl_3", 0 0, L_0x1550f44c0;  1 drivers
v0x153aa7380_0 .net *"_ivl_5", 0 0, L_0x1550f4570;  1 drivers
L_0x1550f4340 .reduce/or L_0x1550f4740;
S_0x153a73bc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a37690;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a73bc0
v0x153aa6180_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153aa6180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153aa6180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_175.380 ;
    %load/vec4 v0x153aa6180_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_175.381, 5;
    %load/vec4 v0x153aa6180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153aa6180_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_175.380;
T_175.381 ;
    %end;
S_0x153a49c50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153a38d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a2ba00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a2ba40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153ad65f0_0 .net "in", 1 0, L_0x1550f4220;  1 drivers
v0x153ad6680_0 .net "out", 0 0, L_0x1550f40f0;  alias, 1 drivers
v0x153ad5f30_0 .net "vld", 0 0, L_0x1550f3de0;  alias, 1 drivers
L_0x1550f3ec0 .part L_0x1550f4220, 1, 1;
L_0x1550f4050 .part L_0x1550f4220, 0, 1;
S_0x153a48570 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a49c50;
 .timescale -9 -12;
L_0x1550f3fa0 .functor NOT 1, L_0x1550f3ec0, C4<0>, C4<0>, C4<0>;
L_0x1550f40f0 .functor AND 1, L_0x1550f3fa0, L_0x1550f4050, C4<1>, C4<1>;
v0x153aa33b0_0 .net *"_ivl_2", 0 0, L_0x1550f3ec0;  1 drivers
v0x153ad78b0_0 .net *"_ivl_3", 0 0, L_0x1550f3fa0;  1 drivers
v0x153ad7940_0 .net *"_ivl_5", 0 0, L_0x1550f4050;  1 drivers
L_0x1550f3de0 .reduce/or L_0x1550f4220;
S_0x153a679d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a49c50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a679d0
v0x153ad7280_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153ad7280_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ad7280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_176.382 ;
    %load/vec4 v0x153ad7280_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_176.383, 5;
    %load/vec4 v0x153ad7280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ad7280_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_176.382;
T_176.383 ;
    %end;
S_0x153a662f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153aeef70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a662f0
v0x153af5850_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153af5850_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153af5850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_177.384 ;
    %load/vec4 v0x153af5850_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_177.385, 5;
    %load/vec4 v0x153af5850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153af5850_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_177.384;
T_177.385 ;
    %end;
S_0x153a821b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155004ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a821b0
v0x153adc320_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153adc320_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153adc320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_178.386 ;
    %load/vec4 v0x153adc320_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_178.387, 5;
    %load/vec4 v0x153adc320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153adc320_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_178.386;
T_178.387 ;
    %end;
S_0x153abc710 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153a690d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a2d130 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x153a2d170 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x153a81630_0 .net "in", 7 0, L_0x1550f3d40;  1 drivers
v0x153a7f550_0 .net "out", 2 0, L_0x1550f3be0;  alias, 1 drivers
v0x153a7f5e0_0 .net "vld", 0 0, L_0x1550f3930;  alias, 1 drivers
L_0x1550f2920 .part L_0x1550f3d40, 0, 4;
L_0x1550f3850 .part L_0x1550f3d40, 4, 4;
S_0x153a9f4a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153abc710;
 .timescale -9 -12;
L_0x1550f3930 .functor OR 1, L_0x1550f2510, L_0x1550f3440, C4<0>, C4<0>;
L_0x15808aad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153af1f10_0 .net/2u *"_ivl_4", 0 0, L_0x15808aad0;  1 drivers
v0x153af1fa0_0 .net *"_ivl_6", 2 0, L_0x1550f39e0;  1 drivers
v0x153af0820_0 .net *"_ivl_8", 2 0, L_0x1550f3ac0;  1 drivers
v0x153af08b0_0 .net "out_h", 1 0, L_0x1550f36f0;  1 drivers
v0x153aef140_0 .net "out_l", 1 0, L_0x1550f27c0;  1 drivers
v0x153aef1d0_0 .net "out_vh", 0 0, L_0x1550f3440;  1 drivers
v0x153a3e910_0 .net "out_vl", 0 0, L_0x1550f2510;  1 drivers
L_0x1550f39e0 .concat [ 2 1 0 0], L_0x1550f36f0, L_0x15808aad0;
L_0x1550f3ac0 .concat [ 2 1 0 0], L_0x1550f27c0, L_0x1550f2510;
L_0x1550f3be0 .functor MUXZ 3, L_0x1550f3ac0, L_0x1550f39e0, L_0x1550f3440, C4<>;
S_0x153aec930 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153a9f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a2e470 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153a2e4b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153ae84b0_0 .net "in", 3 0, L_0x1550f3850;  1 drivers
v0x153ae9a00_0 .net "out", 1 0, L_0x1550f36f0;  alias, 1 drivers
v0x153ae9a90_0 .net "vld", 0 0, L_0x1550f3440;  alias, 1 drivers
L_0x1550f2e00 .part L_0x1550f3850, 0, 2;
L_0x1550f3320 .part L_0x1550f3850, 2, 2;
S_0x153a244a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153aec930;
 .timescale -9 -12;
L_0x1550f3440 .functor OR 1, L_0x1550f29c0, L_0x1550f2f20, C4<0>, C4<0>;
L_0x15808aa88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153ae6e20_0 .net/2u *"_ivl_4", 0 0, L_0x15808aa88;  1 drivers
v0x153ae4340_0 .net *"_ivl_6", 1 0, L_0x1550f34f0;  1 drivers
v0x153ae43d0_0 .net *"_ivl_8", 1 0, L_0x1550f35d0;  1 drivers
v0x153ae5920_0 .net "out_h", 0 0, L_0x1550f31f0;  1 drivers
v0x153ae59b0_0 .net "out_l", 0 0, L_0x1550f2cd0;  1 drivers
v0x153aeae70_0 .net "out_vh", 0 0, L_0x1550f2f20;  1 drivers
v0x153aeaf00_0 .net "out_vl", 0 0, L_0x1550f29c0;  1 drivers
L_0x1550f34f0 .concat [ 1 1 0 0], L_0x1550f31f0, L_0x15808aa88;
L_0x1550f35d0 .concat [ 1 1 0 0], L_0x1550f2cd0, L_0x1550f29c0;
L_0x1550f36f0 .functor MUXZ 2, L_0x1550f35d0, L_0x1550f34f0, L_0x1550f2f20, C4<>;
S_0x153a63cb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153a244a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a326a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a326e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153adee20_0 .net "in", 1 0, L_0x1550f3320;  1 drivers
v0x153aac7a0_0 .net "out", 0 0, L_0x1550f31f0;  alias, 1 drivers
v0x153ab1d10_0 .net "vld", 0 0, L_0x1550f2f20;  alias, 1 drivers
L_0x1550f2fc0 .part L_0x1550f3320, 1, 1;
L_0x1550f3150 .part L_0x1550f3320, 0, 1;
S_0x153ab1ba0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a63cb0;
 .timescale -9 -12;
L_0x1550f30a0 .functor NOT 1, L_0x1550f2fc0, C4<0>, C4<0>, C4<0>;
L_0x1550f31f0 .functor AND 1, L_0x1550f30a0, L_0x1550f3150, C4<1>, C4<1>;
v0x153a63e20_0 .net *"_ivl_2", 0 0, L_0x1550f2fc0;  1 drivers
v0x153a24610_0 .net *"_ivl_3", 0 0, L_0x1550f30a0;  1 drivers
v0x153aecaa0_0 .net *"_ivl_5", 0 0, L_0x1550f3150;  1 drivers
L_0x1550f2f20 .reduce/or L_0x1550f3320;
S_0x153aac630 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a63cb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153aac630
v0x153abc880_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153abc880_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153abc880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_179.388 ;
    %load/vec4 v0x153abc880_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_179.389, 5;
    %load/vec4 v0x153abc880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153abc880_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_179.388;
T_179.389 ;
    %end;
S_0x153ab5cc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153a244a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153ab1da0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153ab1de0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153aec300_0 .net "in", 1 0, L_0x1550f2e00;  1 drivers
v0x153aec390_0 .net "out", 0 0, L_0x1550f2cd0;  alias, 1 drivers
v0x153ae6d90_0 .net "vld", 0 0, L_0x1550f29c0;  alias, 1 drivers
L_0x1550f2aa0 .part L_0x1550f2e00, 1, 1;
L_0x1550f2c30 .part L_0x1550f2e00, 0, 1;
S_0x153a94930 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153ab5cc0;
 .timescale -9 -12;
L_0x1550f2b80 .functor NOT 1, L_0x1550f2aa0, C4<0>, C4<0>, C4<0>;
L_0x1550f2cd0 .functor AND 1, L_0x1550f2b80, L_0x1550f2c30, C4<1>, C4<1>;
v0x153a94aa0_0 .net *"_ivl_2", 0 0, L_0x1550f2aa0;  1 drivers
v0x153ab5e30_0 .net *"_ivl_3", 0 0, L_0x1550f2b80;  1 drivers
v0x153ae0370_0 .net *"_ivl_5", 0 0, L_0x1550f2c30;  1 drivers
L_0x1550f29c0 .reduce/or L_0x1550f2e00;
S_0x153a8f3c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153ab5cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a8f3c0
v0x153a8f530_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153a8f530_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a8f530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_180.390 ;
    %load/vec4 v0x153a8f530_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_180.391, 5;
    %load/vec4 v0x153a8f530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a8f530_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_180.390;
T_180.391 ;
    %end;
S_0x153a98a50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153aec930;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a98a50
v0x153ae8420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153ae8420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ae8420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_181.392 ;
    %load/vec4 v0x153ae8420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_181.393, 5;
    %load/vec4 v0x153ae8420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ae8420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_181.392;
T_181.393 ;
    %end;
S_0x153ae1dc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153a9f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a98c50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153a98c90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153af3420_0 .net "in", 3 0, L_0x1550f2920;  1 drivers
v0x153af3110_0 .net "out", 1 0, L_0x1550f27c0;  alias, 1 drivers
v0x153af31a0_0 .net "vld", 0 0, L_0x1550f2510;  alias, 1 drivers
L_0x1550f1ed0 .part L_0x1550f2920, 0, 2;
L_0x1550f23f0 .part L_0x1550f2920, 2, 2;
S_0x153adc850 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x153ae1dc0;
 .timescale -9 -12;
L_0x1550f2510 .functor OR 1, L_0x1550f1a90, L_0x1550f1ff0, C4<0>, C4<0>;
L_0x15808aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153ad53d0_0 .net/2u *"_ivl_4", 0 0, L_0x15808aa40;  1 drivers
v0x153ad5460_0 .net *"_ivl_6", 1 0, L_0x1550f25c0;  1 drivers
v0x153ad41d0_0 .net *"_ivl_8", 1 0, L_0x1550f26a0;  1 drivers
v0x153ad4260_0 .net "out_h", 0 0, L_0x1550f22c0;  1 drivers
v0x153ad2ae0_0 .net "out_l", 0 0, L_0x1550f1da0;  1 drivers
v0x153ad2b70_0 .net "out_vh", 0 0, L_0x1550f1ff0;  1 drivers
v0x153ad1400_0 .net "out_vl", 0 0, L_0x1550f1a90;  1 drivers
L_0x1550f25c0 .concat [ 1 1 0 0], L_0x1550f22c0, L_0x15808aa40;
L_0x1550f26a0 .concat [ 1 1 0 0], L_0x1550f1da0, L_0x1550f1a90;
L_0x1550f27c0 .functor MUXZ 2, L_0x1550f26a0, L_0x1550f25c0, L_0x1550f1ff0, C4<>;
S_0x153ae5ee0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x153adc850;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a8f5c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a8f600 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a85250_0 .net "in", 1 0, L_0x1550f23f0;  1 drivers
v0x153a852e0_0 .net "out", 0 0, L_0x1550f22c0;  alias, 1 drivers
v0x153aff7a0_0 .net "vld", 0 0, L_0x1550f1ff0;  alias, 1 drivers
L_0x1550f2090 .part L_0x1550f23f0, 1, 1;
L_0x1550f2220 .part L_0x1550f23f0, 0, 1;
S_0x153a59140 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153ae5ee0;
 .timescale -9 -12;
L_0x1550f2170 .functor NOT 1, L_0x1550f2090, C4<0>, C4<0>, C4<0>;
L_0x1550f22c0 .functor AND 1, L_0x1550f2170, L_0x1550f2220, C4<1>, C4<1>;
v0x153a592b0_0 .net *"_ivl_2", 0 0, L_0x1550f2090;  1 drivers
v0x153ae6050_0 .net *"_ivl_3", 0 0, L_0x1550f2170;  1 drivers
v0x153adc9c0_0 .net *"_ivl_5", 0 0, L_0x1550f2220;  1 drivers
L_0x1550f1ff0 .reduce/or L_0x1550f23f0;
S_0x153a53bd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153ae5ee0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x153a53bd0
v0x153ae1f30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153ae1f30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153ae1f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_182.394 ;
    %load/vec4 v0x153ae1f30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_182.395, 5;
    %load/vec4 v0x153ae1f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153ae1f30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_182.394;
T_182.395 ;
    %end;
S_0x153a5d260 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153adc850;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153ae1fc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153ae2000 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153afca60_0 .net "in", 1 0, L_0x1550f1ed0;  1 drivers
v0x153ad5650_0 .net "out", 0 0, L_0x1550f1da0;  alias, 1 drivers
v0x153ad56e0_0 .net "vld", 0 0, L_0x1550f1a90;  alias, 1 drivers
L_0x1550f1b70 .part L_0x1550f1ed0, 1, 1;
L_0x1550f1d00 .part L_0x1550f1ed0, 0, 1;
S_0x152e57e40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x153a5d260;
 .timescale -9 -12;
L_0x1550f1c50 .functor NOT 1, L_0x1550f1b70, C4<0>, C4<0>, C4<0>;
L_0x1550f1da0 .functor AND 1, L_0x1550f1c50, L_0x1550f1d00, C4<1>, C4<1>;
v0x153aff830_0 .net *"_ivl_2", 0 0, L_0x1550f1b70;  1 drivers
v0x153a5d3d0_0 .net *"_ivl_3", 0 0, L_0x1550f1c50;  1 drivers
v0x153afe0b0_0 .net *"_ivl_5", 0 0, L_0x1550f1d00;  1 drivers
L_0x1550f1a90 .reduce/or L_0x1550f1ed0;
S_0x152e57fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a5d260;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e57fb0
v0x153afc9d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153afc9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153afc9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_183.396 ;
    %load/vec4 v0x153afc9d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_183.397, 5;
    %load/vec4 v0x153afc9d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153afc9d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_183.396;
T_183.397 ;
    %end;
S_0x152e546c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153ae1dc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e546c0
v0x153af3390_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153af3390_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153af3390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_184.398 ;
    %load/vec4 v0x153af3390_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_184.399, 5;
    %load/vec4 v0x153af3390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153af3390_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_184.398;
T_184.399 ;
    %end;
S_0x152e54830 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153abc710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e54830
v0x153a815a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153a815a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a815a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_185.400 ;
    %load/vec4 v0x153a815a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_185.401, 5;
    %load/vec4 v0x153a815a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a815a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_185.400;
T_185.401 ;
    %end;
S_0x152e5e620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a4b350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e5e620
v0x153a50c20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x153a50c20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a50c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_186.402 ;
    %load/vec4 v0x153a50c20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_186.403, 5;
    %load/vec4 v0x153a50c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a50c20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_186.402;
T_186.403 ;
    %end;
S_0x152e5e790 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x153a769a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a53dd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x153a53e10 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15500fbe0_0 .net "in", 15 0, L_0x1550f19b0;  1 drivers
v0x15500fc70_0 .net "out", 3 0, L_0x1550f1850;  alias, 1 drivers
v0x15500fd00_0 .net "vld", 0 0, L_0x1550f15a0;  alias, 1 drivers
L_0x1550ef170 .part L_0x1550f19b0, 0, 8;
L_0x1550f14c0 .part L_0x1550f19b0, 8, 8;
S_0x152e303a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x152e5e790;
 .timescale -9 -12;
L_0x1550f15a0 .functor OR 1, L_0x1550eed60, L_0x1550f10b0, C4<0>, C4<0>;
L_0x15808a9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15500f560_0 .net/2u *"_ivl_4", 0 0, L_0x15808a9f8;  1 drivers
v0x15500f5f0_0 .net *"_ivl_6", 3 0, L_0x1550f1650;  1 drivers
v0x15500f680_0 .net *"_ivl_8", 3 0, L_0x1550f1730;  1 drivers
v0x15500f710_0 .net "out_h", 2 0, L_0x1550f1360;  1 drivers
v0x15500f7a0_0 .net "out_l", 2 0, L_0x1550ef010;  1 drivers
v0x15500f830_0 .net "out_vh", 0 0, L_0x1550f10b0;  1 drivers
v0x15500f8c0_0 .net "out_vl", 0 0, L_0x1550eed60;  1 drivers
L_0x1550f1650 .concat [ 3 1 0 0], L_0x1550f1360, L_0x15808a9f8;
L_0x1550f1730 .concat [ 3 1 0 0], L_0x1550ef010, L_0x1550eed60;
L_0x1550f1850 .functor MUXZ 4, L_0x1550f1730, L_0x1550f1650, L_0x1550f10b0, C4<>;
S_0x152e30510 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x152e303a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a5d460 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x153a5d4a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x153a54b10_0 .net "in", 7 0, L_0x1550f14c0;  1 drivers
v0x153a52030_0 .net "out", 2 0, L_0x1550f1360;  alias, 1 drivers
v0x153a520c0_0 .net "vld", 0 0, L_0x1550f10b0;  alias, 1 drivers
L_0x1550f00a0 .part L_0x1550f14c0, 0, 4;
L_0x1550f0fd0 .part L_0x1550f14c0, 4, 4;
S_0x152e2ab30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x152e30510;
 .timescale -9 -12;
L_0x1550f10b0 .functor OR 1, L_0x1550efc90, L_0x1550f0bc0, C4<0>, C4<0>;
L_0x15808a9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a6cb40_0 .net/2u *"_ivl_4", 0 0, L_0x15808a9b0;  1 drivers
v0x153a6cbd0_0 .net *"_ivl_6", 2 0, L_0x1550f1160;  1 drivers
v0x153a6c480_0 .net *"_ivl_8", 2 0, L_0x1550f1240;  1 drivers
v0x153a6c510_0 .net "out_h", 1 0, L_0x1550f0e70;  1 drivers
v0x153a64b10_0 .net "out_l", 1 0, L_0x1550eff40;  1 drivers
v0x153a64ba0_0 .net "out_vh", 0 0, L_0x1550f0bc0;  1 drivers
v0x153a59ff0_0 .net "out_vl", 0 0, L_0x1550efc90;  1 drivers
L_0x1550f1160 .concat [ 2 1 0 0], L_0x1550f0e70, L_0x15808a9b0;
L_0x1550f1240 .concat [ 2 1 0 0], L_0x1550eff40, L_0x1550efc90;
L_0x1550f1360 .functor MUXZ 3, L_0x1550f1240, L_0x1550f1160, L_0x1550f0bc0, C4<>;
S_0x152e2aca0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x152e2ab30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153adca50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153adca90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153a2f4f0_0 .net "in", 3 0, L_0x1550f0fd0;  1 drivers
v0x153a30a40_0 .net "out", 1 0, L_0x1550f0e70;  alias, 1 drivers
v0x153a30ad0_0 .net "vld", 0 0, L_0x1550f0bc0;  alias, 1 drivers
L_0x1550f0580 .part L_0x1550f0fd0, 0, 2;
L_0x1550f0aa0 .part L_0x1550f0fd0, 2, 2;
S_0x152e074a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x152e2aca0;
 .timescale -9 -12;
L_0x1550f0bc0 .functor OR 1, L_0x1550f0140, L_0x1550f06a0, C4<0>, C4<0>;
L_0x15808a968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a2ddd0_0 .net/2u *"_ivl_4", 0 0, L_0x15808a968;  1 drivers
v0x153a2de60_0 .net *"_ivl_6", 1 0, L_0x1550f0c70;  1 drivers
v0x153a2b380_0 .net *"_ivl_8", 1 0, L_0x1550f0d50;  1 drivers
v0x153a2b410_0 .net "out_h", 0 0, L_0x1550f0970;  1 drivers
v0x153a2c960_0 .net "out_l", 0 0, L_0x1550f0450;  1 drivers
v0x153a2c9f0_0 .net "out_vh", 0 0, L_0x1550f06a0;  1 drivers
v0x153a31eb0_0 .net "out_vl", 0 0, L_0x1550f0140;  1 drivers
L_0x1550f0c70 .concat [ 1 1 0 0], L_0x1550f0970, L_0x15808a968;
L_0x1550f0d50 .concat [ 1 1 0 0], L_0x1550f0450, L_0x1550f0140;
L_0x1550f0e70 .functor MUXZ 2, L_0x1550f0d50, L_0x1550f0c70, L_0x1550f06a0, C4<>;
S_0x152e07610 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x152e074a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153aac830 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153aac870 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a44870_0 .net "in", 1 0, L_0x1550f0aa0;  1 drivers
v0x153a3c710_0 .net "out", 0 0, L_0x1550f0970;  alias, 1 drivers
v0x153a3c7a0_0 .net "vld", 0 0, L_0x1550f06a0;  alias, 1 drivers
L_0x1550f0740 .part L_0x1550f0aa0, 1, 1;
L_0x1550f08d0 .part L_0x1550f0aa0, 0, 1;
S_0x152e4ee80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x152e07610;
 .timescale -9 -12;
L_0x1550f0820 .functor NOT 1, L_0x1550f0740, C4<0>, C4<0>, C4<0>;
L_0x1550f0970 .functor AND 1, L_0x1550f0820, L_0x1550f08d0, C4<1>, C4<1>;
v0x153a6f2c0_0 .net *"_ivl_2", 0 0, L_0x1550f0740;  1 drivers
v0x153a6f350_0 .net *"_ivl_3", 0 0, L_0x1550f0820;  1 drivers
v0x153a44ea0_0 .net *"_ivl_5", 0 0, L_0x1550f08d0;  1 drivers
L_0x1550f06a0 .reduce/or L_0x1550f0aa0;
S_0x152e4eff0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e07610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e4eff0
v0x153a447e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153a447e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a447e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_187.404 ;
    %load/vec4 v0x153a447e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_187.405, 5;
    %load/vec4 v0x153a447e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a447e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_187.404;
T_187.405 ;
    %end;
S_0x152e5d950 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x152e074a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153ae60e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153ae6120 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a34860_0 .net "in", 1 0, L_0x1550f0580;  1 drivers
v0x153a33340_0 .net "out", 0 0, L_0x1550f0450;  alias, 1 drivers
v0x153a333d0_0 .net "vld", 0 0, L_0x1550f0140;  alias, 1 drivers
L_0x1550f0220 .part L_0x1550f0580, 1, 1;
L_0x1550f03b0 .part L_0x1550f0580, 0, 1;
S_0x152e5dac0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x152e5d950;
 .timescale -9 -12;
L_0x1550f0300 .functor NOT 1, L_0x1550f0220, C4<0>, C4<0>, C4<0>;
L_0x1550f0450 .functor AND 1, L_0x1550f0300, L_0x1550f03b0, C4<1>, C4<1>;
v0x153a35f30_0 .net *"_ivl_2", 0 0, L_0x1550f0220;  1 drivers
v0x153a35fc0_0 .net *"_ivl_3", 0 0, L_0x1550f0300;  1 drivers
v0x153a35650_0 .net *"_ivl_5", 0 0, L_0x1550f03b0;  1 drivers
L_0x1550f0140 .reduce/or L_0x1550f0580;
S_0x152e59b60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e5d950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e59b60
v0x153a347d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153a347d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a347d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_188.406 ;
    %load/vec4 v0x153a347d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_188.407, 5;
    %load/vec4 v0x153a347d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a347d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_188.406;
T_188.407 ;
    %end;
S_0x152e59cd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e2aca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e59cd0
v0x153a2f460_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153a2f460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a2f460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_189.408 ;
    %load/vec4 v0x153a2f460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_189.409, 5;
    %load/vec4 v0x153a2f460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a2f460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_189.408;
T_189.409 ;
    %end;
S_0x152e58c70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x152e2ab30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a59340 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153a59380 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153a441b0_0 .net "in", 3 0, L_0x1550f00a0;  1 drivers
v0x153a42940_0 .net "out", 1 0, L_0x1550eff40;  alias, 1 drivers
v0x153a429d0_0 .net "vld", 0 0, L_0x1550efc90;  alias, 1 drivers
L_0x1550ef650 .part L_0x1550f00a0, 0, 2;
L_0x1550efb70 .part L_0x1550f00a0, 2, 2;
S_0x152e58de0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x152e58c70;
 .timescale -9 -12;
L_0x1550efc90 .functor OR 1, L_0x1550ef210, L_0x1550ef770, C4<0>, C4<0>;
L_0x15808a920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a4e550_0 .net/2u *"_ivl_4", 0 0, L_0x15808a920;  1 drivers
v0x153a4e5e0_0 .net *"_ivl_6", 1 0, L_0x1550efd40;  1 drivers
v0x153a4d950_0 .net *"_ivl_8", 1 0, L_0x1550efe20;  1 drivers
v0x153a4d9e0_0 .net "out_h", 0 0, L_0x1550efa40;  1 drivers
v0x153a4d290_0 .net "out_l", 0 0, L_0x1550ef520;  1 drivers
v0x153a4d320_0 .net "out_vh", 0 0, L_0x1550ef770;  1 drivers
v0x153a6e3b0_0 .net "out_vl", 0 0, L_0x1550ef210;  1 drivers
L_0x1550efd40 .concat [ 1 1 0 0], L_0x1550efa40, L_0x15808a920;
L_0x1550efe20 .concat [ 1 1 0 0], L_0x1550ef520, L_0x1550ef210;
L_0x1550eff40 .functor MUXZ 2, L_0x1550efe20, L_0x1550efd40, L_0x1550ef770, C4<>;
S_0x152e562e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x152e58de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153ab5ec0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153ab5f00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a3a6c0_0 .net "in", 1 0, L_0x1550efb70;  1 drivers
v0x153a38f40_0 .net "out", 0 0, L_0x1550efa40;  alias, 1 drivers
v0x153a38fd0_0 .net "vld", 0 0, L_0x1550ef770;  alias, 1 drivers
L_0x1550ef810 .part L_0x1550efb70, 1, 1;
L_0x1550ef9a0 .part L_0x1550efb70, 0, 1;
S_0x152e56450 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x152e562e0;
 .timescale -9 -12;
L_0x1550ef8f0 .functor NOT 1, L_0x1550ef810, C4<0>, C4<0>, C4<0>;
L_0x1550efa40 .functor AND 1, L_0x1550ef8f0, L_0x1550ef9a0, C4<1>, C4<1>;
v0x153a3bab0_0 .net *"_ivl_2", 0 0, L_0x1550ef810;  1 drivers
v0x153a3bb40_0 .net *"_ivl_3", 0 0, L_0x1550ef8f0;  1 drivers
v0x153a3b830_0 .net *"_ivl_5", 0 0, L_0x1550ef9a0;  1 drivers
L_0x1550ef770 .reduce/or L_0x1550efb70;
S_0x152e5b8e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e562e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e5b8e0
v0x153a3a630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153a3a630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a3a630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_190.410 ;
    %load/vec4 v0x153a3a630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_190.411, 5;
    %load/vec4 v0x153a3a630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a3a630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_190.410;
T_190.411 ;
    %end;
S_0x152e5ba50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x152e58de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a94b30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a94b70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a7c370_0 .net "in", 1 0, L_0x1550ef650;  1 drivers
v0x153a4ec10_0 .net "out", 0 0, L_0x1550ef520;  alias, 1 drivers
v0x153a4eca0_0 .net "vld", 0 0, L_0x1550ef210;  alias, 1 drivers
L_0x1550ef2f0 .part L_0x1550ef650, 1, 1;
L_0x1550ef480 .part L_0x1550ef650, 0, 1;
S_0x152e5c770 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x152e5ba50;
 .timescale -9 -12;
L_0x1550ef3d0 .functor NOT 1, L_0x1550ef2f0, C4<0>, C4<0>, C4<0>;
L_0x1550ef520 .functor AND 1, L_0x1550ef3d0, L_0x1550ef480, C4<1>, C4<1>;
v0x153a37860_0 .net *"_ivl_2", 0 0, L_0x1550ef2f0;  1 drivers
v0x153a378f0_0 .net *"_ivl_3", 0 0, L_0x1550ef3d0;  1 drivers
v0x153a7c9a0_0 .net *"_ivl_5", 0 0, L_0x1550ef480;  1 drivers
L_0x1550ef210 .reduce/or L_0x1550ef650;
S_0x152e5c8e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e5ba50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e5c8e0
v0x153a7c2e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153a7c2e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a7c2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_191.412 ;
    %load/vec4 v0x153a7c2e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_191.413, 5;
    %load/vec4 v0x153a7c2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a7c2e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_191.412;
T_191.413 ;
    %end;
S_0x152e67090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e58c70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e67090
v0x153a44120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153a44120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a44120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_192.414 ;
    %load/vec4 v0x153a44120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_192.415, 5;
    %load/vec4 v0x153a44120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a44120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_192.414;
T_192.415 ;
    %end;
S_0x152e67200 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e30510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x152e67200
v0x153a54a80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153a54a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a54a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_193.416 ;
    %load/vec4 v0x153a54a80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_193.417, 5;
    %load/vec4 v0x153a54a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a54a80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_193.416;
T_193.417 ;
    %end;
S_0x152e69490 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x152e303a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a27cb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x153a27cf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155004ab0_0 .net "in", 7 0, L_0x1550ef170;  1 drivers
v0x15500f440_0 .net "out", 2 0, L_0x1550ef010;  alias, 1 drivers
v0x15500f4d0_0 .net "vld", 0 0, L_0x1550eed60;  alias, 1 drivers
L_0x1550edd50 .part L_0x1550ef170, 0, 4;
L_0x1550eec80 .part L_0x1550ef170, 4, 4;
S_0x152e69600 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x152e69490;
 .timescale -9 -12;
L_0x1550eed60 .functor OR 1, L_0x1550ed940, L_0x1550ee870, C4<0>, C4<0>;
L_0x15808a8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550080f0_0 .net/2u *"_ivl_4", 0 0, L_0x15808a8d8;  1 drivers
v0x155008180_0 .net *"_ivl_6", 2 0, L_0x1550eee10;  1 drivers
v0x1550056c0_0 .net *"_ivl_8", 2 0, L_0x1550eeef0;  1 drivers
v0x155005750_0 .net "out_h", 1 0, L_0x1550eeb20;  1 drivers
v0x155009660_0 .net "out_l", 1 0, L_0x1550edbf0;  1 drivers
v0x1550096f0_0 .net "out_vh", 0 0, L_0x1550ee870;  1 drivers
v0x155008fa0_0 .net "out_vl", 0 0, L_0x1550ed940;  1 drivers
L_0x1550eee10 .concat [ 2 1 0 0], L_0x1550eeb20, L_0x15808a8d8;
L_0x1550eeef0 .concat [ 2 1 0 0], L_0x1550edbf0, L_0x1550ed940;
L_0x1550ef010 .functor MUXZ 3, L_0x1550eeef0, L_0x1550eee10, L_0x1550ee870, C4<>;
S_0x152e645b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x152e69600;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a23e80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153a23ec0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x153a77df0_0 .net "in", 3 0, L_0x1550eec80;  1 drivers
v0x153a76b60_0 .net "out", 1 0, L_0x1550eeb20;  alias, 1 drivers
v0x153a76bf0_0 .net "vld", 0 0, L_0x1550ee870;  alias, 1 drivers
L_0x1550ee230 .part L_0x1550eec80, 0, 2;
L_0x1550ee750 .part L_0x1550eec80, 2, 2;
S_0x152e64720 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x152e645b0;
 .timescale -9 -12;
L_0x1550ee870 .functor OR 1, L_0x1550eddf0, L_0x1550ee350, C4<0>, C4<0>;
L_0x15808a890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a621f0_0 .net/2u *"_ivl_4", 0 0, L_0x15808a890;  1 drivers
v0x153a62280_0 .net *"_ivl_6", 1 0, L_0x1550ee920;  1 drivers
v0x153a5f7a0_0 .net *"_ivl_8", 1 0, L_0x1550eea00;  1 drivers
v0x153a5f830_0 .net "out_h", 0 0, L_0x1550ee620;  1 drivers
v0x153a60d80_0 .net "out_l", 0 0, L_0x1550ee100;  1 drivers
v0x153a60e10_0 .net "out_vh", 0 0, L_0x1550ee350;  1 drivers
v0x153a77fe0_0 .net "out_vl", 0 0, L_0x1550eddf0;  1 drivers
L_0x1550ee920 .concat [ 1 1 0 0], L_0x1550ee620, L_0x15808a890;
L_0x1550eea00 .concat [ 1 1 0 0], L_0x1550ee100, L_0x1550eddf0;
L_0x1550eeb20 .functor MUXZ 2, L_0x1550eea00, L_0x1550ee920, L_0x1550ee350, C4<>;
S_0x152e61ae0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x152e64720;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a33b50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a33b90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a561a0_0 .net "in", 1 0, L_0x1550ee750;  1 drivers
v0x153a576f0_0 .net "out", 0 0, L_0x1550ee620;  alias, 1 drivers
v0x153a57780_0 .net "vld", 0 0, L_0x1550ee350;  alias, 1 drivers
L_0x1550ee3f0 .part L_0x1550ee750, 1, 1;
L_0x1550ee580 .part L_0x1550ee750, 0, 1;
S_0x152e61c50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x152e61ae0;
 .timescale -9 -12;
L_0x1550ee4d0 .functor NOT 1, L_0x1550ee3f0, C4<0>, C4<0>, C4<0>;
L_0x1550ee620 .functor AND 1, L_0x1550ee4d0, L_0x1550ee580, C4<1>, C4<1>;
v0x153a53610_0 .net *"_ivl_2", 0 0, L_0x1550ee3f0;  1 drivers
v0x153a536a0_0 .net *"_ivl_3", 0 0, L_0x1550ee4d0;  1 drivers
v0x153a58b60_0 .net *"_ivl_5", 0 0, L_0x1550ee580;  1 drivers
L_0x1550ee350 .reduce/or L_0x1550ee750;
S_0x15500deb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e61ae0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15500deb0
v0x153a56110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x153a56110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a56110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_194.418 ;
    %load/vec4 v0x153a56110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_194.419, 5;
    %load/vec4 v0x153a56110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a56110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_194.418;
T_194.419 ;
    %end;
S_0x15500e020 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x152e64720;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a797f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a79830 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a5b750_0 .net "in", 1 0, L_0x1550ee230;  1 drivers
v0x153a5cca0_0 .net "out", 0 0, L_0x1550ee100;  alias, 1 drivers
v0x153a5cd30_0 .net "vld", 0 0, L_0x1550eddf0;  alias, 1 drivers
L_0x1550eded0 .part L_0x1550ee230, 1, 1;
L_0x1550ee060 .part L_0x1550ee230, 0, 1;
S_0x15500e190 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15500e020;
 .timescale -9 -12;
L_0x1550edfb0 .functor NOT 1, L_0x1550eded0, C4<0>, C4<0>, C4<0>;
L_0x1550ee100 .functor AND 1, L_0x1550edfb0, L_0x1550ee060, C4<1>, C4<1>;
v0x153a63680_0 .net *"_ivl_2", 0 0, L_0x1550eded0;  1 drivers
v0x153a63710_0 .net *"_ivl_3", 0 0, L_0x1550edfb0;  1 drivers
v0x153a5e110_0 .net *"_ivl_5", 0 0, L_0x1550ee060;  1 drivers
L_0x1550eddf0 .reduce/or L_0x1550ee230;
S_0x15500e300 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15500e020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15500e300
v0x153a5b6c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x153a5b6c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a5b6c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_195.420 ;
    %load/vec4 v0x153a5b6c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_195.421, 5;
    %load/vec4 v0x153a5b6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a5b6c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_195.420;
T_195.421 ;
    %end;
S_0x15500e470 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e645b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15500e470
v0x153a77d60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153a77d60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a77d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_196.422 ;
    %load/vec4 v0x153a77d60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_196.423, 5;
    %load/vec4 v0x153a77d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a77d60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_196.422;
T_196.423 ;
    %end;
S_0x15500e5e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x152e69600;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153afbe20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x153afbe60 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15500c2a0_0 .net "in", 3 0, L_0x1550edd50;  1 drivers
v0x15500b700_0 .net "out", 1 0, L_0x1550edbf0;  alias, 1 drivers
v0x15500b790_0 .net "vld", 0 0, L_0x1550ed940;  alias, 1 drivers
L_0x1550ed300 .part L_0x1550edd50, 0, 2;
L_0x1550ed820 .part L_0x1550edd50, 2, 2;
S_0x15500e750 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15500e5e0;
 .timescale -9 -12;
L_0x1550ed940 .functor OR 1, L_0x1550ecec0, L_0x1550ed420, C4<0>, C4<0>;
L_0x15808a848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153a6a490_0 .net/2u *"_ivl_4", 0 0, L_0x15808a848;  1 drivers
v0x153a6a520_0 .net *"_ivl_6", 1 0, L_0x1550ed9f0;  1 drivers
v0x153a69290_0 .net *"_ivl_8", 1 0, L_0x1550edad0;  1 drivers
v0x153a69320_0 .net "out_h", 0 0, L_0x1550ed6f0;  1 drivers
v0x153a67ba0_0 .net "out_l", 0 0, L_0x1550ed1d0;  1 drivers
v0x153a67c30_0 .net "out_vh", 0 0, L_0x1550ed420;  1 drivers
v0x153a664c0_0 .net "out_vl", 0 0, L_0x1550ecec0;  1 drivers
L_0x1550ed9f0 .concat [ 1 1 0 0], L_0x1550ed6f0, L_0x15808a848;
L_0x1550edad0 .concat [ 1 1 0 0], L_0x1550ed1d0, L_0x1550ecec0;
L_0x1550edbf0 .functor MUXZ 2, L_0x1550edad0, L_0x1550ed9f0, L_0x1550ed420, C4<>;
S_0x15500e8c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15500e750;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153a82e80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153a82ec0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a4ca20_0 .net "in", 1 0, L_0x1550ed820;  1 drivers
v0x153a4c710_0 .net "out", 0 0, L_0x1550ed6f0;  alias, 1 drivers
v0x153a4c7a0_0 .net "vld", 0 0, L_0x1550ed420;  alias, 1 drivers
L_0x1550ed4c0 .part L_0x1550ed820, 1, 1;
L_0x1550ed650 .part L_0x1550ed820, 0, 1;
S_0x15500ea30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15500e8c0;
 .timescale -9 -12;
L_0x1550ed5a0 .functor NOT 1, L_0x1550ed4c0, C4<0>, C4<0>, C4<0>;
L_0x1550ed6f0 .functor AND 1, L_0x1550ed5a0, L_0x1550ed650, C4<1>, C4<1>;
v0x153a75470_0 .net *"_ivl_2", 0 0, L_0x1550ed4c0;  1 drivers
v0x153a75500_0 .net *"_ivl_3", 0 0, L_0x1550ed5a0;  1 drivers
v0x153a73d90_0 .net *"_ivl_5", 0 0, L_0x1550ed650;  1 drivers
L_0x1550ed420 .reduce/or L_0x1550ed820;
S_0x15500eba0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15500e8c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15500eba0
v0x153a4c990_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x153a4c990_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a4c990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_197.424 ;
    %load/vec4 v0x153a4c990_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_197.425, 5;
    %load/vec4 v0x153a4c990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a4c990_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_197.424;
T_197.425 ;
    %end;
S_0x15500ed10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15500e750;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x153ae0b40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x153ae0b80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x153a487d0_0 .net "in", 1 0, L_0x1550ed300;  1 drivers
v0x153a6a710_0 .net "out", 0 0, L_0x1550ed1d0;  alias, 1 drivers
v0x153a6a7a0_0 .net "vld", 0 0, L_0x1550ecec0;  alias, 1 drivers
L_0x1550ecfa0 .part L_0x1550ed300, 1, 1;
L_0x1550ed130 .part L_0x1550ed300, 0, 1;
S_0x15500ee80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15500ed10;
 .timescale -9 -12;
L_0x1550ed080 .functor NOT 1, L_0x1550ecfa0, C4<0>, C4<0>, C4<0>;
L_0x1550ed1d0 .functor AND 1, L_0x1550ed080, L_0x1550ed130, C4<1>, C4<1>;
v0x153a4b510_0 .net *"_ivl_2", 0 0, L_0x1550ecfa0;  1 drivers
v0x153a4b5a0_0 .net *"_ivl_3", 0 0, L_0x1550ed080;  1 drivers
v0x153a49e20_0 .net *"_ivl_5", 0 0, L_0x1550ed130;  1 drivers
L_0x1550ecec0 .reduce/or L_0x1550ed300;
S_0x15500eff0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15500ed10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15500eff0
v0x153a48740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x153a48740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x153a48740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_198.426 ;
    %load/vec4 v0x153a48740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_198.427, 5;
    %load/vec4 v0x153a48740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x153a48740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_198.426;
T_198.427 ;
    %end;
S_0x15500f160 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15500e5e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15500f160
v0x15500c210_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15500c210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15500c210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_199.428 ;
    %load/vec4 v0x15500c210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_199.429, 5;
    %load/vec4 v0x15500c210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15500c210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_199.428;
T_199.429 ;
    %end;
S_0x15500f2d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e69490;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15500f2d0
v0x155004a20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155004a20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155004a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_200.430 ;
    %load/vec4 v0x155004a20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_200.431, 5;
    %load/vec4 v0x155004a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155004a20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_200.430;
T_200.431 ;
    %end;
S_0x15500f950 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x152e5e790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15500f950
v0x15500fb50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15500fb50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15500fb50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_201.432 ;
    %load/vec4 v0x15500fb50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_201.433, 5;
    %load/vec4 v0x15500fb50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15500fb50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_201.432;
T_201.433 ;
    %end;
S_0x155010180 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x153a5e980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155010180
v0x155010380_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x155010380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155010380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_202.434 ;
    %load/vec4 v0x155010380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_202.435, 5;
    %load/vec4 v0x155010380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155010380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_202.434;
T_202.435 ;
    %end;
S_0x1550105c0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x153a552f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550105c0
v0x1550107c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x1550107c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550107c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_203.436 ;
    %load/vec4 v0x1550107c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_203.437, 5;
    %load/vec4 v0x1550107c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550107c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_203.436;
T_203.437 ;
    %end;
S_0x155011490 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x153a48860 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x15808b100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155011a20_0 .net/2u *"_ivl_0", 0 0, L_0x15808b100;  1 drivers
L_0x15808b148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155011ab0_0 .net/2u *"_ivl_4", 0 0, L_0x15808b148;  1 drivers
v0x155011b40_0 .net "a", 7 0, L_0x1550fa7f0;  1 drivers
v0x155011bd0_0 .net "ain", 8 0, L_0x1550fa4b0;  1 drivers
v0x155011c60_0 .net "b", 7 0, L_0x1550f9af0;  1 drivers
v0x155011cf0_0 .net "bin", 8 0, L_0x1550fa5d0;  1 drivers
v0x155011d80_0 .net "c", 8 0, L_0x1550fa6f0;  alias, 1 drivers
L_0x1550fa4b0 .concat [ 8 1 0 0], L_0x1550fa7f0, L_0x15808b100;
L_0x1550fa5d0 .concat [ 8 1 0 0], L_0x1550f9af0, L_0x15808b148;
S_0x155011790 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x155011490;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x153a4b630 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x155011700_0 .net "a", 8 0, L_0x1550fa4b0;  alias, 1 drivers
v0x155011900_0 .net "b", 8 0, L_0x1550fa5d0;  alias, 1 drivers
v0x155011990_0 .net "c", 8 0, L_0x1550fa6f0;  alias, 1 drivers
L_0x1550fa6f0 .arith/sub 9, L_0x1550fa4b0, L_0x1550fa5d0;
S_0x155011e10 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x155186ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x153a8dea0 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x153a8dee0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x142e0e080 .functor NOT 8, L_0x142e0ebd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x142e0e410 .functor NOT 1, L_0x142e0e370, C4<0>, C4<0>, C4<0>;
L_0x142e0e670 .functor OR 1, L_0x142e0e410, L_0x142e0e590, C4<0>, C4<0>;
v0x1550122a0_0 .net *"_ivl_10", 0 0, L_0x142e0e410;  1 drivers
v0x155012330_0 .net *"_ivl_13", 1 0, L_0x142e0e480;  1 drivers
v0x1550123c0_0 .net *"_ivl_15", 0 0, L_0x142e0e590;  1 drivers
v0x155012450_0 .net *"_ivl_17", 0 0, L_0x142e0e670;  1 drivers
v0x1550124e0_0 .net *"_ivl_19", 4 0, L_0x142e0e760;  1 drivers
L_0x15808bbb0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x155012570_0 .net/2u *"_ivl_20", 4 0, L_0x15808bbb0;  1 drivers
v0x155012600_0 .net *"_ivl_22", 4 0, L_0x142e0e840;  1 drivers
v0x155012690_0 .net *"_ivl_25", 4 0, L_0x142e0e980;  1 drivers
v0x155012720_0 .net *"_ivl_5", 0 0, L_0x142e0e170;  1 drivers
v0x1550127b0_0 .net *"_ivl_9", 0 0, L_0x142e0e370;  1 drivers
v0x155012840_0 .net "e_o", 1 0, L_0x142e0da90;  alias, 1 drivers
v0x1550128d0_0 .net "exp_o", 7 0, L_0x142e0ebd0;  1 drivers
v0x155012960_0 .net "exp_oN", 7 0, L_0x142e0e210;  1 drivers
v0x1550129f0_0 .net "exp_oN_tmp", 7 0, L_0x142e0db30;  1 drivers
v0x155012a80_0 .net "r_o", 4 0, L_0x142e0eaf0;  alias, 1 drivers
L_0x142e0da90 .part L_0x142e0ebd0, 0, 2;
L_0x142e0e170 .part L_0x142e0ebd0, 7, 1;
L_0x142e0e210 .functor MUXZ 8, L_0x142e0ebd0, L_0x142e0db30, L_0x142e0e170, C4<>;
L_0x142e0e370 .part L_0x142e0ebd0, 7, 1;
L_0x142e0e480 .part L_0x142e0e210, 0, 2;
L_0x142e0e590 .reduce/or L_0x142e0e480;
L_0x142e0e760 .part L_0x142e0e210, 2, 5;
L_0x142e0e840 .arith/sum 5, L_0x142e0e760, L_0x15808bbb0;
L_0x142e0e980 .part L_0x142e0e210, 2, 5;
L_0x142e0eaf0 .functor MUXZ 5, L_0x142e0e980, L_0x142e0e840, L_0x142e0e670, C4<>;
S_0x155011f80 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x155011e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x153a5b7e0 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x15808bb68 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x1550120f0_0 .net/2u *"_ivl_0", 7 0, L_0x15808bb68;  1 drivers
v0x155012180_0 .net "a", 7 0, L_0x142e0e080;  1 drivers
v0x155012210_0 .net "c", 7 0, L_0x142e0db30;  alias, 1 drivers
L_0x142e0db30 .arith/sum 8, L_0x142e0e080, L_0x15808bb68;
S_0x155017220 .scope module, "trunc_adder" "posit_add" 3 255, 4 2 0, S_0x1551045f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x155017390 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x1550173d0 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x155017410 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x142e12ee0 .functor BUFZ 1, L_0x142e30500, C4<0>, C4<0>, C4<0>;
L_0x142e13570 .functor NOT 1, L_0x142e131a0, C4<0>, C4<0>, C4<0>;
L_0x142e135e0 .functor AND 1, L_0x142e134d0, L_0x142e13570, C4<1>, C4<1>;
L_0x142e137d0 .functor NOT 1, L_0x142e133a0, C4<0>, C4<0>, C4<0>;
L_0x142e13860 .functor AND 1, L_0x142e136d0, L_0x142e137d0, C4<1>, C4<1>;
L_0x142e13ac0 .functor OR 1, L_0x142e139a0, L_0x142e131a0, C4<0>, C4<0>;
L_0x142e13b30 .functor NOT 1, L_0x142e13ac0, C4<0>, C4<0>, C4<0>;
L_0x142e13db0 .functor OR 1, L_0x142e13c20, L_0x142e133a0, C4<0>, C4<0>;
L_0x142e13e20 .functor NOT 1, L_0x142e13db0, C4<0>, C4<0>, C4<0>;
L_0x142e13f20 .functor OR 1, L_0x142e135e0, L_0x142e13860, C4<0>, C4<0>;
L_0x142e13fd0 .functor AND 1, L_0x142e13b30, L_0x142e13e20, C4<1>, C4<1>;
L_0x142e21e30 .functor XNOR 1, L_0x142e12f50, L_0x142e12ff0, C4<0>, C4<0>;
L_0x142e23b80 .functor BUFZ 4, L_0x142e23890, C4<0000>, C4<0000>, C4<0000>;
L_0x142e25590 .functor OR 1, L_0x142e23a50, L_0x142e256d0, C4<0>, C4<0>;
L_0x142e2e3d0 .functor OR 1, L_0x142e2e290, L_0x142e2e690, C4<0>, C4<0>;
L_0x142e23c70 .functor AND 1, L_0x142e2c3c0, L_0x142e2e3d0, C4<1>, C4<1>;
L_0x142e2e870 .functor AND 1, L_0x142e2c320, L_0x142e2c3c0, C4<1>, C4<1>;
L_0x142e2e9b0 .functor OR 1, L_0x142e2e290, L_0x142e2e690, C4<0>, C4<0>;
L_0x142e2e770 .functor NOT 1, L_0x142e2e9b0, C4<0>, C4<0>, C4<0>;
L_0x142e2eb00 .functor AND 1, L_0x142e2e870, L_0x142e2e770, C4<1>, C4<1>;
L_0x142e2eb70 .functor OR 1, L_0x142e23c70, L_0x142e2eb00, C4<0>, C4<0>;
L_0x142e2fa50 .functor OR 1, L_0x142e13f20, L_0x142e13fd0, C4<0>, C4<0>;
L_0x142e2fb60 .functor NOT 1, L_0x142e2fac0, C4<0>, C4<0>, C4<0>;
L_0x142e2fcd0 .functor OR 1, L_0x142e2fa50, L_0x142e2fb60, C4<0>, C4<0>;
L_0x142e301e0 .functor BUFZ 1, L_0x142e12ee0, C4<0>, C4<0>, C4<0>;
v0x1550517e0_0 .net "DSR_e_diff", 3 0, L_0x142e23b80;  1 drivers
v0x155051890_0 .net "DSR_left_out", 15 0, L_0x142e2b6c0;  1 drivers
v0x155051930_0 .net "DSR_left_out_t", 15 0, L_0x142e2b490;  1 drivers
v0x155051a00_0 .net "DSR_right_in", 15 0, L_0x142e12500;  1 drivers
v0x155051ab0_0 .net "DSR_right_out", 15 0, L_0x142e24c20;  1 drivers
v0x155051c00_0 .net "G", 0 0, L_0x142e2c3c0;  1 drivers
v0x155051c90_0 .net "L", 0 0, L_0x142e2c320;  1 drivers
v0x155051d20_0 .net "LOD_in", 15 0, L_0x142e258c0;  1 drivers
v0x155051dc0_0 .net "R", 0 0, L_0x142e2e290;  1 drivers
v0x155051ed0_0 .net "St", 0 0, L_0x142e2e690;  1 drivers
v0x155051f60_0 .net *"_ivl_10", 14 0, L_0x142e130c0;  1 drivers
v0x155052010_0 .net *"_ivl_100", 0 0, L_0x142e23620;  1 drivers
L_0x15808cbb8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1550520b0_0 .net/2u *"_ivl_101", 3 0, L_0x15808cbb8;  1 drivers
v0x155052160_0 .net *"_ivl_104", 3 0, L_0x142e239b0;  1 drivers
v0x155052210_0 .net *"_ivl_112", 0 0, L_0x142e23a50;  1 drivers
v0x1550522c0_0 .net *"_ivl_114", 0 0, L_0x142e256d0;  1 drivers
v0x155052370_0 .net *"_ivl_115", 0 0, L_0x142e25590;  1 drivers
v0x155052500_0 .net *"_ivl_118", 14 0, L_0x142e25600;  1 drivers
v0x155052590_0 .net *"_ivl_124", 0 0, L_0x142e2b620;  1 drivers
v0x155052640_0 .net *"_ivl_126", 14 0, L_0x142e25960;  1 drivers
L_0x15808d158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550526f0_0 .net/2u *"_ivl_127", 0 0, L_0x15808d158;  1 drivers
v0x1550527a0_0 .net *"_ivl_129", 15 0, L_0x142e2b830;  1 drivers
L_0x15808d230 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x155052850_0 .net/2u *"_ivl_135", 2 0, L_0x15808d230;  1 drivers
v0x155052900_0 .net *"_ivl_14", 14 0, L_0x142e132c0;  1 drivers
L_0x15808d470 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1550529b0_0 .net/2u *"_ivl_143", 15 0, L_0x15808d470;  1 drivers
v0x155052a60_0 .net *"_ivl_154", 17 0, L_0x142e2e330;  1 drivers
v0x155052b10_0 .net *"_ivl_157", 0 0, L_0x142e2e3d0;  1 drivers
v0x155052bc0_0 .net *"_ivl_159", 0 0, L_0x142e23c70;  1 drivers
v0x155052c70_0 .net *"_ivl_161", 0 0, L_0x142e2e870;  1 drivers
v0x155052d20_0 .net *"_ivl_163", 0 0, L_0x142e2e9b0;  1 drivers
v0x155052dd0_0 .net *"_ivl_165", 0 0, L_0x142e2e770;  1 drivers
v0x155052e80_0 .net *"_ivl_167", 0 0, L_0x142e2eb00;  1 drivers
L_0x15808d4b8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155052f30_0 .net/2u *"_ivl_171", 14 0, L_0x15808d4b8;  1 drivers
v0x155052420_0 .net *"_ivl_177", 31 0, L_0x142e2f210;  1 drivers
v0x1550531c0_0 .net *"_ivl_18", 0 0, L_0x142e134d0;  1 drivers
L_0x15808d590 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155053250_0 .net *"_ivl_180", 27 0, L_0x15808d590;  1 drivers
L_0x15808d5d8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x1550532f0_0 .net/2u *"_ivl_181", 31 0, L_0x15808d5d8;  1 drivers
v0x1550533a0_0 .net *"_ivl_183", 0 0, L_0x142e2edd0;  1 drivers
v0x155053440_0 .net *"_ivl_186", 15 0, L_0x142e2ee70;  1 drivers
v0x1550534f0_0 .net *"_ivl_188", 15 0, L_0x142e2f5b0;  1 drivers
v0x1550535a0_0 .net *"_ivl_19", 0 0, L_0x142e13570;  1 drivers
L_0x15808d620 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155053650_0 .net *"_ivl_191", 15 0, L_0x15808d620;  1 drivers
v0x155053700_0 .net *"_ivl_194", 15 0, L_0x142e2f3b0;  1 drivers
v0x1550537b0_0 .net *"_ivl_197", 0 0, L_0x142e2fa50;  1 drivers
v0x155053860_0 .net *"_ivl_200", 0 0, L_0x142e2fac0;  1 drivers
v0x155053910_0 .net *"_ivl_201", 0 0, L_0x142e2fb60;  1 drivers
v0x1550539c0_0 .net *"_ivl_203", 0 0, L_0x142e2fcd0;  1 drivers
L_0x15808d668 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155053a70_0 .net/2u *"_ivl_205", 14 0, L_0x15808d668;  1 drivers
v0x155053b20_0 .net *"_ivl_207", 15 0, L_0x142e2fd40;  1 drivers
v0x155053bd0_0 .net *"_ivl_210", 14 0, L_0x142e2f7f0;  1 drivers
v0x155053c80_0 .net *"_ivl_211", 15 0, L_0x142e2f890;  1 drivers
v0x155053d30_0 .net *"_ivl_24", 0 0, L_0x142e136d0;  1 drivers
v0x155053de0_0 .net *"_ivl_25", 0 0, L_0x142e137d0;  1 drivers
v0x155053e90_0 .net *"_ivl_30", 0 0, L_0x142e139a0;  1 drivers
v0x155053f40_0 .net *"_ivl_31", 0 0, L_0x142e13ac0;  1 drivers
v0x155053ff0_0 .net *"_ivl_36", 0 0, L_0x142e13c20;  1 drivers
v0x1550540a0_0 .net *"_ivl_37", 0 0, L_0x142e13db0;  1 drivers
L_0x15808c078 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155054150_0 .net *"_ivl_45", 15 0, L_0x15808c078;  1 drivers
v0x155054200_0 .net *"_ivl_48", 15 0, L_0x142e14160;  1 drivers
L_0x15808c0c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1550542b0_0 .net *"_ivl_51", 15 0, L_0x15808c0c0;  1 drivers
v0x155054360_0 .net *"_ivl_54", 15 0, L_0x142e143c0;  1 drivers
v0x155054410_0 .net *"_ivl_62", 14 0, L_0x142e21a20;  1 drivers
v0x1550544c0_0 .net *"_ivl_64", 14 0, L_0x142e21ac0;  1 drivers
v0x155054570_0 .net *"_ivl_65", 0 0, L_0x142e21980;  1 drivers
L_0x15808c8e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x155054610_0 .net/2u *"_ivl_67", 0 0, L_0x15808c8e8;  1 drivers
L_0x15808c930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155052fe0_0 .net/2u *"_ivl_69", 0 0, L_0x15808c930;  1 drivers
v0x155053090_0 .net *"_ivl_98", 2 0, L_0x142e23770;  1 drivers
v0x1550546a0_0 .net "add_m", 16 0, L_0x142e25310;  1 drivers
v0x155054730_0 .net "add_m_in1", 15 0, L_0x142e125a0;  1 drivers
v0x1550547c0_0 .net "diff", 7 0, L_0x142e23440;  1 drivers
v0x155054850_0 .net "done", 0 0, L_0x142e301e0;  alias, 1 drivers
v0x1550548e0_0 .net "e1", 1 0, L_0x142e1ac60;  1 drivers
v0x155054970_0 .net "e2", 1 0, L_0x142e214f0;  1 drivers
v0x155054a00_0 .net "e_o", 1 0, L_0x142e2bf30;  1 drivers
v0x155054a90_0 .net "exp_diff", 3 0, L_0x142e23890;  1 drivers
v0x155054b20_0 .net "in1", 15 0, L_0x142e303a0;  1 drivers
v0x155054bc0_0 .net "in1_gt_in2", 0 0, L_0x142e21c90;  1 drivers
v0x155054c60_0 .net "in2", 15 0, L_0x142e2fc10;  1 drivers
v0x155054d10_0 .net "inf", 0 0, L_0x142e13f20;  alias, 1 drivers
v0x155054db0_0 .net "inf1", 0 0, L_0x142e135e0;  1 drivers
v0x155054e50_0 .net "inf2", 0 0, L_0x142e13860;  1 drivers
v0x155054ef0_0 .net "le", 1 0, L_0x142e22490;  1 drivers
v0x155054fa0_0 .net "le_o", 7 0, L_0x142e2c0c0;  1 drivers
v0x155055060_0 .net "le_o_tmp", 7 0, L_0x142e2bc90;  1 drivers
v0x1550550f0_0 .net "left_shift", 3 0, L_0x142e2a330;  1 drivers
v0x155055190_0 .net "lm", 14 0, L_0x142e227a0;  1 drivers
v0x155055240_0 .net "lr", 3 0, L_0x142e221d0;  1 drivers
v0x155055300_0 .net "lr_N", 4 0, L_0x142e22c00;  1 drivers
v0x1550553b0_0 .net "lrc", 0 0, L_0x142e21fe0;  1 drivers
v0x155055460_0 .net "ls", 0 0, L_0x142e21be0;  1 drivers
v0x1550554f0_0 .net "m1", 14 0, L_0x142e21740;  1 drivers
v0x155055590_0 .net "m2", 14 0, L_0x142e21860;  1 drivers
v0x155055640_0 .net "mant1", 13 0, L_0x142e1ad90;  1 drivers
v0x155055700_0 .net "mant2", 13 0, L_0x142e21620;  1 drivers
v0x1550557b0_0 .net "mant_ovf", 1 0, L_0x142e254f0;  1 drivers
v0x155055850_0 .net "op", 0 0, L_0x142e21e30;  1 drivers
v0x155055900_0 .net "out", 15 0, L_0x142e2f970;  alias, 1 drivers
v0x1550559a0_0 .net "r_o", 3 0, L_0x142e2cf60;  1 drivers
v0x155055a80_0 .net "rc1", 0 0, L_0x142e146a0;  1 drivers
v0x155055b10_0 .net "rc2", 0 0, L_0x142e1af20;  1 drivers
v0x155055bc0_0 .net "regime1", 3 0, L_0x142e19870;  1 drivers
v0x155055c70_0 .net "regime2", 3 0, L_0x142e200b0;  1 drivers
v0x155055d20_0 .net "rnd_ulp", 15 0, L_0x142e2ea60;  1 drivers
v0x155055dd0_0 .net "s1", 0 0, L_0x142e12f50;  1 drivers
v0x155055e60_0 .net "s2", 0 0, L_0x142e12ff0;  1 drivers
v0x155055ef0_0 .net "se", 1 0, L_0x142e22270;  1 drivers
v0x155055fa0_0 .net "sm", 14 0, L_0x142e22530;  1 drivers
v0x155056050_0 .net "sr", 3 0, L_0x142e22080;  1 drivers
v0x155056110_0 .net "sr_N", 4 0, L_0x142e230a0;  1 drivers
v0x1550561c0_0 .net "src", 0 0, L_0x142e21d30;  1 drivers
v0x155056270_0 .net "start", 0 0, L_0x142e30500;  1 drivers
v0x155056300_0 .net "start0", 0 0, L_0x142e12ee0;  1 drivers
v0x155056390_0 .net "tmp1_o", 50 0, L_0x142e2e080;  1 drivers
v0x155056450_0 .net "tmp1_oN", 15 0, L_0x142e2f4d0;  1 drivers
v0x1550564f0_0 .net "tmp1_o_rnd", 15 0, L_0x142e2f750;  1 drivers
v0x1550565a0_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x142e2f030;  1 drivers
v0x155056680_0 .net "tmp_o", 34 0, L_0x142e12d40;  1 drivers
v0x155056730_0 .net "ulp", 0 0, L_0x142e2eb70;  1 drivers
v0x1550567d0_0 .net "xin1", 15 0, L_0x142e14260;  1 drivers
v0x155056870_0 .net "xin2", 15 0, L_0x142e144c0;  1 drivers
v0x155056920_0 .net "zero", 0 0, L_0x142e13fd0;  alias, 1 drivers
v0x1550569b0_0 .net "zero1", 0 0, L_0x142e13b30;  1 drivers
v0x155056a50_0 .net "zero2", 0 0, L_0x142e13e20;  1 drivers
v0x155056af0_0 .net "zero_tmp1", 0 0, L_0x142e131a0;  1 drivers
v0x155056b90_0 .net "zero_tmp2", 0 0, L_0x142e133a0;  1 drivers
L_0x142e126c0 .part L_0x142e2c0c0, 6, 1;
L_0x142e12a40 .part L_0x142e2c0c0, 6, 1;
L_0x142e12980 .part L_0x142e2b6c0, 0, 15;
L_0x142e12f50 .part L_0x142e303a0, 15, 1;
L_0x142e12ff0 .part L_0x142e2fc10, 15, 1;
L_0x142e130c0 .part L_0x142e303a0, 0, 15;
L_0x142e131a0 .reduce/or L_0x142e130c0;
L_0x142e132c0 .part L_0x142e2fc10, 0, 15;
L_0x142e133a0 .reduce/or L_0x142e132c0;
L_0x142e134d0 .part L_0x142e303a0, 15, 1;
L_0x142e136d0 .part L_0x142e2fc10, 15, 1;
L_0x142e139a0 .part L_0x142e303a0, 15, 1;
L_0x142e13c20 .part L_0x142e2fc10, 15, 1;
L_0x142e14160 .arith/sub 16, L_0x15808c078, L_0x142e303a0;
L_0x142e14260 .functor MUXZ 16, L_0x142e303a0, L_0x142e14160, L_0x142e12f50, C4<>;
L_0x142e143c0 .arith/sub 16, L_0x15808c0c0, L_0x142e2fc10;
L_0x142e144c0 .functor MUXZ 16, L_0x142e2fc10, L_0x142e143c0, L_0x142e12ff0, C4<>;
L_0x142e21740 .concat [ 14 1 0 0], L_0x142e1ad90, L_0x142e131a0;
L_0x142e21860 .concat [ 14 1 0 0], L_0x142e21620, L_0x142e133a0;
L_0x142e21a20 .part L_0x142e14260, 0, 15;
L_0x142e21ac0 .part L_0x142e144c0, 0, 15;
L_0x142e21980 .cmp/ge 15, L_0x142e21a20, L_0x142e21ac0;
L_0x142e21c90 .functor MUXZ 1, L_0x15808c930, L_0x15808c8e8, L_0x142e21980, C4<>;
L_0x142e21be0 .functor MUXZ 1, L_0x142e12ff0, L_0x142e12f50, L_0x142e21c90, C4<>;
L_0x142e21fe0 .functor MUXZ 1, L_0x142e1af20, L_0x142e146a0, L_0x142e21c90, C4<>;
L_0x142e21d30 .functor MUXZ 1, L_0x142e146a0, L_0x142e1af20, L_0x142e21c90, C4<>;
L_0x142e221d0 .functor MUXZ 4, L_0x142e200b0, L_0x142e19870, L_0x142e21c90, C4<>;
L_0x142e22080 .functor MUXZ 4, L_0x142e19870, L_0x142e200b0, L_0x142e21c90, C4<>;
L_0x142e22490 .functor MUXZ 2, L_0x142e214f0, L_0x142e1ac60, L_0x142e21c90, C4<>;
L_0x142e22270 .functor MUXZ 2, L_0x142e1ac60, L_0x142e214f0, L_0x142e21c90, C4<>;
L_0x142e227a0 .functor MUXZ 15, L_0x142e21860, L_0x142e21740, L_0x142e21c90, C4<>;
L_0x142e22530 .functor MUXZ 15, L_0x142e21740, L_0x142e21860, L_0x142e21c90, C4<>;
L_0x142e23540 .concat [ 2 5 0 0], L_0x142e22490, L_0x142e22c00;
L_0x142e22840 .concat [ 2 5 0 0], L_0x142e22270, L_0x142e230a0;
L_0x142e23770 .part L_0x142e23440, 4, 3;
L_0x142e23620 .reduce/or L_0x142e23770;
L_0x142e239b0 .part L_0x142e23440, 0, 4;
L_0x142e23890 .functor MUXZ 4, L_0x142e239b0, L_0x15808cbb8, L_0x142e23620, C4<>;
L_0x142e254f0 .part L_0x142e25310, 15, 2;
L_0x142e23a50 .part L_0x142e25310, 16, 1;
L_0x142e256d0 .part L_0x142e25310, 15, 1;
L_0x142e25600 .part L_0x142e25310, 0, 15;
L_0x142e258c0 .concat [ 15 1 0 0], L_0x142e25600, L_0x142e25590;
L_0x142e2b580 .part L_0x142e25310, 1, 16;
L_0x142e2b620 .part L_0x142e2b490, 15, 1;
L_0x142e25960 .part L_0x142e2b490, 0, 15;
L_0x142e2b830 .concat [ 1 15 0 0], L_0x15808d158, L_0x142e25960;
L_0x142e2b6c0 .functor MUXZ 16, L_0x142e2b830, L_0x142e2b490, L_0x142e2b620, C4<>;
L_0x142e2be10 .concat [ 2 5 0 0], L_0x142e22490, L_0x142e22c00;
L_0x142e2b8d0 .concat [ 4 3 0 0], L_0x142e2a330, L_0x15808d230;
L_0x142e2c240 .part L_0x142e254f0, 1, 1;
L_0x142e2d040 .part L_0x142e2c0c0, 0, 7;
L_0x142e2e170 .concat [ 16 35 0 0], L_0x15808d470, L_0x142e12d40;
L_0x142e2c320 .part L_0x142e2e080, 20, 1;
L_0x142e2c3c0 .part L_0x142e2e080, 19, 1;
L_0x142e2e290 .part L_0x142e2e080, 18, 1;
L_0x142e2e330 .part L_0x142e2e080, 0, 18;
L_0x142e2e690 .reduce/or L_0x142e2e330;
L_0x142e2ea60 .concat [ 1 15 0 0], L_0x142e2eb70, L_0x15808d4b8;
L_0x142e2f130 .part L_0x142e2e080, 19, 16;
L_0x142e2f210 .concat [ 4 28 0 0], L_0x142e2cf60, L_0x15808d590;
L_0x142e2edd0 .cmp/gt 32, L_0x15808d5d8, L_0x142e2f210;
L_0x142e2ee70 .part L_0x142e2f030, 0, 16;
L_0x142e2f5b0 .part L_0x142e2e080, 19, 16;
L_0x142e2f750 .functor MUXZ 16, L_0x142e2f5b0, L_0x142e2ee70, L_0x142e2edd0, C4<>;
L_0x142e2f3b0 .arith/sub 16, L_0x15808d620, L_0x142e2f750;
L_0x142e2f4d0 .functor MUXZ 16, L_0x142e2f750, L_0x142e2f3b0, L_0x142e21be0, C4<>;
L_0x142e2fac0 .part L_0x142e2b6c0, 15, 1;
L_0x142e2fd40 .concat [ 15 1 0 0], L_0x15808d668, L_0x142e13f20;
L_0x142e2f7f0 .part L_0x142e2f4d0, 1, 15;
L_0x142e2f890 .concat [ 15 1 0 0], L_0x142e2f7f0, L_0x142e21be0;
L_0x142e2f970 .functor MUXZ 16, L_0x142e2f890, L_0x142e2fd40, L_0x142e2fcd0, C4<>;
S_0x155017500 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x153ab8880 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x153ab88c0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x142e2b490 .functor BUFZ 16, L_0x142e2aeb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808d110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155018180_0 .net *"_ivl_10", 0 0, L_0x15808d110;  1 drivers
v0x155018210_0 .net *"_ivl_5", 0 0, L_0x142e2afd0;  1 drivers
v0x1550182a0_0 .net *"_ivl_6", 15 0, L_0x142e2b210;  1 drivers
v0x155018330_0 .net *"_ivl_8", 14 0, L_0x142e2b170;  1 drivers
v0x1550183c0_0 .net "a", 15 0, L_0x142e2b580;  1 drivers
v0x155018450_0 .net "b", 3 0, L_0x142e2a330;  alias, 1 drivers
v0x1550184e0_0 .net "c", 15 0, L_0x142e2b490;  alias, 1 drivers
v0x155018570 .array "tmp", 0 3;
v0x155018570_0 .net v0x155018570 0, 15 0, L_0x142e2b2f0; 1 drivers
v0x155018570_1 .net v0x155018570 1, 15 0, L_0x142e2a6f0; 1 drivers
v0x155018570_2 .net v0x155018570 2, 15 0, L_0x142e2aaf0; 1 drivers
v0x155018570_3 .net v0x155018570 3, 15 0, L_0x142e2aeb0; 1 drivers
L_0x142e2a4d0 .part L_0x142e2a330, 1, 1;
L_0x142e2a850 .part L_0x142e2a330, 2, 1;
L_0x142e2ac10 .part L_0x142e2a330, 3, 1;
L_0x142e2afd0 .part L_0x142e2a330, 0, 1;
L_0x142e2b170 .part L_0x142e2b580, 0, 15;
L_0x142e2b210 .concat [ 1 15 0 0], L_0x15808d110, L_0x142e2b170;
L_0x142e2b2f0 .functor MUXZ 16, L_0x142e2b580, L_0x142e2b210, L_0x142e2afd0, C4<>;
S_0x155017670 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x155017500;
 .timescale -9 -12;
P_0x153a3b950 .param/l "i" 1 4 296, +C4<01>;
v0x1550177e0_0 .net *"_ivl_1", 0 0, L_0x142e2a4d0;  1 drivers
v0x155017870_0 .net *"_ivl_3", 15 0, L_0x142e2a610;  1 drivers
v0x155017900_0 .net *"_ivl_5", 13 0, L_0x142e2a570;  1 drivers
L_0x15808d038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155017990_0 .net *"_ivl_7", 1 0, L_0x15808d038;  1 drivers
L_0x142e2a570 .part L_0x142e2b2f0, 0, 14;
L_0x142e2a610 .concat [ 2 14 0 0], L_0x15808d038, L_0x142e2a570;
L_0x142e2a6f0 .functor MUXZ 16, L_0x142e2b2f0, L_0x142e2a610, L_0x142e2a4d0, C4<>;
S_0x155017a20 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x155017500;
 .timescale -9 -12;
P_0x153a2def0 .param/l "i" 1 4 296, +C4<010>;
v0x155017b90_0 .net *"_ivl_1", 0 0, L_0x142e2a850;  1 drivers
v0x155017c20_0 .net *"_ivl_3", 15 0, L_0x142e2a9d0;  1 drivers
v0x155017cb0_0 .net *"_ivl_5", 11 0, L_0x142e2a8f0;  1 drivers
L_0x15808d080 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x155017d40_0 .net *"_ivl_7", 3 0, L_0x15808d080;  1 drivers
L_0x142e2a8f0 .part L_0x142e2a6f0, 0, 12;
L_0x142e2a9d0 .concat [ 4 12 0 0], L_0x15808d080, L_0x142e2a8f0;
L_0x142e2aaf0 .functor MUXZ 16, L_0x142e2a6f0, L_0x142e2a9d0, L_0x142e2a850, C4<>;
S_0x155017dd0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x155017500;
 .timescale -9 -12;
P_0x153a348f0 .param/l "i" 1 4 296, +C4<011>;
v0x155017f40_0 .net *"_ivl_1", 0 0, L_0x142e2ac10;  1 drivers
v0x155017fd0_0 .net *"_ivl_3", 15 0, L_0x142e2ad90;  1 drivers
v0x155018060_0 .net *"_ivl_5", 7 0, L_0x142e2acb0;  1 drivers
L_0x15808d0c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1550180f0_0 .net *"_ivl_7", 7 0, L_0x15808d0c8;  1 drivers
L_0x142e2acb0 .part L_0x142e2aaf0, 0, 8;
L_0x142e2ad90 .concat [ 8 8 0 0], L_0x15808d0c8, L_0x142e2acb0;
L_0x142e2aeb0 .functor MUXZ 16, L_0x142e2aaf0, L_0x142e2ad90, L_0x142e2ac10, C4<>;
S_0x155018600 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x153ab0920 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x153ab0960 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x142e24c20 .functor BUFZ 16, L_0x142e24700, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808ccd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155019280_0 .net *"_ivl_10", 0 0, L_0x15808ccd8;  1 drivers
v0x155019310_0 .net *"_ivl_5", 0 0, L_0x142e24820;  1 drivers
v0x1550193a0_0 .net *"_ivl_6", 15 0, L_0x142e24960;  1 drivers
v0x155019430_0 .net *"_ivl_8", 14 0, L_0x142e248c0;  1 drivers
v0x1550194c0_0 .net "a", 15 0, L_0x142e12500;  alias, 1 drivers
v0x155019550_0 .net "b", 3 0, L_0x142e23b80;  alias, 1 drivers
v0x1550195e0_0 .net "c", 15 0, L_0x142e24c20;  alias, 1 drivers
v0x155019670 .array "tmp", 0 3;
v0x155019670_0 .net v0x155019670 0, 15 0, L_0x142e24a80; 1 drivers
v0x155019670_1 .net v0x155019670 1, 15 0, L_0x142e23f00; 1 drivers
v0x155019670_2 .net v0x155019670 2, 15 0, L_0x142e24340; 1 drivers
v0x155019670_3 .net v0x155019670 3, 15 0, L_0x142e24700; 1 drivers
L_0x142e23ce0 .part L_0x142e23b80, 1, 1;
L_0x142e24060 .part L_0x142e23b80, 2, 1;
L_0x142e24460 .part L_0x142e23b80, 3, 1;
L_0x142e24820 .part L_0x142e23b80, 0, 1;
L_0x142e248c0 .part L_0x142e12500, 1, 15;
L_0x142e24960 .concat [ 15 1 0 0], L_0x142e248c0, L_0x15808ccd8;
L_0x142e24a80 .functor MUXZ 16, L_0x142e12500, L_0x142e24960, L_0x142e24820, C4<>;
S_0x155018770 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x155018600;
 .timescale -9 -12;
P_0x153aef260 .param/l "i" 1 4 317, +C4<01>;
v0x1550188e0_0 .net *"_ivl_1", 0 0, L_0x142e23ce0;  1 drivers
v0x155018970_0 .net *"_ivl_3", 15 0, L_0x142e23e20;  1 drivers
v0x155018a00_0 .net *"_ivl_5", 13 0, L_0x142e23d80;  1 drivers
L_0x15808cc00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155018a90_0 .net *"_ivl_7", 1 0, L_0x15808cc00;  1 drivers
L_0x142e23d80 .part L_0x142e24a80, 2, 14;
L_0x142e23e20 .concat [ 14 2 0 0], L_0x142e23d80, L_0x15808cc00;
L_0x142e23f00 .functor MUXZ 16, L_0x142e24a80, L_0x142e23e20, L_0x142e23ce0, C4<>;
S_0x155018b20 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x155018600;
 .timescale -9 -12;
P_0x153af3230 .param/l "i" 1 4 317, +C4<010>;
v0x155018c90_0 .net *"_ivl_1", 0 0, L_0x142e24060;  1 drivers
v0x155018d20_0 .net *"_ivl_3", 15 0, L_0x142e24220;  1 drivers
v0x155018db0_0 .net *"_ivl_5", 11 0, L_0x142e24180;  1 drivers
L_0x15808cc48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x155018e40_0 .net *"_ivl_7", 3 0, L_0x15808cc48;  1 drivers
L_0x142e24180 .part L_0x142e23f00, 4, 12;
L_0x142e24220 .concat [ 12 4 0 0], L_0x142e24180, L_0x15808cc48;
L_0x142e24340 .functor MUXZ 16, L_0x142e23f00, L_0x142e24220, L_0x142e24060, C4<>;
S_0x155018ed0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x155018600;
 .timescale -9 -12;
P_0x153ad1520 .param/l "i" 1 4 317, +C4<011>;
v0x155019040_0 .net *"_ivl_1", 0 0, L_0x142e24460;  1 drivers
v0x1550190d0_0 .net *"_ivl_3", 15 0, L_0x142e245e0;  1 drivers
v0x155019160_0 .net *"_ivl_5", 7 0, L_0x142e24500;  1 drivers
L_0x15808cc90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1550191f0_0 .net *"_ivl_7", 7 0, L_0x15808cc90;  1 drivers
L_0x142e24500 .part L_0x142e24340, 8, 8;
L_0x142e245e0 .concat [ 8 8 0 0], L_0x142e24500, L_0x15808cc90;
L_0x142e24700 .functor MUXZ 16, L_0x142e24340, L_0x142e245e0, L_0x142e24460, C4<>;
S_0x155019700 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x153ad8730 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x153ad8770 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x142e2e080 .functor BUFZ 51, L_0x142e2db40, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x15808d428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15501a400_0 .net *"_ivl_10", 0 0, L_0x15808d428;  1 drivers
v0x15501a490_0 .net *"_ivl_5", 0 0, L_0x142e2dc60;  1 drivers
v0x15501a520_0 .net *"_ivl_6", 50 0, L_0x142e2dda0;  1 drivers
v0x15501a5b0_0 .net *"_ivl_8", 49 0, L_0x142e2dd00;  1 drivers
v0x15501a640_0 .net "a", 50 0, L_0x142e2e170;  1 drivers
v0x15501a6d0_0 .net "b", 3 0, L_0x142e2cf60;  alias, 1 drivers
v0x15501a760_0 .net "c", 50 0, L_0x142e2e080;  alias, 1 drivers
v0x15501a7f0 .array "tmp", 0 3;
v0x15501a7f0_0 .net v0x15501a7f0 0, 50 0, L_0x142e2dee0; 1 drivers
v0x15501a7f0_1 .net v0x15501a7f0 1, 50 0, L_0x142e2d380; 1 drivers
v0x15501a7f0_2 .net v0x15501a7f0 2, 50 0, L_0x142e2d780; 1 drivers
v0x15501a7f0_3 .net v0x15501a7f0 3, 50 0, L_0x142e2db40; 1 drivers
L_0x142e2d0e0 .part L_0x142e2cf60, 1, 1;
L_0x142e2d4e0 .part L_0x142e2cf60, 2, 1;
L_0x142e2d8a0 .part L_0x142e2cf60, 3, 1;
L_0x142e2dc60 .part L_0x142e2cf60, 0, 1;
L_0x142e2dd00 .part L_0x142e2e170, 1, 50;
L_0x142e2dda0 .concat [ 50 1 0 0], L_0x142e2dd00, L_0x15808d428;
L_0x142e2dee0 .functor MUXZ 51, L_0x142e2e170, L_0x142e2dda0, L_0x142e2dc60, C4<>;
S_0x155019980 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x155019700;
 .timescale -9 -12;
P_0x153afe1d0 .param/l "i" 1 4 317, +C4<01>;
v0x155019870_0 .net *"_ivl_1", 0 0, L_0x142e2d0e0;  1 drivers
v0x155019af0_0 .net *"_ivl_3", 50 0, L_0x142e2d2a0;  1 drivers
v0x155019b80_0 .net *"_ivl_5", 48 0, L_0x142e2d200;  1 drivers
L_0x15808d350 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155019c10_0 .net *"_ivl_7", 1 0, L_0x15808d350;  1 drivers
L_0x142e2d200 .part L_0x142e2dee0, 2, 49;
L_0x142e2d2a0 .concat [ 49 2 0 0], L_0x142e2d200, L_0x15808d350;
L_0x142e2d380 .functor MUXZ 51, L_0x142e2dee0, L_0x142e2d2a0, L_0x142e2d0e0, C4<>;
S_0x155019ca0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x155019700;
 .timescale -9 -12;
P_0x153aec420 .param/l "i" 1 4 317, +C4<010>;
v0x155019e10_0 .net *"_ivl_1", 0 0, L_0x142e2d4e0;  1 drivers
v0x155019ea0_0 .net *"_ivl_3", 50 0, L_0x142e2d660;  1 drivers
v0x155019f30_0 .net *"_ivl_5", 46 0, L_0x142e2d580;  1 drivers
L_0x15808d398 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x155019fc0_0 .net *"_ivl_7", 3 0, L_0x15808d398;  1 drivers
L_0x142e2d580 .part L_0x142e2d380, 4, 47;
L_0x142e2d660 .concat [ 47 4 0 0], L_0x142e2d580, L_0x15808d398;
L_0x142e2d780 .functor MUXZ 51, L_0x142e2d380, L_0x142e2d660, L_0x142e2d4e0, C4<>;
S_0x15501a050 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x155019700;
 .timescale -9 -12;
P_0x153af58e0 .param/l "i" 1 4 317, +C4<011>;
v0x15501a1c0_0 .net *"_ivl_1", 0 0, L_0x142e2d8a0;  1 drivers
v0x15501a250_0 .net *"_ivl_3", 50 0, L_0x142e2da20;  1 drivers
v0x15501a2e0_0 .net *"_ivl_5", 42 0, L_0x142e2d940;  1 drivers
L_0x15808d3e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15501a370_0 .net *"_ivl_7", 7 0, L_0x15808d3e0;  1 drivers
L_0x142e2d940 .part L_0x142e2d780, 8, 43;
L_0x142e2da20 .concat [ 43 8 0 0], L_0x142e2d940, L_0x15808d3e0;
L_0x142e2db40 .functor MUXZ 51, L_0x142e2d780, L_0x142e2da20, L_0x142e2d8a0, C4<>;
S_0x15501a880 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x155017220;
 .timescale -9 -12;
L_0x15808bfa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15501a9f0_0 .net/2u *"_ivl_0", 0 0, L_0x15808bfa0;  1 drivers
L_0x142e12500 .concat [ 1 15 0 0], L_0x15808bfa0, L_0x142e22530;
S_0x15501aa80 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x155017220;
 .timescale -9 -12;
L_0x15808bfe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15501abf0_0 .net/2u *"_ivl_0", 0 0, L_0x15808bfe8;  1 drivers
L_0x142e125a0 .concat [ 1 15 0 0], L_0x15808bfe8, L_0x142e227a0;
S_0x15501ac80 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x155017220;
 .timescale -9 -12;
L_0x142e127a0 .functor NOT 1, L_0x142e126c0, C4<0>, C4<0>, C4<0>;
v0x15501adf0_0 .net *"_ivl_0", 0 0, L_0x142e126c0;  1 drivers
v0x15501ae80_0 .net *"_ivl_1", 0 0, L_0x142e127a0;  1 drivers
v0x15501af10_0 .net *"_ivl_3", 15 0, L_0x142e12850;  1 drivers
v0x15501afa0_0 .net *"_ivl_5", 0 0, L_0x142e12a40;  1 drivers
v0x15501b030_0 .net *"_ivl_6", 14 0, L_0x142e12980;  1 drivers
L_0x15808c030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15501b0c0_0 .net/2u *"_ivl_7", 0 0, L_0x15808c030;  1 drivers
LS_0x142e12850_0_0 .concat [ 1 1 1 1], L_0x142e127a0, L_0x142e127a0, L_0x142e127a0, L_0x142e127a0;
LS_0x142e12850_0_4 .concat [ 1 1 1 1], L_0x142e127a0, L_0x142e127a0, L_0x142e127a0, L_0x142e127a0;
LS_0x142e12850_0_8 .concat [ 1 1 1 1], L_0x142e127a0, L_0x142e127a0, L_0x142e127a0, L_0x142e127a0;
LS_0x142e12850_0_12 .concat [ 1 1 1 1], L_0x142e127a0, L_0x142e127a0, L_0x142e127a0, L_0x142e127a0;
L_0x142e12850 .concat [ 4 4 4 4], LS_0x142e12850_0_0, LS_0x142e12850_0_4, LS_0x142e12850_0_8, LS_0x142e12850_0_12;
LS_0x142e12d40_0_0 .concat [ 1 15 2 1], L_0x15808c030, L_0x142e12980, L_0x142e2bf30, L_0x142e12a40;
LS_0x142e12d40_0_4 .concat [ 16 0 0 0], L_0x142e12850;
L_0x142e12d40 .concat [ 19 16 0 0], LS_0x142e12d40_0_0, LS_0x142e12d40_0_4;
S_0x15501b150 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x155004ef0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x155004f30 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x155028060_0 .net "in", 15 0, L_0x142e258c0;  alias, 1 drivers
v0x155028130_0 .net "out", 3 0, L_0x142e2a330;  alias, 1 drivers
v0x155028200_0 .net "vld", 0 0, L_0x142e2a080;  1 drivers
S_0x15501b2c0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15501b150;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550064e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x155006520 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x155027ae0_0 .net "in", 15 0, L_0x142e258c0;  alias, 1 drivers
v0x155027ba0_0 .net "out", 3 0, L_0x142e2a330;  alias, 1 drivers
v0x155027c60_0 .net "vld", 0 0, L_0x142e2a080;  alias, 1 drivers
L_0x142e27c50 .part L_0x142e258c0, 0, 8;
L_0x142e29fe0 .part L_0x142e258c0, 8, 8;
S_0x15501b550 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15501b2c0;
 .timescale -9 -12;
L_0x142e2a080 .functor OR 1, L_0x142e27840, L_0x142e29bd0, C4<0>, C4<0>;
L_0x15808cff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550272e0_0 .net/2u *"_ivl_4", 0 0, L_0x15808cff0;  1 drivers
v0x1550273a0_0 .net *"_ivl_6", 3 0, L_0x142e2a130;  1 drivers
v0x155027440_0 .net *"_ivl_8", 3 0, L_0x142e2a210;  1 drivers
v0x1550274f0_0 .net "out_h", 2 0, L_0x142e29e80;  1 drivers
v0x1550275b0_0 .net "out_l", 2 0, L_0x142e27af0;  1 drivers
v0x155027680_0 .net "out_vh", 0 0, L_0x142e29bd0;  1 drivers
v0x155027730_0 .net "out_vl", 0 0, L_0x142e27840;  1 drivers
L_0x142e2a130 .concat [ 3 1 0 0], L_0x142e29e80, L_0x15808cff0;
L_0x142e2a210 .concat [ 3 1 0 0], L_0x142e27af0, L_0x142e27840;
L_0x142e2a330 .functor MUXZ 4, L_0x142e2a210, L_0x142e2a130, L_0x142e29bd0, C4<>;
S_0x15501b710 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15501b550;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15501b480 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15501b4c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155020d70_0 .net "in", 7 0, L_0x142e29fe0;  1 drivers
v0x155020e30_0 .net "out", 2 0, L_0x142e29e80;  alias, 1 drivers
v0x155020ee0_0 .net "vld", 0 0, L_0x142e29bd0;  alias, 1 drivers
L_0x142e28bc0 .part L_0x142e29fe0, 0, 4;
L_0x142e29af0 .part L_0x142e29fe0, 4, 4;
S_0x15501b9a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15501b710;
 .timescale -9 -12;
L_0x142e29bd0 .functor OR 1, L_0x142e287b0, L_0x142e296e0, C4<0>, C4<0>;
L_0x15808cfa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155020570_0 .net/2u *"_ivl_4", 0 0, L_0x15808cfa8;  1 drivers
v0x155020630_0 .net *"_ivl_6", 2 0, L_0x142e29c80;  1 drivers
v0x1550206d0_0 .net *"_ivl_8", 2 0, L_0x142e29d60;  1 drivers
v0x155020780_0 .net "out_h", 1 0, L_0x142e29990;  1 drivers
v0x155020840_0 .net "out_l", 1 0, L_0x142e28a60;  1 drivers
v0x155020910_0 .net "out_vh", 0 0, L_0x142e296e0;  1 drivers
v0x1550209c0_0 .net "out_vl", 0 0, L_0x142e287b0;  1 drivers
L_0x142e29c80 .concat [ 2 1 0 0], L_0x142e29990, L_0x15808cfa8;
L_0x142e29d60 .concat [ 2 1 0 0], L_0x142e28a60, L_0x142e287b0;
L_0x142e29e80 .functor MUXZ 3, L_0x142e29d60, L_0x142e29c80, L_0x142e296e0, C4<>;
S_0x15501bb60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15501b9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15501b8d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15501b910 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15501db80_0 .net "in", 3 0, L_0x142e29af0;  1 drivers
v0x15501dc10_0 .net "out", 1 0, L_0x142e29990;  alias, 1 drivers
v0x15501dca0_0 .net "vld", 0 0, L_0x142e296e0;  alias, 1 drivers
L_0x142e290a0 .part L_0x142e29af0, 0, 2;
L_0x142e295c0 .part L_0x142e29af0, 2, 2;
S_0x15501bdf0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15501bb60;
 .timescale -9 -12;
L_0x142e296e0 .functor OR 1, L_0x142e28c60, L_0x142e291c0, C4<0>, C4<0>;
L_0x15808cf60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15501d4b0_0 .net/2u *"_ivl_4", 0 0, L_0x15808cf60;  1 drivers
v0x15501d540_0 .net *"_ivl_6", 1 0, L_0x142e29790;  1 drivers
v0x15501d5d0_0 .net *"_ivl_8", 1 0, L_0x142e29870;  1 drivers
v0x15501d660_0 .net "out_h", 0 0, L_0x142e29490;  1 drivers
v0x15501d6f0_0 .net "out_l", 0 0, L_0x142e28f70;  1 drivers
v0x15501d780_0 .net "out_vh", 0 0, L_0x142e291c0;  1 drivers
v0x15501d810_0 .net "out_vl", 0 0, L_0x142e28c60;  1 drivers
L_0x142e29790 .concat [ 1 1 0 0], L_0x142e29490, L_0x15808cf60;
L_0x142e29870 .concat [ 1 1 0 0], L_0x142e28f70, L_0x142e28c60;
L_0x142e29990 .functor MUXZ 2, L_0x142e29870, L_0x142e29790, L_0x142e291c0, C4<>;
S_0x15501bfb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15501bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15501bd20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15501bd60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15501c840_0 .net "in", 1 0, L_0x142e295c0;  1 drivers
v0x15501c8d0_0 .net "out", 0 0, L_0x142e29490;  alias, 1 drivers
v0x15501c960_0 .net "vld", 0 0, L_0x142e291c0;  alias, 1 drivers
L_0x142e29260 .part L_0x142e295c0, 1, 1;
L_0x142e293f0 .part L_0x142e295c0, 0, 1;
S_0x15501c240 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15501bfb0;
 .timescale -9 -12;
L_0x142e29340 .functor NOT 1, L_0x142e29260, C4<0>, C4<0>, C4<0>;
L_0x142e29490 .functor AND 1, L_0x142e29340, L_0x142e293f0, C4<1>, C4<1>;
v0x15501c400_0 .net *"_ivl_2", 0 0, L_0x142e29260;  1 drivers
v0x15501c490_0 .net *"_ivl_3", 0 0, L_0x142e29340;  1 drivers
v0x15501c520_0 .net *"_ivl_5", 0 0, L_0x142e293f0;  1 drivers
L_0x142e291c0 .reduce/or L_0x142e295c0;
S_0x15501c5b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15501bfb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15501c5b0
v0x15501c7b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15501c7b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15501c7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_204.438 ;
    %load/vec4 v0x15501c7b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_204.439, 5;
    %load/vec4 v0x15501c7b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15501c7b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_204.438;
T_204.439 ;
    %end;
S_0x15501c9f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15501bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15501cbb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15501cbf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15501d300_0 .net "in", 1 0, L_0x142e290a0;  1 drivers
v0x15501d390_0 .net "out", 0 0, L_0x142e28f70;  alias, 1 drivers
v0x15501d420_0 .net "vld", 0 0, L_0x142e28c60;  alias, 1 drivers
L_0x142e28d40 .part L_0x142e290a0, 1, 1;
L_0x142e28ed0 .part L_0x142e290a0, 0, 1;
S_0x15501cd00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15501c9f0;
 .timescale -9 -12;
L_0x142e28e20 .functor NOT 1, L_0x142e28d40, C4<0>, C4<0>, C4<0>;
L_0x142e28f70 .functor AND 1, L_0x142e28e20, L_0x142e28ed0, C4<1>, C4<1>;
v0x15501cec0_0 .net *"_ivl_2", 0 0, L_0x142e28d40;  1 drivers
v0x15501cf50_0 .net *"_ivl_3", 0 0, L_0x142e28e20;  1 drivers
v0x15501cfe0_0 .net *"_ivl_5", 0 0, L_0x142e28ed0;  1 drivers
L_0x142e28c60 .reduce/or L_0x142e290a0;
S_0x15501d070 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15501c9f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15501d070
v0x15501d270_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15501d270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15501d270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_205.440 ;
    %load/vec4 v0x15501d270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_205.441, 5;
    %load/vec4 v0x15501d270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15501d270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_205.440;
T_205.441 ;
    %end;
S_0x15501d8a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15501bb60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15501d8a0
v0x15501daf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15501daf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15501daf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_206.442 ;
    %load/vec4 v0x15501daf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_206.443, 5;
    %load/vec4 v0x15501daf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15501daf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_206.442;
T_206.443 ;
    %end;
S_0x15501dd30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15501b9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15501def0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15501df30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155020300_0 .net "in", 3 0, L_0x142e28bc0;  1 drivers
v0x1550203c0_0 .net "out", 1 0, L_0x142e28a60;  alias, 1 drivers
v0x155020470_0 .net "vld", 0 0, L_0x142e287b0;  alias, 1 drivers
L_0x142e28170 .part L_0x142e28bc0, 0, 2;
L_0x142e28690 .part L_0x142e28bc0, 2, 2;
S_0x15501e040 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15501dd30;
 .timescale -9 -12;
L_0x142e287b0 .functor OR 1, L_0x142e27d70, L_0x142e28290, C4<0>, C4<0>;
L_0x15808cf18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15501fb00_0 .net/2u *"_ivl_4", 0 0, L_0x15808cf18;  1 drivers
v0x15501fbc0_0 .net *"_ivl_6", 1 0, L_0x142e28860;  1 drivers
v0x15501fc60_0 .net *"_ivl_8", 1 0, L_0x142e28940;  1 drivers
v0x15501fd10_0 .net "out_h", 0 0, L_0x142e28560;  1 drivers
v0x15501fdd0_0 .net "out_l", 0 0, L_0x142e28040;  1 drivers
v0x15501fea0_0 .net "out_vh", 0 0, L_0x142e28290;  1 drivers
v0x15501ff50_0 .net "out_vl", 0 0, L_0x142e27d70;  1 drivers
L_0x142e28860 .concat [ 1 1 0 0], L_0x142e28560, L_0x15808cf18;
L_0x142e28940 .concat [ 1 1 0 0], L_0x142e28040, L_0x142e27d70;
L_0x142e28a60 .functor MUXZ 2, L_0x142e28940, L_0x142e28860, L_0x142e28290, C4<>;
S_0x15501e200 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15501e040;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15501df70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15501dfb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15501eba0_0 .net "in", 1 0, L_0x142e28690;  1 drivers
v0x15501ec60_0 .net "out", 0 0, L_0x142e28560;  alias, 1 drivers
v0x15501ed10_0 .net "vld", 0 0, L_0x142e28290;  alias, 1 drivers
L_0x142e28330 .part L_0x142e28690, 1, 1;
L_0x142e284c0 .part L_0x142e28690, 0, 1;
S_0x15501e4f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15501e200;
 .timescale -9 -12;
L_0x142e28410 .functor NOT 1, L_0x142e28330, C4<0>, C4<0>, C4<0>;
L_0x142e28560 .functor AND 1, L_0x142e28410, L_0x142e284c0, C4<1>, C4<1>;
v0x15501e6c0_0 .net *"_ivl_2", 0 0, L_0x142e28330;  1 drivers
v0x15501e780_0 .net *"_ivl_3", 0 0, L_0x142e28410;  1 drivers
v0x15501e820_0 .net *"_ivl_5", 0 0, L_0x142e284c0;  1 drivers
L_0x142e28290 .reduce/or L_0x142e28690;
S_0x15501e8b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15501e200;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15501e8b0
v0x15501eb00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15501eb00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15501eb00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_207.444 ;
    %load/vec4 v0x15501eb00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_207.445, 5;
    %load/vec4 v0x15501eb00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15501eb00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_207.444;
T_207.445 ;
    %end;
S_0x15501ee10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15501e040;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15501efe0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15501f020 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15501f890_0 .net "in", 1 0, L_0x142e28170;  1 drivers
v0x15501f950_0 .net "out", 0 0, L_0x142e28040;  alias, 1 drivers
v0x15501fa00_0 .net "vld", 0 0, L_0x142e27d70;  alias, 1 drivers
L_0x142e27e10 .part L_0x142e28170, 1, 1;
L_0x142e27fa0 .part L_0x142e28170, 0, 1;
S_0x15501f1f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15501ee10;
 .timescale -9 -12;
L_0x142e27ef0 .functor NOT 1, L_0x142e27e10, C4<0>, C4<0>, C4<0>;
L_0x142e28040 .functor AND 1, L_0x142e27ef0, L_0x142e27fa0, C4<1>, C4<1>;
v0x15501f3b0_0 .net *"_ivl_2", 0 0, L_0x142e27e10;  1 drivers
v0x15501f470_0 .net *"_ivl_3", 0 0, L_0x142e27ef0;  1 drivers
v0x15501f510_0 .net *"_ivl_5", 0 0, L_0x142e27fa0;  1 drivers
L_0x142e27d70 .reduce/or L_0x142e28170;
S_0x15501f5a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15501ee10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15501f5a0
v0x15501f7f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15501f7f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15501f7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_208.446 ;
    %load/vec4 v0x15501f7f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_208.447, 5;
    %load/vec4 v0x15501f7f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15501f7f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_208.446;
T_208.447 ;
    %end;
S_0x155020000 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15501dd30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155020000
v0x155020250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155020250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155020250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_209.448 ;
    %load/vec4 v0x155020250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_209.449, 5;
    %load/vec4 v0x155020250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155020250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_209.448;
T_209.449 ;
    %end;
S_0x155020a70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15501b710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155020a70
v0x155020cc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x155020cc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155020cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_210.450 ;
    %load/vec4 v0x155020cc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_210.451, 5;
    %load/vec4 v0x155020cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155020cc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_210.450;
T_210.451 ;
    %end;
S_0x155020fe0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15501b550;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550211b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1550211f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155027070_0 .net "in", 7 0, L_0x142e27c50;  1 drivers
v0x155027130_0 .net "out", 2 0, L_0x142e27af0;  alias, 1 drivers
v0x1550271e0_0 .net "vld", 0 0, L_0x142e27840;  alias, 1 drivers
L_0x142e26830 .part L_0x142e27c50, 0, 4;
L_0x142e27760 .part L_0x142e27c50, 4, 4;
S_0x1550213c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155020fe0;
 .timescale -9 -12;
L_0x142e27840 .functor OR 1, L_0x142e26420, L_0x142e27350, C4<0>, C4<0>;
L_0x15808ced0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155026870_0 .net/2u *"_ivl_4", 0 0, L_0x15808ced0;  1 drivers
v0x155026930_0 .net *"_ivl_6", 2 0, L_0x142e278f0;  1 drivers
v0x1550269d0_0 .net *"_ivl_8", 2 0, L_0x142e279d0;  1 drivers
v0x155026a80_0 .net "out_h", 1 0, L_0x142e27600;  1 drivers
v0x155026b40_0 .net "out_l", 1 0, L_0x142e266d0;  1 drivers
v0x155026c10_0 .net "out_vh", 0 0, L_0x142e27350;  1 drivers
v0x155026cc0_0 .net "out_vl", 0 0, L_0x142e26420;  1 drivers
L_0x142e278f0 .concat [ 2 1 0 0], L_0x142e27600, L_0x15808ced0;
L_0x142e279d0 .concat [ 2 1 0 0], L_0x142e266d0, L_0x142e26420;
L_0x142e27af0 .functor MUXZ 3, L_0x142e279d0, L_0x142e278f0, L_0x142e27350, C4<>;
S_0x155021580 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1550213c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155021270 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1550212b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155023c60_0 .net "in", 3 0, L_0x142e27760;  1 drivers
v0x155023d20_0 .net "out", 1 0, L_0x142e27600;  alias, 1 drivers
v0x155023dd0_0 .net "vld", 0 0, L_0x142e27350;  alias, 1 drivers
L_0x142e26d10 .part L_0x142e27760, 0, 2;
L_0x142e27230 .part L_0x142e27760, 2, 2;
S_0x155021900 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155021580;
 .timescale -9 -12;
L_0x142e27350 .functor OR 1, L_0x142e268d0, L_0x142e26e30, C4<0>, C4<0>;
L_0x15808ce88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155023460_0 .net/2u *"_ivl_4", 0 0, L_0x15808ce88;  1 drivers
v0x155023520_0 .net *"_ivl_6", 1 0, L_0x142e27400;  1 drivers
v0x1550235c0_0 .net *"_ivl_8", 1 0, L_0x142e274e0;  1 drivers
v0x155023670_0 .net "out_h", 0 0, L_0x142e27100;  1 drivers
v0x155023730_0 .net "out_l", 0 0, L_0x142e26be0;  1 drivers
v0x155023800_0 .net "out_vh", 0 0, L_0x142e26e30;  1 drivers
v0x1550238b0_0 .net "out_vl", 0 0, L_0x142e268d0;  1 drivers
L_0x142e27400 .concat [ 1 1 0 0], L_0x142e27100, L_0x15808ce88;
L_0x142e274e0 .concat [ 1 1 0 0], L_0x142e26be0, L_0x142e268d0;
L_0x142e27600 .functor MUXZ 2, L_0x142e274e0, L_0x142e27400, L_0x142e26e30, C4<>;
S_0x155021ad0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155021900;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155021790 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1550217d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155022500_0 .net "in", 1 0, L_0x142e27230;  1 drivers
v0x1550225c0_0 .net "out", 0 0, L_0x142e27100;  alias, 1 drivers
v0x155022670_0 .net "vld", 0 0, L_0x142e26e30;  alias, 1 drivers
L_0x142e26ed0 .part L_0x142e27230, 1, 1;
L_0x142e27060 .part L_0x142e27230, 0, 1;
S_0x155021e50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155021ad0;
 .timescale -9 -12;
L_0x142e26fb0 .functor NOT 1, L_0x142e26ed0, C4<0>, C4<0>, C4<0>;
L_0x142e27100 .functor AND 1, L_0x142e26fb0, L_0x142e27060, C4<1>, C4<1>;
v0x155022020_0 .net *"_ivl_2", 0 0, L_0x142e26ed0;  1 drivers
v0x1550220e0_0 .net *"_ivl_3", 0 0, L_0x142e26fb0;  1 drivers
v0x155022180_0 .net *"_ivl_5", 0 0, L_0x142e27060;  1 drivers
L_0x142e26e30 .reduce/or L_0x142e27230;
S_0x155022210 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155021ad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155022210
v0x155022460_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155022460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155022460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_211.452 ;
    %load/vec4 v0x155022460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_211.453, 5;
    %load/vec4 v0x155022460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155022460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_211.452;
T_211.453 ;
    %end;
S_0x155022770 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155021900;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155022940 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155022980 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1550231f0_0 .net "in", 1 0, L_0x142e26d10;  1 drivers
v0x1550232b0_0 .net "out", 0 0, L_0x142e26be0;  alias, 1 drivers
v0x155023360_0 .net "vld", 0 0, L_0x142e268d0;  alias, 1 drivers
L_0x142e269b0 .part L_0x142e26d10, 1, 1;
L_0x142e26b40 .part L_0x142e26d10, 0, 1;
S_0x155022b50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155022770;
 .timescale -9 -12;
L_0x142e26a90 .functor NOT 1, L_0x142e269b0, C4<0>, C4<0>, C4<0>;
L_0x142e26be0 .functor AND 1, L_0x142e26a90, L_0x142e26b40, C4<1>, C4<1>;
v0x155022d10_0 .net *"_ivl_2", 0 0, L_0x142e269b0;  1 drivers
v0x155022dd0_0 .net *"_ivl_3", 0 0, L_0x142e26a90;  1 drivers
v0x155022e70_0 .net *"_ivl_5", 0 0, L_0x142e26b40;  1 drivers
L_0x142e268d0 .reduce/or L_0x142e26d10;
S_0x155022f00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155022770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155022f00
v0x155023150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155023150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155023150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_212.454 ;
    %load/vec4 v0x155023150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_212.455, 5;
    %load/vec4 v0x155023150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155023150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_212.454;
T_212.455 ;
    %end;
S_0x155023960 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155021580;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155023960
v0x155023bb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155023bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155023bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_213.456 ;
    %load/vec4 v0x155023bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_213.457, 5;
    %load/vec4 v0x155023bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155023bb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_213.456;
T_213.457 ;
    %end;
S_0x155023ed0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1550213c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550240a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1550240e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155026600_0 .net "in", 3 0, L_0x142e26830;  1 drivers
v0x1550266c0_0 .net "out", 1 0, L_0x142e266d0;  alias, 1 drivers
v0x155026770_0 .net "vld", 0 0, L_0x142e26420;  alias, 1 drivers
L_0x142e25de0 .part L_0x142e26830, 0, 2;
L_0x142e26300 .part L_0x142e26830, 2, 2;
S_0x1550242b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155023ed0;
 .timescale -9 -12;
L_0x142e26420 .functor OR 1, L_0x142e25770, L_0x142e25f00, C4<0>, C4<0>;
L_0x15808ce40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155025e00_0 .net/2u *"_ivl_4", 0 0, L_0x15808ce40;  1 drivers
v0x155025ec0_0 .net *"_ivl_6", 1 0, L_0x142e264d0;  1 drivers
v0x155025f60_0 .net *"_ivl_8", 1 0, L_0x142e265b0;  1 drivers
v0x155026010_0 .net "out_h", 0 0, L_0x142e261d0;  1 drivers
v0x1550260d0_0 .net "out_l", 0 0, L_0x142e25cb0;  1 drivers
v0x1550261a0_0 .net "out_vh", 0 0, L_0x142e25f00;  1 drivers
v0x155026250_0 .net "out_vl", 0 0, L_0x142e25770;  1 drivers
L_0x142e264d0 .concat [ 1 1 0 0], L_0x142e261d0, L_0x15808ce40;
L_0x142e265b0 .concat [ 1 1 0 0], L_0x142e25cb0, L_0x142e25770;
L_0x142e266d0 .functor MUXZ 2, L_0x142e265b0, L_0x142e264d0, L_0x142e25f00, C4<>;
S_0x155024470 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1550242b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155024160 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1550241a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155024ea0_0 .net "in", 1 0, L_0x142e26300;  1 drivers
v0x155024f60_0 .net "out", 0 0, L_0x142e261d0;  alias, 1 drivers
v0x155025010_0 .net "vld", 0 0, L_0x142e25f00;  alias, 1 drivers
L_0x142e25fa0 .part L_0x142e26300, 1, 1;
L_0x142e26130 .part L_0x142e26300, 0, 1;
S_0x1550247f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155024470;
 .timescale -9 -12;
L_0x142e26080 .functor NOT 1, L_0x142e25fa0, C4<0>, C4<0>, C4<0>;
L_0x142e261d0 .functor AND 1, L_0x142e26080, L_0x142e26130, C4<1>, C4<1>;
v0x1550249c0_0 .net *"_ivl_2", 0 0, L_0x142e25fa0;  1 drivers
v0x155024a80_0 .net *"_ivl_3", 0 0, L_0x142e26080;  1 drivers
v0x155024b20_0 .net *"_ivl_5", 0 0, L_0x142e26130;  1 drivers
L_0x142e25f00 .reduce/or L_0x142e26300;
S_0x155024bb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155024470;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155024bb0
v0x155024e00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155024e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155024e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_214.458 ;
    %load/vec4 v0x155024e00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_214.459, 5;
    %load/vec4 v0x155024e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155024e00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_214.458;
T_214.459 ;
    %end;
S_0x155025110 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1550242b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550252e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155025320 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155025b90_0 .net "in", 1 0, L_0x142e25de0;  1 drivers
v0x155025c50_0 .net "out", 0 0, L_0x142e25cb0;  alias, 1 drivers
v0x155025d00_0 .net "vld", 0 0, L_0x142e25770;  alias, 1 drivers
L_0x142e25ac0 .part L_0x142e25de0, 1, 1;
L_0x142e25c10 .part L_0x142e25de0, 0, 1;
S_0x1550254f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155025110;
 .timescale -9 -12;
L_0x142e25b60 .functor NOT 1, L_0x142e25ac0, C4<0>, C4<0>, C4<0>;
L_0x142e25cb0 .functor AND 1, L_0x142e25b60, L_0x142e25c10, C4<1>, C4<1>;
v0x1550256b0_0 .net *"_ivl_2", 0 0, L_0x142e25ac0;  1 drivers
v0x155025770_0 .net *"_ivl_3", 0 0, L_0x142e25b60;  1 drivers
v0x155025810_0 .net *"_ivl_5", 0 0, L_0x142e25c10;  1 drivers
L_0x142e25770 .reduce/or L_0x142e25de0;
S_0x1550258a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155025110;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550258a0
v0x155025af0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155025af0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155025af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_215.460 ;
    %load/vec4 v0x155025af0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_215.461, 5;
    %load/vec4 v0x155025af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155025af0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_215.460;
T_215.461 ;
    %end;
S_0x155026300 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155023ed0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155026300
v0x155026550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155026550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155026550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_216.462 ;
    %load/vec4 v0x155026550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_216.463, 5;
    %load/vec4 v0x155026550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155026550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_216.462;
T_216.463 ;
    %end;
S_0x155026d70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155020fe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155026d70
v0x155026fc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x155026fc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155026fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_217.464 ;
    %load/vec4 v0x155026fc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_217.465, 5;
    %load/vec4 v0x155026fc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155026fc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_217.464;
T_217.465 ;
    %end;
S_0x1550277e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15501b2c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550277e0
v0x155027a30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x155027a30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155027a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_218.466 ;
    %load/vec4 v0x155027a30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_218.467, 5;
    %load/vec4 v0x155027a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155027a30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_218.466;
T_218.467 ;
    %end;
S_0x155027d50 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15501b150;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155027d50
v0x155027fb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x155027fb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155027fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_219.468 ;
    %load/vec4 v0x155027fb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_219.469, 5;
    %load/vec4 v0x155027fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155027fb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_219.468;
T_219.469 ;
    %end;
S_0x1550282c0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x155017220;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550282c0
v0x155028530_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x155028530_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155028530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_220.470 ;
    %load/vec4 v0x155028530_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_220.471, 5;
    %load/vec4 v0x155028530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155028530_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_220.470;
T_220.471 ;
    %end;
S_0x1550285e0 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x153ad6050 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x15808d1a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155028e70_0 .net/2u *"_ivl_0", 0 0, L_0x15808d1a0;  1 drivers
L_0x15808d1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155028f30_0 .net/2u *"_ivl_4", 0 0, L_0x15808d1e8;  1 drivers
v0x155028fd0_0 .net "a", 6 0, L_0x142e2be10;  1 drivers
v0x155029080_0 .net "ain", 7 0, L_0x142e2ba50;  1 drivers
v0x155029140_0 .net "b", 6 0, L_0x142e2b8d0;  1 drivers
v0x155029220_0 .net "bin", 7 0, L_0x142e2bb70;  1 drivers
v0x1550292c0_0 .net "c", 7 0, L_0x142e2bc90;  alias, 1 drivers
L_0x142e2ba50 .concat [ 7 1 0 0], L_0x142e2be10, L_0x15808d1a0;
L_0x142e2bb70 .concat [ 7 1 0 0], L_0x142e2b8d0, L_0x15808d1e8;
S_0x155028990 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x1550285e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x155028b60 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x155028860_0 .net "a", 7 0, L_0x142e2ba50;  alias, 1 drivers
v0x155028cb0_0 .net "b", 7 0, L_0x142e2bb70;  alias, 1 drivers
v0x155028d60_0 .net "c", 7 0, L_0x142e2bc90;  alias, 1 drivers
L_0x142e2bc90 .arith/sub 8, L_0x142e2ba50, L_0x142e2bb70;
S_0x1550293b0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x155029570 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x15808c978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550296e0_0 .net/2u *"_ivl_0", 0 0, L_0x15808c978;  1 drivers
v0x1550297a0_0 .net *"_ivl_11", 4 0, L_0x142e22b00;  1 drivers
v0x155029840_0 .net *"_ivl_2", 4 0, L_0x142e22940;  1 drivers
L_0x15808c9c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550298d0_0 .net/2u *"_ivl_4", 0 0, L_0x15808c9c0;  1 drivers
v0x155029960_0 .net *"_ivl_6", 4 0, L_0x142e229e0;  1 drivers
L_0x15808ca08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x155029a30_0 .net *"_ivl_8", 4 0, L_0x15808ca08;  1 drivers
v0x155029ae0_0 .net "rc", 0 0, L_0x142e21fe0;  alias, 1 drivers
v0x155029b80_0 .net "regime", 3 0, L_0x142e221d0;  alias, 1 drivers
v0x155029c30_0 .net "regime_N", 4 0, L_0x142e22c00;  alias, 1 drivers
L_0x142e22940 .concat [ 4 1 0 0], L_0x142e221d0, L_0x15808c978;
L_0x142e229e0 .concat [ 4 1 0 0], L_0x142e221d0, L_0x15808c9c0;
L_0x142e22b00 .arith/sub 5, L_0x15808ca08, L_0x142e229e0;
L_0x142e22c00 .functor MUXZ 5, L_0x142e22b00, L_0x142e22940, L_0x142e21fe0, C4<>;
S_0x155029d90 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x1550299f0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x15808ca50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15502a080_0 .net/2u *"_ivl_0", 0 0, L_0x15808ca50;  1 drivers
v0x15502a140_0 .net *"_ivl_11", 4 0, L_0x142e22f60;  1 drivers
v0x15502a1e0_0 .net *"_ivl_2", 4 0, L_0x142e22d60;  1 drivers
L_0x15808ca98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15502a270_0 .net/2u *"_ivl_4", 0 0, L_0x15808ca98;  1 drivers
v0x15502a300_0 .net *"_ivl_6", 4 0, L_0x142e22e40;  1 drivers
L_0x15808cae0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15502a3d0_0 .net *"_ivl_8", 4 0, L_0x15808cae0;  1 drivers
v0x15502a480_0 .net "rc", 0 0, L_0x142e21d30;  alias, 1 drivers
v0x15502a520_0 .net "regime", 3 0, L_0x142e22080;  alias, 1 drivers
v0x15502a5d0_0 .net "regime_N", 4 0, L_0x142e230a0;  alias, 1 drivers
L_0x142e22d60 .concat [ 4 1 0 0], L_0x142e22080, L_0x15808ca50;
L_0x142e22e40 .concat [ 4 1 0 0], L_0x142e22080, L_0x15808ca98;
L_0x142e22f60 .arith/sub 5, L_0x15808cae0, L_0x142e22e40;
L_0x142e230a0 .functor MUXZ 5, L_0x142e22f60, L_0x142e22d60, L_0x142e21d30, C4<>;
S_0x15502a730 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x15502a390 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x15502a930_0 .net *"_ivl_0", 7 0, L_0x142e2b970;  1 drivers
L_0x15808d278 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x15502aa70_0 .net *"_ivl_3", 6 0, L_0x15808d278;  1 drivers
v0x15502ab20_0 .net "a", 7 0, L_0x142e2bc90;  alias, 1 drivers
v0x15502ac10_0 .net "c", 7 0, L_0x142e2c0c0;  alias, 1 drivers
v0x15502acc0_0 .net "mant_ovf", 0 0, L_0x142e2c240;  1 drivers
L_0x142e2b970 .concat [ 1 7 0 0], L_0x142e2c240, L_0x15808d278;
L_0x142e2c0c0 .arith/sum 8, L_0x142e2bc90, L_0x142e2b970;
S_0x15502adb0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x15502af70 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x15502cb50_0 .net "a", 15 0, L_0x142e125a0;  alias, 1 drivers
v0x15502cc40_0 .net "b", 15 0, L_0x142e24c20;  alias, 1 drivers
v0x15502ccd0_0 .net "c", 16 0, L_0x142e25310;  alias, 1 drivers
v0x15502cd60_0 .net "c_add", 16 0, L_0x142e24f10;  1 drivers
v0x15502ce40_0 .net "c_sub", 16 0, L_0x142e25210;  1 drivers
v0x15502cf50_0 .net "op", 0 0, L_0x142e21e30;  alias, 1 drivers
L_0x142e25310 .functor MUXZ 17, L_0x142e25210, L_0x142e24f10, L_0x142e21e30, C4<>;
S_0x15502b0f0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x15502adb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15502b2c0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x15808cd20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15502b8b0_0 .net/2u *"_ivl_0", 0 0, L_0x15808cd20;  1 drivers
L_0x15808cd68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15502b970_0 .net/2u *"_ivl_4", 0 0, L_0x15808cd68;  1 drivers
v0x15502ba10_0 .net "a", 15 0, L_0x142e125a0;  alias, 1 drivers
v0x15502bac0_0 .net "ain", 16 0, L_0x142e24cd0;  1 drivers
v0x15502bb80_0 .net "b", 15 0, L_0x142e24c20;  alias, 1 drivers
v0x15502bc50_0 .net "bin", 16 0, L_0x142e24df0;  1 drivers
v0x15502bd00_0 .net "c", 16 0, L_0x142e24f10;  alias, 1 drivers
L_0x142e24cd0 .concat [ 16 1 0 0], L_0x142e125a0, L_0x15808cd20;
L_0x142e24df0 .concat [ 16 1 0 0], L_0x142e24c20, L_0x15808cd68;
S_0x15502b3d0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15502b0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15502b5a0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x15502b6b0_0 .net "a", 16 0, L_0x142e24cd0;  alias, 1 drivers
v0x15502b770_0 .net "b", 16 0, L_0x142e24df0;  alias, 1 drivers
v0x15502b810_0 .net "c", 16 0, L_0x142e24f10;  alias, 1 drivers
L_0x142e24f10 .arith/sum 17, L_0x142e24cd0, L_0x142e24df0;
S_0x15502bdf0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x15502adb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15502bfc0 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x15808cdb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15502c600_0 .net/2u *"_ivl_0", 0 0, L_0x15808cdb0;  1 drivers
L_0x15808cdf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15502c6c0_0 .net/2u *"_ivl_4", 0 0, L_0x15808cdf8;  1 drivers
v0x15502c760_0 .net "a", 15 0, L_0x142e125a0;  alias, 1 drivers
v0x15502c830_0 .net "ain", 16 0, L_0x142e25010;  1 drivers
v0x15502c8e0_0 .net "b", 15 0, L_0x142e24c20;  alias, 1 drivers
v0x15502c9f0_0 .net "bin", 16 0, L_0x142e250f0;  1 drivers
v0x15502ca80_0 .net "c", 16 0, L_0x142e25210;  alias, 1 drivers
L_0x142e25010 .concat [ 16 1 0 0], L_0x142e125a0, L_0x15808cdb0;
L_0x142e250f0 .concat [ 16 1 0 0], L_0x142e24c20, L_0x15808cdf8;
S_0x15502c130 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15502bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15502c2f0 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x15502c400_0 .net "a", 16 0, L_0x142e25010;  alias, 1 drivers
v0x15502c4c0_0 .net "b", 16 0, L_0x142e250f0;  alias, 1 drivers
v0x15502c560_0 .net "c", 16 0, L_0x142e25210;  alias, 1 drivers
L_0x142e25210 .arith/sub 17, L_0x142e25010, L_0x142e250f0;
S_0x15502d000 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15502d1c0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x15808d500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15502d810_0 .net/2u *"_ivl_0", 0 0, L_0x15808d500;  1 drivers
L_0x15808d548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15502d8d0_0 .net/2u *"_ivl_4", 0 0, L_0x15808d548;  1 drivers
v0x15502d970_0 .net "a", 15 0, L_0x142e2f130;  1 drivers
v0x15502da20_0 .net "ain", 16 0, L_0x142e2e4c0;  1 drivers
v0x15502dae0_0 .net "b", 15 0, L_0x142e2ea60;  alias, 1 drivers
v0x15502dbc0_0 .net "bin", 16 0, L_0x142e2e5e0;  1 drivers
v0x15502dc60_0 .net "c", 16 0, L_0x142e2f030;  alias, 1 drivers
L_0x142e2e4c0 .concat [ 16 1 0 0], L_0x142e2f130, L_0x15808d500;
L_0x142e2e5e0 .concat [ 16 1 0 0], L_0x142e2ea60, L_0x15808d548;
S_0x15502d330 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15502d000;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15502d500 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x15502d610_0 .net "a", 16 0, L_0x142e2e4c0;  alias, 1 drivers
v0x15502d6d0_0 .net "b", 16 0, L_0x142e2e5e0;  alias, 1 drivers
v0x15502d770_0 .net "c", 16 0, L_0x142e2f030;  alias, 1 drivers
L_0x142e2f030 .arith/sum 17, L_0x142e2e4c0, L_0x142e2e5e0;
S_0x15502dd50 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x15502df10 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x15502df50 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x15502df90 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x142e14630 .functor BUFZ 16, L_0x142e14260, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x142e147c0 .functor NOT 16, L_0x142e14630, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808c300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142e19520 .functor XOR 1, L_0x142e146a0, L_0x15808c300, C4<0>, C4<0>;
v0x15503dd00_0 .net/2u *"_ivl_10", 0 0, L_0x15808c300;  1 drivers
v0x15503ddb0_0 .net *"_ivl_12", 0 0, L_0x142e19520;  1 drivers
L_0x15808c348 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x15503de60_0 .net/2u *"_ivl_16", 3 0, L_0x15808c348;  1 drivers
v0x15503df20_0 .net *"_ivl_18", 3 0, L_0x142e19770;  1 drivers
v0x15503dfd0_0 .net *"_ivl_23", 13 0, L_0x142e1aa60;  1 drivers
L_0x15808c4b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15503e0c0_0 .net/2u *"_ivl_24", 1 0, L_0x15808c4b0;  1 drivers
v0x15503e170_0 .net *"_ivl_4", 15 0, L_0x142e147c0;  1 drivers
v0x15503e220_0 .net *"_ivl_9", 14 0, L_0x142e19480;  1 drivers
v0x15503e2d0_0 .net "exp", 1 0, L_0x142e1ac60;  alias, 1 drivers
v0x15503e3e0_0 .net "in", 15 0, L_0x142e14260;  alias, 1 drivers
v0x15503e490_0 .net "k", 3 0, L_0x142e192e0;  1 drivers
v0x15503e530_0 .net "mant", 13 0, L_0x142e1ad90;  alias, 1 drivers
v0x15503e5e0_0 .net "rc", 0 0, L_0x142e146a0;  alias, 1 drivers
v0x15503e680_0 .net "regime", 3 0, L_0x142e19870;  alias, 1 drivers
v0x15503e730_0 .net "xin", 15 0, L_0x142e14630;  1 drivers
v0x15503e7e0_0 .net "xin_r", 15 0, L_0x142e14830;  1 drivers
v0x15503e890_0 .net "xin_tmp", 15 0, L_0x142e1a970;  1 drivers
L_0x142e146a0 .part L_0x142e14630, 14, 1;
L_0x142e14830 .functor MUXZ 16, L_0x142e14630, L_0x142e147c0, L_0x142e146a0, C4<>;
L_0x142e19480 .part L_0x142e14830, 0, 15;
L_0x142e19610 .concat [ 1 15 0 0], L_0x142e19520, L_0x142e19480;
L_0x142e19770 .arith/sub 4, L_0x142e192e0, L_0x15808c348;
L_0x142e19870 .functor MUXZ 4, L_0x142e192e0, L_0x142e19770, L_0x142e146a0, C4<>;
L_0x142e1aa60 .part L_0x142e14630, 0, 14;
L_0x142e1ab40 .concat [ 2 14 0 0], L_0x15808c4b0, L_0x142e1aa60;
L_0x142e1ac60 .part L_0x142e1a970, 14, 2;
L_0x142e1ad90 .part L_0x142e1a970, 0, 14;
S_0x15502e180 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15502dd50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15502e180
v0x15502e410_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x15502e410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15502e410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_221.472 ;
    %load/vec4 v0x15502e410_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_221.473, 5;
    %load/vec4 v0x15502e410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15502e410_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_221.472;
T_221.473 ;
    %end;
S_0x15502e4c0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15502dd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x15502e690 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x15502e6d0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x142e1a970 .functor BUFZ 16, L_0x142e1a430, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808c468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15502f810_0 .net *"_ivl_10", 0 0, L_0x15808c468;  1 drivers
v0x15502f8d0_0 .net *"_ivl_5", 0 0, L_0x142e1a550;  1 drivers
v0x15502f980_0 .net *"_ivl_6", 15 0, L_0x142e1a690;  1 drivers
v0x15502fa40_0 .net *"_ivl_8", 14 0, L_0x142e1a5f0;  1 drivers
v0x15502faf0_0 .net "a", 15 0, L_0x142e1ab40;  1 drivers
v0x15502fbe0_0 .net "b", 3 0, L_0x142e192e0;  alias, 1 drivers
v0x15502fc90_0 .net "c", 15 0, L_0x142e1a970;  alias, 1 drivers
v0x15502fd40 .array "tmp", 0 3;
v0x15502fd40_0 .net v0x15502fd40 0, 15 0, L_0x142e1a7d0; 1 drivers
v0x15502fd40_1 .net v0x15502fd40 1, 15 0, L_0x142e19bf0; 1 drivers
v0x15502fd40_2 .net v0x15502fd40 2, 15 0, L_0x142e1a070; 1 drivers
v0x15502fd40_3 .net v0x15502fd40 3, 15 0, L_0x142e1a430; 1 drivers
L_0x142e19990 .part L_0x142e192e0, 1, 1;
L_0x142e19d50 .part L_0x142e192e0, 2, 1;
L_0x142e1a190 .part L_0x142e192e0, 3, 1;
L_0x142e1a550 .part L_0x142e192e0, 0, 1;
L_0x142e1a5f0 .part L_0x142e1ab40, 0, 15;
L_0x142e1a690 .concat [ 1 15 0 0], L_0x15808c468, L_0x142e1a5f0;
L_0x142e1a7d0 .functor MUXZ 16, L_0x142e1ab40, L_0x142e1a690, L_0x142e1a550, C4<>;
S_0x15502e8c0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15502e4c0;
 .timescale -9 -12;
P_0x15502ea90 .param/l "i" 1 4 296, +C4<01>;
v0x15502eb30_0 .net *"_ivl_1", 0 0, L_0x142e19990;  1 drivers
v0x15502ebc0_0 .net *"_ivl_3", 15 0, L_0x142e19ad0;  1 drivers
v0x15502ec50_0 .net *"_ivl_5", 13 0, L_0x142e19a30;  1 drivers
L_0x15808c390 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15502ece0_0 .net *"_ivl_7", 1 0, L_0x15808c390;  1 drivers
L_0x142e19a30 .part L_0x142e1a7d0, 0, 14;
L_0x142e19ad0 .concat [ 2 14 0 0], L_0x15808c390, L_0x142e19a30;
L_0x142e19bf0 .functor MUXZ 16, L_0x142e1a7d0, L_0x142e19ad0, L_0x142e19990, C4<>;
S_0x15502ed80 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15502e4c0;
 .timescale -9 -12;
P_0x15502ef60 .param/l "i" 1 4 296, +C4<010>;
v0x15502eff0_0 .net *"_ivl_1", 0 0, L_0x142e19d50;  1 drivers
v0x15502f0a0_0 .net *"_ivl_3", 15 0, L_0x142e19f90;  1 drivers
v0x15502f150_0 .net *"_ivl_5", 11 0, L_0x142e19ef0;  1 drivers
L_0x15808c3d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15502f210_0 .net *"_ivl_7", 3 0, L_0x15808c3d8;  1 drivers
L_0x142e19ef0 .part L_0x142e19bf0, 0, 12;
L_0x142e19f90 .concat [ 4 12 0 0], L_0x15808c3d8, L_0x142e19ef0;
L_0x142e1a070 .functor MUXZ 16, L_0x142e19bf0, L_0x142e19f90, L_0x142e19d50, C4<>;
S_0x15502f2c0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15502e4c0;
 .timescale -9 -12;
P_0x15502f4b0 .param/l "i" 1 4 296, +C4<011>;
v0x15502f540_0 .net *"_ivl_1", 0 0, L_0x142e1a190;  1 drivers
v0x15502f5f0_0 .net *"_ivl_3", 15 0, L_0x142e1a310;  1 drivers
v0x15502f6a0_0 .net *"_ivl_5", 7 0, L_0x142e1a230;  1 drivers
L_0x15808c420 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15502f760_0 .net *"_ivl_7", 7 0, L_0x15808c420;  1 drivers
L_0x142e1a230 .part L_0x142e1a070, 0, 8;
L_0x142e1a310 .concat [ 8 8 0 0], L_0x15808c420, L_0x142e1a230;
L_0x142e1a430 .functor MUXZ 16, L_0x142e1a070, L_0x142e1a310, L_0x142e1a190, C4<>;
S_0x15502fe70 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15502dd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x155030030 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x155030070 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x15503daa0_0 .net "in", 15 0, L_0x142e19610;  1 drivers
v0x15503db70_0 .net "out", 3 0, L_0x142e192e0;  alias, 1 drivers
v0x15503dc40_0 .net "vld", 0 0, L_0x142e19030;  1 drivers
S_0x155030220 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15502fe70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550300f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x155030130 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15503d520_0 .net "in", 15 0, L_0x142e19610;  alias, 1 drivers
v0x15503d5e0_0 .net "out", 3 0, L_0x142e192e0;  alias, 1 drivers
v0x15503d6a0_0 .net "vld", 0 0, L_0x142e19030;  alias, 1 drivers
L_0x142e16c00 .part L_0x142e19610, 0, 8;
L_0x142e18f90 .part L_0x142e19610, 8, 8;
S_0x1550305a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155030220;
 .timescale -9 -12;
L_0x142e19030 .functor OR 1, L_0x142e167f0, L_0x142e18b80, C4<0>, C4<0>;
L_0x15808c2b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15503cd20_0 .net/2u *"_ivl_4", 0 0, L_0x15808c2b8;  1 drivers
v0x15503cde0_0 .net *"_ivl_6", 3 0, L_0x142e190e0;  1 drivers
v0x15503ce80_0 .net *"_ivl_8", 3 0, L_0x142e191c0;  1 drivers
v0x15503cf30_0 .net "out_h", 2 0, L_0x142e18e30;  1 drivers
v0x15503cff0_0 .net "out_l", 2 0, L_0x142e16aa0;  1 drivers
v0x15503d0c0_0 .net "out_vh", 0 0, L_0x142e18b80;  1 drivers
v0x15503d170_0 .net "out_vl", 0 0, L_0x142e167f0;  1 drivers
L_0x142e190e0 .concat [ 3 1 0 0], L_0x142e18e30, L_0x15808c2b8;
L_0x142e191c0 .concat [ 3 1 0 0], L_0x142e16aa0, L_0x142e167f0;
L_0x142e192e0 .functor MUXZ 4, L_0x142e191c0, L_0x142e190e0, L_0x142e18b80, C4<>;
S_0x155030770 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1550305a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155030430 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155030470 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1550367b0_0 .net "in", 7 0, L_0x142e18f90;  1 drivers
v0x155036870_0 .net "out", 2 0, L_0x142e18e30;  alias, 1 drivers
v0x155036920_0 .net "vld", 0 0, L_0x142e18b80;  alias, 1 drivers
L_0x142e17b70 .part L_0x142e18f90, 0, 4;
L_0x142e18aa0 .part L_0x142e18f90, 4, 4;
S_0x155030af0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155030770;
 .timescale -9 -12;
L_0x142e18b80 .functor OR 1, L_0x142e17760, L_0x142e18690, C4<0>, C4<0>;
L_0x15808c270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155035fb0_0 .net/2u *"_ivl_4", 0 0, L_0x15808c270;  1 drivers
v0x155036070_0 .net *"_ivl_6", 2 0, L_0x142e18c30;  1 drivers
v0x155036110_0 .net *"_ivl_8", 2 0, L_0x142e18d10;  1 drivers
v0x1550361c0_0 .net "out_h", 1 0, L_0x142e18940;  1 drivers
v0x155036280_0 .net "out_l", 1 0, L_0x142e17a10;  1 drivers
v0x155036350_0 .net "out_vh", 0 0, L_0x142e18690;  1 drivers
v0x155036400_0 .net "out_vl", 0 0, L_0x142e17760;  1 drivers
L_0x142e18c30 .concat [ 2 1 0 0], L_0x142e18940, L_0x15808c270;
L_0x142e18d10 .concat [ 2 1 0 0], L_0x142e17a10, L_0x142e17760;
L_0x142e18e30 .functor MUXZ 3, L_0x142e18d10, L_0x142e18c30, L_0x142e18690, C4<>;
S_0x155030cc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155030af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155030980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1550309c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1550333a0_0 .net "in", 3 0, L_0x142e18aa0;  1 drivers
v0x155033460_0 .net "out", 1 0, L_0x142e18940;  alias, 1 drivers
v0x155033510_0 .net "vld", 0 0, L_0x142e18690;  alias, 1 drivers
L_0x142e18050 .part L_0x142e18aa0, 0, 2;
L_0x142e18570 .part L_0x142e18aa0, 2, 2;
S_0x155031040 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155030cc0;
 .timescale -9 -12;
L_0x142e18690 .functor OR 1, L_0x142e17c10, L_0x142e18170, C4<0>, C4<0>;
L_0x15808c228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155032ba0_0 .net/2u *"_ivl_4", 0 0, L_0x15808c228;  1 drivers
v0x155032c60_0 .net *"_ivl_6", 1 0, L_0x142e18740;  1 drivers
v0x155032d00_0 .net *"_ivl_8", 1 0, L_0x142e18820;  1 drivers
v0x155032db0_0 .net "out_h", 0 0, L_0x142e18440;  1 drivers
v0x155032e70_0 .net "out_l", 0 0, L_0x142e17f20;  1 drivers
v0x155032f40_0 .net "out_vh", 0 0, L_0x142e18170;  1 drivers
v0x155032ff0_0 .net "out_vl", 0 0, L_0x142e17c10;  1 drivers
L_0x142e18740 .concat [ 1 1 0 0], L_0x142e18440, L_0x15808c228;
L_0x142e18820 .concat [ 1 1 0 0], L_0x142e17f20, L_0x142e17c10;
L_0x142e18940 .functor MUXZ 2, L_0x142e18820, L_0x142e18740, L_0x142e18170, C4<>;
S_0x155031210 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155031040;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155030ed0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155030f10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155031c40_0 .net "in", 1 0, L_0x142e18570;  1 drivers
v0x155031d00_0 .net "out", 0 0, L_0x142e18440;  alias, 1 drivers
v0x155031db0_0 .net "vld", 0 0, L_0x142e18170;  alias, 1 drivers
L_0x142e18210 .part L_0x142e18570, 1, 1;
L_0x142e183a0 .part L_0x142e18570, 0, 1;
S_0x155031590 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155031210;
 .timescale -9 -12;
L_0x142e182f0 .functor NOT 1, L_0x142e18210, C4<0>, C4<0>, C4<0>;
L_0x142e18440 .functor AND 1, L_0x142e182f0, L_0x142e183a0, C4<1>, C4<1>;
v0x155031760_0 .net *"_ivl_2", 0 0, L_0x142e18210;  1 drivers
v0x155031820_0 .net *"_ivl_3", 0 0, L_0x142e182f0;  1 drivers
v0x1550318c0_0 .net *"_ivl_5", 0 0, L_0x142e183a0;  1 drivers
L_0x142e18170 .reduce/or L_0x142e18570;
S_0x155031950 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155031210;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155031950
v0x155031ba0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155031ba0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155031ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_222.474 ;
    %load/vec4 v0x155031ba0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_222.475, 5;
    %load/vec4 v0x155031ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155031ba0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_222.474;
T_222.475 ;
    %end;
S_0x155031eb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155031040;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155032080 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1550320c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155032930_0 .net "in", 1 0, L_0x142e18050;  1 drivers
v0x1550329f0_0 .net "out", 0 0, L_0x142e17f20;  alias, 1 drivers
v0x155032aa0_0 .net "vld", 0 0, L_0x142e17c10;  alias, 1 drivers
L_0x142e17cf0 .part L_0x142e18050, 1, 1;
L_0x142e17e80 .part L_0x142e18050, 0, 1;
S_0x155032290 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155031eb0;
 .timescale -9 -12;
L_0x142e17dd0 .functor NOT 1, L_0x142e17cf0, C4<0>, C4<0>, C4<0>;
L_0x142e17f20 .functor AND 1, L_0x142e17dd0, L_0x142e17e80, C4<1>, C4<1>;
v0x155032450_0 .net *"_ivl_2", 0 0, L_0x142e17cf0;  1 drivers
v0x155032510_0 .net *"_ivl_3", 0 0, L_0x142e17dd0;  1 drivers
v0x1550325b0_0 .net *"_ivl_5", 0 0, L_0x142e17e80;  1 drivers
L_0x142e17c10 .reduce/or L_0x142e18050;
S_0x155032640 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155031eb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155032640
v0x155032890_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155032890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155032890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_223.476 ;
    %load/vec4 v0x155032890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_223.477, 5;
    %load/vec4 v0x155032890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155032890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_223.476;
T_223.477 ;
    %end;
S_0x1550330a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155030cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550330a0
v0x1550332f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1550332f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550332f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_224.478 ;
    %load/vec4 v0x1550332f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_224.479, 5;
    %load/vec4 v0x1550332f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550332f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_224.478;
T_224.479 ;
    %end;
S_0x155033610 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155030af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550337e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155033820 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155035d40_0 .net "in", 3 0, L_0x142e17b70;  1 drivers
v0x155035e00_0 .net "out", 1 0, L_0x142e17a10;  alias, 1 drivers
v0x155035eb0_0 .net "vld", 0 0, L_0x142e17760;  alias, 1 drivers
L_0x142e17120 .part L_0x142e17b70, 0, 2;
L_0x142e17640 .part L_0x142e17b70, 2, 2;
S_0x1550339f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155033610;
 .timescale -9 -12;
L_0x142e17760 .functor OR 1, L_0x142e16ce0, L_0x142e17240, C4<0>, C4<0>;
L_0x15808c1e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155035540_0 .net/2u *"_ivl_4", 0 0, L_0x15808c1e0;  1 drivers
v0x155035600_0 .net *"_ivl_6", 1 0, L_0x142e17810;  1 drivers
v0x1550356a0_0 .net *"_ivl_8", 1 0, L_0x142e178f0;  1 drivers
v0x155035750_0 .net "out_h", 0 0, L_0x142e17510;  1 drivers
v0x155035810_0 .net "out_l", 0 0, L_0x142e16ff0;  1 drivers
v0x1550358e0_0 .net "out_vh", 0 0, L_0x142e17240;  1 drivers
v0x155035990_0 .net "out_vl", 0 0, L_0x142e16ce0;  1 drivers
L_0x142e17810 .concat [ 1 1 0 0], L_0x142e17510, L_0x15808c1e0;
L_0x142e178f0 .concat [ 1 1 0 0], L_0x142e16ff0, L_0x142e16ce0;
L_0x142e17a10 .functor MUXZ 2, L_0x142e178f0, L_0x142e17810, L_0x142e17240, C4<>;
S_0x155033bb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1550339f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550338a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1550338e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1550345e0_0 .net "in", 1 0, L_0x142e17640;  1 drivers
v0x1550346a0_0 .net "out", 0 0, L_0x142e17510;  alias, 1 drivers
v0x155034750_0 .net "vld", 0 0, L_0x142e17240;  alias, 1 drivers
L_0x142e172e0 .part L_0x142e17640, 1, 1;
L_0x142e17470 .part L_0x142e17640, 0, 1;
S_0x155033f30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155033bb0;
 .timescale -9 -12;
L_0x142e173c0 .functor NOT 1, L_0x142e172e0, C4<0>, C4<0>, C4<0>;
L_0x142e17510 .functor AND 1, L_0x142e173c0, L_0x142e17470, C4<1>, C4<1>;
v0x155034100_0 .net *"_ivl_2", 0 0, L_0x142e172e0;  1 drivers
v0x1550341c0_0 .net *"_ivl_3", 0 0, L_0x142e173c0;  1 drivers
v0x155034260_0 .net *"_ivl_5", 0 0, L_0x142e17470;  1 drivers
L_0x142e17240 .reduce/or L_0x142e17640;
S_0x1550342f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155033bb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550342f0
v0x155034540_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155034540_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155034540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_225.480 ;
    %load/vec4 v0x155034540_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_225.481, 5;
    %load/vec4 v0x155034540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155034540_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_225.480;
T_225.481 ;
    %end;
S_0x155034850 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1550339f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155034a20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155034a60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1550352d0_0 .net "in", 1 0, L_0x142e17120;  1 drivers
v0x155035390_0 .net "out", 0 0, L_0x142e16ff0;  alias, 1 drivers
v0x155035440_0 .net "vld", 0 0, L_0x142e16ce0;  alias, 1 drivers
L_0x142e16dc0 .part L_0x142e17120, 1, 1;
L_0x142e16f50 .part L_0x142e17120, 0, 1;
S_0x155034c30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155034850;
 .timescale -9 -12;
L_0x142e16ea0 .functor NOT 1, L_0x142e16dc0, C4<0>, C4<0>, C4<0>;
L_0x142e16ff0 .functor AND 1, L_0x142e16ea0, L_0x142e16f50, C4<1>, C4<1>;
v0x155034df0_0 .net *"_ivl_2", 0 0, L_0x142e16dc0;  1 drivers
v0x155034eb0_0 .net *"_ivl_3", 0 0, L_0x142e16ea0;  1 drivers
v0x155034f50_0 .net *"_ivl_5", 0 0, L_0x142e16f50;  1 drivers
L_0x142e16ce0 .reduce/or L_0x142e17120;
S_0x155034fe0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155034850;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155034fe0
v0x155035230_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155035230_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155035230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_226.482 ;
    %load/vec4 v0x155035230_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_226.483, 5;
    %load/vec4 v0x155035230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155035230_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_226.482;
T_226.483 ;
    %end;
S_0x155035a40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155033610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155035a40
v0x155035c90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155035c90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155035c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_227.484 ;
    %load/vec4 v0x155035c90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_227.485, 5;
    %load/vec4 v0x155035c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155035c90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_227.484;
T_227.485 ;
    %end;
S_0x1550364b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155030770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550364b0
v0x155036700_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x155036700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155036700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_228.486 ;
    %load/vec4 v0x155036700_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_228.487, 5;
    %load/vec4 v0x155036700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155036700_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_228.486;
T_228.487 ;
    %end;
S_0x155036a20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1550305a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155036bf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155036c30 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15503cab0_0 .net "in", 7 0, L_0x142e16c00;  1 drivers
v0x15503cb70_0 .net "out", 2 0, L_0x142e16aa0;  alias, 1 drivers
v0x15503cc20_0 .net "vld", 0 0, L_0x142e167f0;  alias, 1 drivers
L_0x142e157e0 .part L_0x142e16c00, 0, 4;
L_0x142e16710 .part L_0x142e16c00, 4, 4;
S_0x155036e00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155036a20;
 .timescale -9 -12;
L_0x142e167f0 .functor OR 1, L_0x142e153d0, L_0x142e16300, C4<0>, C4<0>;
L_0x15808c198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15503c2b0_0 .net/2u *"_ivl_4", 0 0, L_0x15808c198;  1 drivers
v0x15503c370_0 .net *"_ivl_6", 2 0, L_0x142e168a0;  1 drivers
v0x15503c410_0 .net *"_ivl_8", 2 0, L_0x142e16980;  1 drivers
v0x15503c4c0_0 .net "out_h", 1 0, L_0x142e165b0;  1 drivers
v0x15503c580_0 .net "out_l", 1 0, L_0x142e15680;  1 drivers
v0x15503c650_0 .net "out_vh", 0 0, L_0x142e16300;  1 drivers
v0x15503c700_0 .net "out_vl", 0 0, L_0x142e153d0;  1 drivers
L_0x142e168a0 .concat [ 2 1 0 0], L_0x142e165b0, L_0x15808c198;
L_0x142e16980 .concat [ 2 1 0 0], L_0x142e15680, L_0x142e153d0;
L_0x142e16aa0 .functor MUXZ 3, L_0x142e16980, L_0x142e168a0, L_0x142e16300, C4<>;
S_0x155036fc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155036e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155036cb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155036cf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1550396a0_0 .net "in", 3 0, L_0x142e16710;  1 drivers
v0x155039760_0 .net "out", 1 0, L_0x142e165b0;  alias, 1 drivers
v0x155039810_0 .net "vld", 0 0, L_0x142e16300;  alias, 1 drivers
L_0x142e15cc0 .part L_0x142e16710, 0, 2;
L_0x142e161e0 .part L_0x142e16710, 2, 2;
S_0x155037340 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155036fc0;
 .timescale -9 -12;
L_0x142e16300 .functor OR 1, L_0x142e15880, L_0x142e15de0, C4<0>, C4<0>;
L_0x15808c150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155038ea0_0 .net/2u *"_ivl_4", 0 0, L_0x15808c150;  1 drivers
v0x155038f60_0 .net *"_ivl_6", 1 0, L_0x142e163b0;  1 drivers
v0x155039000_0 .net *"_ivl_8", 1 0, L_0x142e16490;  1 drivers
v0x1550390b0_0 .net "out_h", 0 0, L_0x142e160b0;  1 drivers
v0x155039170_0 .net "out_l", 0 0, L_0x142e15b90;  1 drivers
v0x155039240_0 .net "out_vh", 0 0, L_0x142e15de0;  1 drivers
v0x1550392f0_0 .net "out_vl", 0 0, L_0x142e15880;  1 drivers
L_0x142e163b0 .concat [ 1 1 0 0], L_0x142e160b0, L_0x15808c150;
L_0x142e16490 .concat [ 1 1 0 0], L_0x142e15b90, L_0x142e15880;
L_0x142e165b0 .functor MUXZ 2, L_0x142e16490, L_0x142e163b0, L_0x142e15de0, C4<>;
S_0x155037510 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155037340;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550371d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155037210 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155037f40_0 .net "in", 1 0, L_0x142e161e0;  1 drivers
v0x155038000_0 .net "out", 0 0, L_0x142e160b0;  alias, 1 drivers
v0x1550380b0_0 .net "vld", 0 0, L_0x142e15de0;  alias, 1 drivers
L_0x142e15e80 .part L_0x142e161e0, 1, 1;
L_0x142e16010 .part L_0x142e161e0, 0, 1;
S_0x155037890 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155037510;
 .timescale -9 -12;
L_0x142e15f60 .functor NOT 1, L_0x142e15e80, C4<0>, C4<0>, C4<0>;
L_0x142e160b0 .functor AND 1, L_0x142e15f60, L_0x142e16010, C4<1>, C4<1>;
v0x155037a60_0 .net *"_ivl_2", 0 0, L_0x142e15e80;  1 drivers
v0x155037b20_0 .net *"_ivl_3", 0 0, L_0x142e15f60;  1 drivers
v0x155037bc0_0 .net *"_ivl_5", 0 0, L_0x142e16010;  1 drivers
L_0x142e15de0 .reduce/or L_0x142e161e0;
S_0x155037c50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155037510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155037c50
v0x155037ea0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155037ea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155037ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_229.488 ;
    %load/vec4 v0x155037ea0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_229.489, 5;
    %load/vec4 v0x155037ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155037ea0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_229.488;
T_229.489 ;
    %end;
S_0x1550381b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155037340;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155038380 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1550383c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155038c30_0 .net "in", 1 0, L_0x142e15cc0;  1 drivers
v0x155038cf0_0 .net "out", 0 0, L_0x142e15b90;  alias, 1 drivers
v0x155038da0_0 .net "vld", 0 0, L_0x142e15880;  alias, 1 drivers
L_0x142e15960 .part L_0x142e15cc0, 1, 1;
L_0x142e15af0 .part L_0x142e15cc0, 0, 1;
S_0x155038590 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1550381b0;
 .timescale -9 -12;
L_0x142e15a40 .functor NOT 1, L_0x142e15960, C4<0>, C4<0>, C4<0>;
L_0x142e15b90 .functor AND 1, L_0x142e15a40, L_0x142e15af0, C4<1>, C4<1>;
v0x155038750_0 .net *"_ivl_2", 0 0, L_0x142e15960;  1 drivers
v0x155038810_0 .net *"_ivl_3", 0 0, L_0x142e15a40;  1 drivers
v0x1550388b0_0 .net *"_ivl_5", 0 0, L_0x142e15af0;  1 drivers
L_0x142e15880 .reduce/or L_0x142e15cc0;
S_0x155038940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1550381b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155038940
v0x155038b90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155038b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155038b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_230.490 ;
    %load/vec4 v0x155038b90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_230.491, 5;
    %load/vec4 v0x155038b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155038b90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_230.490;
T_230.491 ;
    %end;
S_0x1550393a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155036fc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550393a0
v0x1550395f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1550395f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550395f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_231.492 ;
    %load/vec4 v0x1550395f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_231.493, 5;
    %load/vec4 v0x1550395f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550395f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_231.492;
T_231.493 ;
    %end;
S_0x155039910 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155036e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155039ae0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155039b20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15503c040_0 .net "in", 3 0, L_0x142e157e0;  1 drivers
v0x15503c100_0 .net "out", 1 0, L_0x142e15680;  alias, 1 drivers
v0x15503c1b0_0 .net "vld", 0 0, L_0x142e153d0;  alias, 1 drivers
L_0x142e14d90 .part L_0x142e157e0, 0, 2;
L_0x142e152b0 .part L_0x142e157e0, 2, 2;
S_0x155039cf0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155039910;
 .timescale -9 -12;
L_0x142e153d0 .functor OR 1, L_0x142e14950, L_0x142e14eb0, C4<0>, C4<0>;
L_0x15808c108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15503b840_0 .net/2u *"_ivl_4", 0 0, L_0x15808c108;  1 drivers
v0x15503b900_0 .net *"_ivl_6", 1 0, L_0x142e15480;  1 drivers
v0x15503b9a0_0 .net *"_ivl_8", 1 0, L_0x142e15560;  1 drivers
v0x15503ba50_0 .net "out_h", 0 0, L_0x142e15180;  1 drivers
v0x15503bb10_0 .net "out_l", 0 0, L_0x142e14c60;  1 drivers
v0x15503bbe0_0 .net "out_vh", 0 0, L_0x142e14eb0;  1 drivers
v0x15503bc90_0 .net "out_vl", 0 0, L_0x142e14950;  1 drivers
L_0x142e15480 .concat [ 1 1 0 0], L_0x142e15180, L_0x15808c108;
L_0x142e15560 .concat [ 1 1 0 0], L_0x142e14c60, L_0x142e14950;
L_0x142e15680 .functor MUXZ 2, L_0x142e15560, L_0x142e15480, L_0x142e14eb0, C4<>;
S_0x155039eb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155039cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155039ba0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155039be0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15503a8e0_0 .net "in", 1 0, L_0x142e152b0;  1 drivers
v0x15503a9a0_0 .net "out", 0 0, L_0x142e15180;  alias, 1 drivers
v0x15503aa50_0 .net "vld", 0 0, L_0x142e14eb0;  alias, 1 drivers
L_0x142e14f50 .part L_0x142e152b0, 1, 1;
L_0x142e150e0 .part L_0x142e152b0, 0, 1;
S_0x15503a230 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155039eb0;
 .timescale -9 -12;
L_0x142e15030 .functor NOT 1, L_0x142e14f50, C4<0>, C4<0>, C4<0>;
L_0x142e15180 .functor AND 1, L_0x142e15030, L_0x142e150e0, C4<1>, C4<1>;
v0x15503a400_0 .net *"_ivl_2", 0 0, L_0x142e14f50;  1 drivers
v0x15503a4c0_0 .net *"_ivl_3", 0 0, L_0x142e15030;  1 drivers
v0x15503a560_0 .net *"_ivl_5", 0 0, L_0x142e150e0;  1 drivers
L_0x142e14eb0 .reduce/or L_0x142e152b0;
S_0x15503a5f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155039eb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15503a5f0
v0x15503a840_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15503a840_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15503a840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_232.494 ;
    %load/vec4 v0x15503a840_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_232.495, 5;
    %load/vec4 v0x15503a840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15503a840_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_232.494;
T_232.495 ;
    %end;
S_0x15503ab50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155039cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15503ad20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15503ad60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15503b5d0_0 .net "in", 1 0, L_0x142e14d90;  1 drivers
v0x15503b690_0 .net "out", 0 0, L_0x142e14c60;  alias, 1 drivers
v0x15503b740_0 .net "vld", 0 0, L_0x142e14950;  alias, 1 drivers
L_0x142e14a30 .part L_0x142e14d90, 1, 1;
L_0x142e14bc0 .part L_0x142e14d90, 0, 1;
S_0x15503af30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15503ab50;
 .timescale -9 -12;
L_0x142e14b10 .functor NOT 1, L_0x142e14a30, C4<0>, C4<0>, C4<0>;
L_0x142e14c60 .functor AND 1, L_0x142e14b10, L_0x142e14bc0, C4<1>, C4<1>;
v0x15503b0f0_0 .net *"_ivl_2", 0 0, L_0x142e14a30;  1 drivers
v0x15503b1b0_0 .net *"_ivl_3", 0 0, L_0x142e14b10;  1 drivers
v0x15503b250_0 .net *"_ivl_5", 0 0, L_0x142e14bc0;  1 drivers
L_0x142e14950 .reduce/or L_0x142e14d90;
S_0x15503b2e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15503ab50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15503b2e0
v0x15503b530_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15503b530_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15503b530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_233.496 ;
    %load/vec4 v0x15503b530_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_233.497, 5;
    %load/vec4 v0x15503b530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15503b530_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_233.496;
T_233.497 ;
    %end;
S_0x15503bd40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155039910;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15503bd40
v0x15503bf90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15503bf90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15503bf90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_234.498 ;
    %load/vec4 v0x15503bf90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_234.499, 5;
    %load/vec4 v0x15503bf90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15503bf90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_234.498;
T_234.499 ;
    %end;
S_0x15503c7b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155036a20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15503c7b0
v0x15503ca00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15503ca00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15503ca00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_235.500 ;
    %load/vec4 v0x15503ca00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_235.501, 5;
    %load/vec4 v0x15503ca00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15503ca00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_235.500;
T_235.501 ;
    %end;
S_0x15503d220 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155030220;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15503d220
v0x15503d470_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x15503d470_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15503d470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_236.502 ;
    %load/vec4 v0x15503d470_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_236.503, 5;
    %load/vec4 v0x15503d470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15503d470_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_236.502;
T_236.503 ;
    %end;
S_0x15503d790 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15502fe70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15503d790
v0x15503d9f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x15503d9f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15503d9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_237.504 ;
    %load/vec4 v0x15503d9f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_237.505, 5;
    %load/vec4 v0x15503d9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15503d9f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_237.504;
T_237.505 ;
    %end;
S_0x15503ea20 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x15503ebe0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x15503ec20 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x15503ec60 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x142e1aeb0 .functor BUFZ 16, L_0x142e144c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x142e1b000 .functor NOT 16, L_0x142e1aeb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808c6f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142e1fd60 .functor XOR 1, L_0x142e1af20, L_0x15808c6f0, C4<0>, C4<0>;
v0x15504e9a0_0 .net/2u *"_ivl_10", 0 0, L_0x15808c6f0;  1 drivers
v0x15504ea50_0 .net *"_ivl_12", 0 0, L_0x142e1fd60;  1 drivers
L_0x15808c738 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x15504eb00_0 .net/2u *"_ivl_16", 3 0, L_0x15808c738;  1 drivers
v0x15504ebc0_0 .net *"_ivl_18", 3 0, L_0x142e1ffb0;  1 drivers
v0x15504ec70_0 .net *"_ivl_23", 13 0, L_0x142e212f0;  1 drivers
L_0x15808c8a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15504ed60_0 .net/2u *"_ivl_24", 1 0, L_0x15808c8a0;  1 drivers
v0x15504ee10_0 .net *"_ivl_4", 15 0, L_0x142e1b000;  1 drivers
v0x15504eec0_0 .net *"_ivl_9", 14 0, L_0x142e1fcc0;  1 drivers
v0x15504ef70_0 .net "exp", 1 0, L_0x142e214f0;  alias, 1 drivers
v0x15504f080_0 .net "in", 15 0, L_0x142e144c0;  alias, 1 drivers
v0x15504f130_0 .net "k", 3 0, L_0x142e1fb20;  1 drivers
v0x15504f1d0_0 .net "mant", 13 0, L_0x142e21620;  alias, 1 drivers
v0x15504f280_0 .net "rc", 0 0, L_0x142e1af20;  alias, 1 drivers
v0x15504f320_0 .net "regime", 3 0, L_0x142e200b0;  alias, 1 drivers
v0x15504f3d0_0 .net "xin", 15 0, L_0x142e1aeb0;  1 drivers
v0x15504f480_0 .net "xin_r", 15 0, L_0x142e1b070;  1 drivers
v0x15504f530_0 .net "xin_tmp", 15 0, L_0x142e21200;  1 drivers
L_0x142e1af20 .part L_0x142e1aeb0, 14, 1;
L_0x142e1b070 .functor MUXZ 16, L_0x142e1aeb0, L_0x142e1b000, L_0x142e1af20, C4<>;
L_0x142e1fcc0 .part L_0x142e1b070, 0, 15;
L_0x142e1fe50 .concat [ 1 15 0 0], L_0x142e1fd60, L_0x142e1fcc0;
L_0x142e1ffb0 .arith/sub 4, L_0x142e1fb20, L_0x15808c738;
L_0x142e200b0 .functor MUXZ 4, L_0x142e1fb20, L_0x142e1ffb0, L_0x142e1af20, C4<>;
L_0x142e212f0 .part L_0x142e1aeb0, 0, 14;
L_0x142e213d0 .concat [ 2 14 0 0], L_0x15808c8a0, L_0x142e212f0;
L_0x142e214f0 .part L_0x142e21200, 14, 2;
L_0x142e21620 .part L_0x142e21200, 0, 14;
S_0x15503ee30 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15503ea20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15503ee30
v0x15503f0b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x15503f0b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15503f0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_238.506 ;
    %load/vec4 v0x15503f0b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_238.507, 5;
    %load/vec4 v0x15503f0b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15503f0b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_238.506;
T_238.507 ;
    %end;
S_0x15503f160 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15503ea20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x15503f330 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x15503f370 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x142e21200 .functor BUFZ 16, L_0x142e20c70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808c858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550404b0_0 .net *"_ivl_10", 0 0, L_0x15808c858;  1 drivers
v0x155040570_0 .net *"_ivl_5", 0 0, L_0x142e20d90;  1 drivers
v0x155040620_0 .net *"_ivl_6", 15 0, L_0x142e20f00;  1 drivers
v0x1550406e0_0 .net *"_ivl_8", 14 0, L_0x142e20e30;  1 drivers
v0x155040790_0 .net "a", 15 0, L_0x142e213d0;  1 drivers
v0x155040880_0 .net "b", 3 0, L_0x142e1fb20;  alias, 1 drivers
v0x155040930_0 .net "c", 15 0, L_0x142e21200;  alias, 1 drivers
v0x1550409e0 .array "tmp", 0 3;
v0x1550409e0_0 .net v0x1550409e0 0, 15 0, L_0x142e21060; 1 drivers
v0x1550409e0_1 .net v0x1550409e0 1, 15 0, L_0x142e20430; 1 drivers
v0x1550409e0_2 .net v0x1550409e0 2, 15 0, L_0x142e208b0; 1 drivers
v0x1550409e0_3 .net v0x1550409e0 3, 15 0, L_0x142e20c70; 1 drivers
L_0x142e201d0 .part L_0x142e1fb20, 1, 1;
L_0x142e20590 .part L_0x142e1fb20, 2, 1;
L_0x142e209d0 .part L_0x142e1fb20, 3, 1;
L_0x142e20d90 .part L_0x142e1fb20, 0, 1;
L_0x142e20e30 .part L_0x142e213d0, 0, 15;
L_0x142e20f00 .concat [ 1 15 0 0], L_0x15808c858, L_0x142e20e30;
L_0x142e21060 .functor MUXZ 16, L_0x142e213d0, L_0x142e20f00, L_0x142e20d90, C4<>;
S_0x15503f560 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15503f160;
 .timescale -9 -12;
P_0x15503f730 .param/l "i" 1 4 296, +C4<01>;
v0x15503f7d0_0 .net *"_ivl_1", 0 0, L_0x142e201d0;  1 drivers
v0x15503f860_0 .net *"_ivl_3", 15 0, L_0x142e20310;  1 drivers
v0x15503f8f0_0 .net *"_ivl_5", 13 0, L_0x142e20270;  1 drivers
L_0x15808c780 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15503f980_0 .net *"_ivl_7", 1 0, L_0x15808c780;  1 drivers
L_0x142e20270 .part L_0x142e21060, 0, 14;
L_0x142e20310 .concat [ 2 14 0 0], L_0x15808c780, L_0x142e20270;
L_0x142e20430 .functor MUXZ 16, L_0x142e21060, L_0x142e20310, L_0x142e201d0, C4<>;
S_0x15503fa20 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15503f160;
 .timescale -9 -12;
P_0x15503fc00 .param/l "i" 1 4 296, +C4<010>;
v0x15503fc90_0 .net *"_ivl_1", 0 0, L_0x142e20590;  1 drivers
v0x15503fd40_0 .net *"_ivl_3", 15 0, L_0x142e207d0;  1 drivers
v0x15503fdf0_0 .net *"_ivl_5", 11 0, L_0x142e20730;  1 drivers
L_0x15808c7c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15503feb0_0 .net *"_ivl_7", 3 0, L_0x15808c7c8;  1 drivers
L_0x142e20730 .part L_0x142e20430, 0, 12;
L_0x142e207d0 .concat [ 4 12 0 0], L_0x15808c7c8, L_0x142e20730;
L_0x142e208b0 .functor MUXZ 16, L_0x142e20430, L_0x142e207d0, L_0x142e20590, C4<>;
S_0x15503ff60 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15503f160;
 .timescale -9 -12;
P_0x155040150 .param/l "i" 1 4 296, +C4<011>;
v0x1550401e0_0 .net *"_ivl_1", 0 0, L_0x142e209d0;  1 drivers
v0x155040290_0 .net *"_ivl_3", 15 0, L_0x142e20b50;  1 drivers
v0x155040340_0 .net *"_ivl_5", 7 0, L_0x142e20a70;  1 drivers
L_0x15808c810 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x155040400_0 .net *"_ivl_7", 7 0, L_0x15808c810;  1 drivers
L_0x142e20a70 .part L_0x142e208b0, 0, 8;
L_0x142e20b50 .concat [ 8 8 0 0], L_0x15808c810, L_0x142e20a70;
L_0x142e20c70 .functor MUXZ 16, L_0x142e208b0, L_0x142e20b50, L_0x142e209d0, C4<>;
S_0x155040b10 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15503ea20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x155040cd0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x155040d10 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x15504e740_0 .net "in", 15 0, L_0x142e1fe50;  1 drivers
v0x15504e810_0 .net "out", 3 0, L_0x142e1fb20;  alias, 1 drivers
v0x15504e8e0_0 .net "vld", 0 0, L_0x142e1f870;  1 drivers
S_0x155040ec0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x155040b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155040d90 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x155040dd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15504e1c0_0 .net "in", 15 0, L_0x142e1fe50;  alias, 1 drivers
v0x15504e280_0 .net "out", 3 0, L_0x142e1fb20;  alias, 1 drivers
v0x15504e340_0 .net "vld", 0 0, L_0x142e1f870;  alias, 1 drivers
L_0x142e1d440 .part L_0x142e1fe50, 0, 8;
L_0x142e1f7d0 .part L_0x142e1fe50, 8, 8;
S_0x155041240 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155040ec0;
 .timescale -9 -12;
L_0x142e1f870 .functor OR 1, L_0x142e1d030, L_0x142e1f3c0, C4<0>, C4<0>;
L_0x15808c6a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15504d9c0_0 .net/2u *"_ivl_4", 0 0, L_0x15808c6a8;  1 drivers
v0x15504da80_0 .net *"_ivl_6", 3 0, L_0x142e1f920;  1 drivers
v0x15504db20_0 .net *"_ivl_8", 3 0, L_0x142e1fa00;  1 drivers
v0x15504dbd0_0 .net "out_h", 2 0, L_0x142e1f670;  1 drivers
v0x15504dc90_0 .net "out_l", 2 0, L_0x142e1d2e0;  1 drivers
v0x15504dd60_0 .net "out_vh", 0 0, L_0x142e1f3c0;  1 drivers
v0x15504de10_0 .net "out_vl", 0 0, L_0x142e1d030;  1 drivers
L_0x142e1f920 .concat [ 3 1 0 0], L_0x142e1f670, L_0x15808c6a8;
L_0x142e1fa00 .concat [ 3 1 0 0], L_0x142e1d2e0, L_0x142e1d030;
L_0x142e1fb20 .functor MUXZ 4, L_0x142e1fa00, L_0x142e1f920, L_0x142e1f3c0, C4<>;
S_0x155041410 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155041240;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550410d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155041110 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155047450_0 .net "in", 7 0, L_0x142e1f7d0;  1 drivers
v0x155047510_0 .net "out", 2 0, L_0x142e1f670;  alias, 1 drivers
v0x1550475c0_0 .net "vld", 0 0, L_0x142e1f3c0;  alias, 1 drivers
L_0x142e1e3b0 .part L_0x142e1f7d0, 0, 4;
L_0x142e1f2e0 .part L_0x142e1f7d0, 4, 4;
S_0x155041790 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155041410;
 .timescale -9 -12;
L_0x142e1f3c0 .functor OR 1, L_0x142e1dfa0, L_0x142e1eed0, C4<0>, C4<0>;
L_0x15808c660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155046c50_0 .net/2u *"_ivl_4", 0 0, L_0x15808c660;  1 drivers
v0x155046d10_0 .net *"_ivl_6", 2 0, L_0x142e1f470;  1 drivers
v0x155046db0_0 .net *"_ivl_8", 2 0, L_0x142e1f550;  1 drivers
v0x155046e60_0 .net "out_h", 1 0, L_0x142e1f180;  1 drivers
v0x155046f20_0 .net "out_l", 1 0, L_0x142e1e250;  1 drivers
v0x155046ff0_0 .net "out_vh", 0 0, L_0x142e1eed0;  1 drivers
v0x1550470a0_0 .net "out_vl", 0 0, L_0x142e1dfa0;  1 drivers
L_0x142e1f470 .concat [ 2 1 0 0], L_0x142e1f180, L_0x15808c660;
L_0x142e1f550 .concat [ 2 1 0 0], L_0x142e1e250, L_0x142e1dfa0;
L_0x142e1f670 .functor MUXZ 3, L_0x142e1f550, L_0x142e1f470, L_0x142e1eed0, C4<>;
S_0x155041960 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155041790;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155041620 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155041660 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155044040_0 .net "in", 3 0, L_0x142e1f2e0;  1 drivers
v0x155044100_0 .net "out", 1 0, L_0x142e1f180;  alias, 1 drivers
v0x1550441b0_0 .net "vld", 0 0, L_0x142e1eed0;  alias, 1 drivers
L_0x142e1e890 .part L_0x142e1f2e0, 0, 2;
L_0x142e1edb0 .part L_0x142e1f2e0, 2, 2;
S_0x155041ce0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155041960;
 .timescale -9 -12;
L_0x142e1eed0 .functor OR 1, L_0x142e1e450, L_0x142e1e9b0, C4<0>, C4<0>;
L_0x15808c618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155043840_0 .net/2u *"_ivl_4", 0 0, L_0x15808c618;  1 drivers
v0x155043900_0 .net *"_ivl_6", 1 0, L_0x142e1ef80;  1 drivers
v0x1550439a0_0 .net *"_ivl_8", 1 0, L_0x142e1f060;  1 drivers
v0x155043a50_0 .net "out_h", 0 0, L_0x142e1ec80;  1 drivers
v0x155043b10_0 .net "out_l", 0 0, L_0x142e1e760;  1 drivers
v0x155043be0_0 .net "out_vh", 0 0, L_0x142e1e9b0;  1 drivers
v0x155043c90_0 .net "out_vl", 0 0, L_0x142e1e450;  1 drivers
L_0x142e1ef80 .concat [ 1 1 0 0], L_0x142e1ec80, L_0x15808c618;
L_0x142e1f060 .concat [ 1 1 0 0], L_0x142e1e760, L_0x142e1e450;
L_0x142e1f180 .functor MUXZ 2, L_0x142e1f060, L_0x142e1ef80, L_0x142e1e9b0, C4<>;
S_0x155041eb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155041ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155041b70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155041bb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1550428e0_0 .net "in", 1 0, L_0x142e1edb0;  1 drivers
v0x1550429a0_0 .net "out", 0 0, L_0x142e1ec80;  alias, 1 drivers
v0x155042a50_0 .net "vld", 0 0, L_0x142e1e9b0;  alias, 1 drivers
L_0x142e1ea50 .part L_0x142e1edb0, 1, 1;
L_0x142e1ebe0 .part L_0x142e1edb0, 0, 1;
S_0x155042230 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155041eb0;
 .timescale -9 -12;
L_0x142e1eb30 .functor NOT 1, L_0x142e1ea50, C4<0>, C4<0>, C4<0>;
L_0x142e1ec80 .functor AND 1, L_0x142e1eb30, L_0x142e1ebe0, C4<1>, C4<1>;
v0x155042400_0 .net *"_ivl_2", 0 0, L_0x142e1ea50;  1 drivers
v0x1550424c0_0 .net *"_ivl_3", 0 0, L_0x142e1eb30;  1 drivers
v0x155042560_0 .net *"_ivl_5", 0 0, L_0x142e1ebe0;  1 drivers
L_0x142e1e9b0 .reduce/or L_0x142e1edb0;
S_0x1550425f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155041eb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550425f0
v0x155042840_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155042840_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155042840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_239.508 ;
    %load/vec4 v0x155042840_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_239.509, 5;
    %load/vec4 v0x155042840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155042840_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_239.508;
T_239.509 ;
    %end;
S_0x155042b50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155041ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155042d20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155042d60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1550435d0_0 .net "in", 1 0, L_0x142e1e890;  1 drivers
v0x155043690_0 .net "out", 0 0, L_0x142e1e760;  alias, 1 drivers
v0x155043740_0 .net "vld", 0 0, L_0x142e1e450;  alias, 1 drivers
L_0x142e1e530 .part L_0x142e1e890, 1, 1;
L_0x142e1e6c0 .part L_0x142e1e890, 0, 1;
S_0x155042f30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155042b50;
 .timescale -9 -12;
L_0x142e1e610 .functor NOT 1, L_0x142e1e530, C4<0>, C4<0>, C4<0>;
L_0x142e1e760 .functor AND 1, L_0x142e1e610, L_0x142e1e6c0, C4<1>, C4<1>;
v0x1550430f0_0 .net *"_ivl_2", 0 0, L_0x142e1e530;  1 drivers
v0x1550431b0_0 .net *"_ivl_3", 0 0, L_0x142e1e610;  1 drivers
v0x155043250_0 .net *"_ivl_5", 0 0, L_0x142e1e6c0;  1 drivers
L_0x142e1e450 .reduce/or L_0x142e1e890;
S_0x1550432e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155042b50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550432e0
v0x155043530_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155043530_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155043530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_240.510 ;
    %load/vec4 v0x155043530_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_240.511, 5;
    %load/vec4 v0x155043530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155043530_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_240.510;
T_240.511 ;
    %end;
S_0x155043d40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155041960;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155043d40
v0x155043f90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155043f90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155043f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_241.512 ;
    %load/vec4 v0x155043f90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_241.513, 5;
    %load/vec4 v0x155043f90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155043f90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_241.512;
T_241.513 ;
    %end;
S_0x1550442b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155041790;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155044480 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1550444c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1550469e0_0 .net "in", 3 0, L_0x142e1e3b0;  1 drivers
v0x155046aa0_0 .net "out", 1 0, L_0x142e1e250;  alias, 1 drivers
v0x155046b50_0 .net "vld", 0 0, L_0x142e1dfa0;  alias, 1 drivers
L_0x142e1d960 .part L_0x142e1e3b0, 0, 2;
L_0x142e1de80 .part L_0x142e1e3b0, 2, 2;
S_0x155044690 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1550442b0;
 .timescale -9 -12;
L_0x142e1dfa0 .functor OR 1, L_0x142e1d520, L_0x142e1da80, C4<0>, C4<0>;
L_0x15808c5d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550461e0_0 .net/2u *"_ivl_4", 0 0, L_0x15808c5d0;  1 drivers
v0x1550462a0_0 .net *"_ivl_6", 1 0, L_0x142e1e050;  1 drivers
v0x155046340_0 .net *"_ivl_8", 1 0, L_0x142e1e130;  1 drivers
v0x1550463f0_0 .net "out_h", 0 0, L_0x142e1dd50;  1 drivers
v0x1550464b0_0 .net "out_l", 0 0, L_0x142e1d830;  1 drivers
v0x155046580_0 .net "out_vh", 0 0, L_0x142e1da80;  1 drivers
v0x155046630_0 .net "out_vl", 0 0, L_0x142e1d520;  1 drivers
L_0x142e1e050 .concat [ 1 1 0 0], L_0x142e1dd50, L_0x15808c5d0;
L_0x142e1e130 .concat [ 1 1 0 0], L_0x142e1d830, L_0x142e1d520;
L_0x142e1e250 .functor MUXZ 2, L_0x142e1e130, L_0x142e1e050, L_0x142e1da80, C4<>;
S_0x155044850 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155044690;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155044540 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155044580 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155045280_0 .net "in", 1 0, L_0x142e1de80;  1 drivers
v0x155045340_0 .net "out", 0 0, L_0x142e1dd50;  alias, 1 drivers
v0x1550453f0_0 .net "vld", 0 0, L_0x142e1da80;  alias, 1 drivers
L_0x142e1db20 .part L_0x142e1de80, 1, 1;
L_0x142e1dcb0 .part L_0x142e1de80, 0, 1;
S_0x155044bd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155044850;
 .timescale -9 -12;
L_0x142e1dc00 .functor NOT 1, L_0x142e1db20, C4<0>, C4<0>, C4<0>;
L_0x142e1dd50 .functor AND 1, L_0x142e1dc00, L_0x142e1dcb0, C4<1>, C4<1>;
v0x155044da0_0 .net *"_ivl_2", 0 0, L_0x142e1db20;  1 drivers
v0x155044e60_0 .net *"_ivl_3", 0 0, L_0x142e1dc00;  1 drivers
v0x155044f00_0 .net *"_ivl_5", 0 0, L_0x142e1dcb0;  1 drivers
L_0x142e1da80 .reduce/or L_0x142e1de80;
S_0x155044f90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155044850;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155044f90
v0x1550451e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1550451e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550451e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_242.514 ;
    %load/vec4 v0x1550451e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_242.515, 5;
    %load/vec4 v0x1550451e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550451e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_242.514;
T_242.515 ;
    %end;
S_0x1550454f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155044690;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550456c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155045700 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155045f70_0 .net "in", 1 0, L_0x142e1d960;  1 drivers
v0x155046030_0 .net "out", 0 0, L_0x142e1d830;  alias, 1 drivers
v0x1550460e0_0 .net "vld", 0 0, L_0x142e1d520;  alias, 1 drivers
L_0x142e1d600 .part L_0x142e1d960, 1, 1;
L_0x142e1d790 .part L_0x142e1d960, 0, 1;
S_0x1550458d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1550454f0;
 .timescale -9 -12;
L_0x142e1d6e0 .functor NOT 1, L_0x142e1d600, C4<0>, C4<0>, C4<0>;
L_0x142e1d830 .functor AND 1, L_0x142e1d6e0, L_0x142e1d790, C4<1>, C4<1>;
v0x155045a90_0 .net *"_ivl_2", 0 0, L_0x142e1d600;  1 drivers
v0x155045b50_0 .net *"_ivl_3", 0 0, L_0x142e1d6e0;  1 drivers
v0x155045bf0_0 .net *"_ivl_5", 0 0, L_0x142e1d790;  1 drivers
L_0x142e1d520 .reduce/or L_0x142e1d960;
S_0x155045c80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1550454f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155045c80
v0x155045ed0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155045ed0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155045ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_243.516 ;
    %load/vec4 v0x155045ed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_243.517, 5;
    %load/vec4 v0x155045ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155045ed0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_243.516;
T_243.517 ;
    %end;
S_0x1550466e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1550442b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550466e0
v0x155046930_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155046930_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155046930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_244.518 ;
    %load/vec4 v0x155046930_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_244.519, 5;
    %load/vec4 v0x155046930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155046930_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_244.518;
T_244.519 ;
    %end;
S_0x155047150 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155041410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155047150
v0x1550473a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x1550473a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550473a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_245.520 ;
    %load/vec4 v0x1550473a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_245.521, 5;
    %load/vec4 v0x1550473a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550473a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_245.520;
T_245.521 ;
    %end;
S_0x1550476c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155041240;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155047890 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1550478d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15504d750_0 .net "in", 7 0, L_0x142e1d440;  1 drivers
v0x15504d810_0 .net "out", 2 0, L_0x142e1d2e0;  alias, 1 drivers
v0x15504d8c0_0 .net "vld", 0 0, L_0x142e1d030;  alias, 1 drivers
L_0x142e1c020 .part L_0x142e1d440, 0, 4;
L_0x142e1cf50 .part L_0x142e1d440, 4, 4;
S_0x155047aa0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1550476c0;
 .timescale -9 -12;
L_0x142e1d030 .functor OR 1, L_0x142e1bc10, L_0x142e1cb40, C4<0>, C4<0>;
L_0x15808c588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15504cf50_0 .net/2u *"_ivl_4", 0 0, L_0x15808c588;  1 drivers
v0x15504d010_0 .net *"_ivl_6", 2 0, L_0x142e1d0e0;  1 drivers
v0x15504d0b0_0 .net *"_ivl_8", 2 0, L_0x142e1d1c0;  1 drivers
v0x15504d160_0 .net "out_h", 1 0, L_0x142e1cdf0;  1 drivers
v0x15504d220_0 .net "out_l", 1 0, L_0x142e1bec0;  1 drivers
v0x15504d2f0_0 .net "out_vh", 0 0, L_0x142e1cb40;  1 drivers
v0x15504d3a0_0 .net "out_vl", 0 0, L_0x142e1bc10;  1 drivers
L_0x142e1d0e0 .concat [ 2 1 0 0], L_0x142e1cdf0, L_0x15808c588;
L_0x142e1d1c0 .concat [ 2 1 0 0], L_0x142e1bec0, L_0x142e1bc10;
L_0x142e1d2e0 .functor MUXZ 3, L_0x142e1d1c0, L_0x142e1d0e0, L_0x142e1cb40, C4<>;
S_0x155047c60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155047aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155047950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155047990 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15504a340_0 .net "in", 3 0, L_0x142e1cf50;  1 drivers
v0x15504a400_0 .net "out", 1 0, L_0x142e1cdf0;  alias, 1 drivers
v0x15504a4b0_0 .net "vld", 0 0, L_0x142e1cb40;  alias, 1 drivers
L_0x142e1c500 .part L_0x142e1cf50, 0, 2;
L_0x142e1ca20 .part L_0x142e1cf50, 2, 2;
S_0x155047fe0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155047c60;
 .timescale -9 -12;
L_0x142e1cb40 .functor OR 1, L_0x142e1c0c0, L_0x142e1c620, C4<0>, C4<0>;
L_0x15808c540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155049b40_0 .net/2u *"_ivl_4", 0 0, L_0x15808c540;  1 drivers
v0x155049c00_0 .net *"_ivl_6", 1 0, L_0x142e1cbf0;  1 drivers
v0x155049ca0_0 .net *"_ivl_8", 1 0, L_0x142e1ccd0;  1 drivers
v0x155049d50_0 .net "out_h", 0 0, L_0x142e1c8f0;  1 drivers
v0x155049e10_0 .net "out_l", 0 0, L_0x142e1c3d0;  1 drivers
v0x155049ee0_0 .net "out_vh", 0 0, L_0x142e1c620;  1 drivers
v0x155049f90_0 .net "out_vl", 0 0, L_0x142e1c0c0;  1 drivers
L_0x142e1cbf0 .concat [ 1 1 0 0], L_0x142e1c8f0, L_0x15808c540;
L_0x142e1ccd0 .concat [ 1 1 0 0], L_0x142e1c3d0, L_0x142e1c0c0;
L_0x142e1cdf0 .functor MUXZ 2, L_0x142e1ccd0, L_0x142e1cbf0, L_0x142e1c620, C4<>;
S_0x1550481b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155047fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155047e70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155047eb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155048be0_0 .net "in", 1 0, L_0x142e1ca20;  1 drivers
v0x155048ca0_0 .net "out", 0 0, L_0x142e1c8f0;  alias, 1 drivers
v0x155048d50_0 .net "vld", 0 0, L_0x142e1c620;  alias, 1 drivers
L_0x142e1c6c0 .part L_0x142e1ca20, 1, 1;
L_0x142e1c850 .part L_0x142e1ca20, 0, 1;
S_0x155048530 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1550481b0;
 .timescale -9 -12;
L_0x142e1c7a0 .functor NOT 1, L_0x142e1c6c0, C4<0>, C4<0>, C4<0>;
L_0x142e1c8f0 .functor AND 1, L_0x142e1c7a0, L_0x142e1c850, C4<1>, C4<1>;
v0x155048700_0 .net *"_ivl_2", 0 0, L_0x142e1c6c0;  1 drivers
v0x1550487c0_0 .net *"_ivl_3", 0 0, L_0x142e1c7a0;  1 drivers
v0x155048860_0 .net *"_ivl_5", 0 0, L_0x142e1c850;  1 drivers
L_0x142e1c620 .reduce/or L_0x142e1ca20;
S_0x1550488f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1550481b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550488f0
v0x155048b40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155048b40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155048b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_246.522 ;
    %load/vec4 v0x155048b40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_246.523, 5;
    %load/vec4 v0x155048b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155048b40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_246.522;
T_246.523 ;
    %end;
S_0x155048e50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155047fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155049020 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155049060 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1550498d0_0 .net "in", 1 0, L_0x142e1c500;  1 drivers
v0x155049990_0 .net "out", 0 0, L_0x142e1c3d0;  alias, 1 drivers
v0x155049a40_0 .net "vld", 0 0, L_0x142e1c0c0;  alias, 1 drivers
L_0x142e1c1a0 .part L_0x142e1c500, 1, 1;
L_0x142e1c330 .part L_0x142e1c500, 0, 1;
S_0x155049230 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155048e50;
 .timescale -9 -12;
L_0x142e1c280 .functor NOT 1, L_0x142e1c1a0, C4<0>, C4<0>, C4<0>;
L_0x142e1c3d0 .functor AND 1, L_0x142e1c280, L_0x142e1c330, C4<1>, C4<1>;
v0x1550493f0_0 .net *"_ivl_2", 0 0, L_0x142e1c1a0;  1 drivers
v0x1550494b0_0 .net *"_ivl_3", 0 0, L_0x142e1c280;  1 drivers
v0x155049550_0 .net *"_ivl_5", 0 0, L_0x142e1c330;  1 drivers
L_0x142e1c0c0 .reduce/or L_0x142e1c500;
S_0x1550495e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155048e50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550495e0
v0x155049830_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155049830_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155049830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_247.524 ;
    %load/vec4 v0x155049830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_247.525, 5;
    %load/vec4 v0x155049830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155049830_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_247.524;
T_247.525 ;
    %end;
S_0x15504a040 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155047c60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15504a040
v0x15504a290_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15504a290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15504a290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_248.526 ;
    %load/vec4 v0x15504a290_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_248.527, 5;
    %load/vec4 v0x15504a290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15504a290_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_248.526;
T_248.527 ;
    %end;
S_0x15504a5b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155047aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15504a780 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15504a7c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15504cce0_0 .net "in", 3 0, L_0x142e1c020;  1 drivers
v0x15504cda0_0 .net "out", 1 0, L_0x142e1bec0;  alias, 1 drivers
v0x15504ce50_0 .net "vld", 0 0, L_0x142e1bc10;  alias, 1 drivers
L_0x142e1b5d0 .part L_0x142e1c020, 0, 2;
L_0x142e1baf0 .part L_0x142e1c020, 2, 2;
S_0x15504a990 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15504a5b0;
 .timescale -9 -12;
L_0x142e1bc10 .functor OR 1, L_0x142e1b190, L_0x142e1b6f0, C4<0>, C4<0>;
L_0x15808c4f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15504c4e0_0 .net/2u *"_ivl_4", 0 0, L_0x15808c4f8;  1 drivers
v0x15504c5a0_0 .net *"_ivl_6", 1 0, L_0x142e1bcc0;  1 drivers
v0x15504c640_0 .net *"_ivl_8", 1 0, L_0x142e1bda0;  1 drivers
v0x15504c6f0_0 .net "out_h", 0 0, L_0x142e1b9c0;  1 drivers
v0x15504c7b0_0 .net "out_l", 0 0, L_0x142e1b4a0;  1 drivers
v0x15504c880_0 .net "out_vh", 0 0, L_0x142e1b6f0;  1 drivers
v0x15504c930_0 .net "out_vl", 0 0, L_0x142e1b190;  1 drivers
L_0x142e1bcc0 .concat [ 1 1 0 0], L_0x142e1b9c0, L_0x15808c4f8;
L_0x142e1bda0 .concat [ 1 1 0 0], L_0x142e1b4a0, L_0x142e1b190;
L_0x142e1bec0 .functor MUXZ 2, L_0x142e1bda0, L_0x142e1bcc0, L_0x142e1b6f0, C4<>;
S_0x15504ab50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15504a990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15504a840 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15504a880 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15504b580_0 .net "in", 1 0, L_0x142e1baf0;  1 drivers
v0x15504b640_0 .net "out", 0 0, L_0x142e1b9c0;  alias, 1 drivers
v0x15504b6f0_0 .net "vld", 0 0, L_0x142e1b6f0;  alias, 1 drivers
L_0x142e1b790 .part L_0x142e1baf0, 1, 1;
L_0x142e1b920 .part L_0x142e1baf0, 0, 1;
S_0x15504aed0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15504ab50;
 .timescale -9 -12;
L_0x142e1b870 .functor NOT 1, L_0x142e1b790, C4<0>, C4<0>, C4<0>;
L_0x142e1b9c0 .functor AND 1, L_0x142e1b870, L_0x142e1b920, C4<1>, C4<1>;
v0x15504b0a0_0 .net *"_ivl_2", 0 0, L_0x142e1b790;  1 drivers
v0x15504b160_0 .net *"_ivl_3", 0 0, L_0x142e1b870;  1 drivers
v0x15504b200_0 .net *"_ivl_5", 0 0, L_0x142e1b920;  1 drivers
L_0x142e1b6f0 .reduce/or L_0x142e1baf0;
S_0x15504b290 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15504ab50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15504b290
v0x15504b4e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15504b4e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15504b4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_249.528 ;
    %load/vec4 v0x15504b4e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_249.529, 5;
    %load/vec4 v0x15504b4e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15504b4e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_249.528;
T_249.529 ;
    %end;
S_0x15504b7f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15504a990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15504b9c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15504ba00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15504c270_0 .net "in", 1 0, L_0x142e1b5d0;  1 drivers
v0x15504c330_0 .net "out", 0 0, L_0x142e1b4a0;  alias, 1 drivers
v0x15504c3e0_0 .net "vld", 0 0, L_0x142e1b190;  alias, 1 drivers
L_0x142e1b270 .part L_0x142e1b5d0, 1, 1;
L_0x142e1b400 .part L_0x142e1b5d0, 0, 1;
S_0x15504bbd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15504b7f0;
 .timescale -9 -12;
L_0x142e1b350 .functor NOT 1, L_0x142e1b270, C4<0>, C4<0>, C4<0>;
L_0x142e1b4a0 .functor AND 1, L_0x142e1b350, L_0x142e1b400, C4<1>, C4<1>;
v0x15504bd90_0 .net *"_ivl_2", 0 0, L_0x142e1b270;  1 drivers
v0x15504be50_0 .net *"_ivl_3", 0 0, L_0x142e1b350;  1 drivers
v0x15504bef0_0 .net *"_ivl_5", 0 0, L_0x142e1b400;  1 drivers
L_0x142e1b190 .reduce/or L_0x142e1b5d0;
S_0x15504bf80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15504b7f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15504bf80
v0x15504c1d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15504c1d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15504c1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_250.530 ;
    %load/vec4 v0x15504c1d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_250.531, 5;
    %load/vec4 v0x15504c1d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15504c1d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_250.530;
T_250.531 ;
    %end;
S_0x15504c9e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15504a5b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15504c9e0
v0x15504cc30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15504cc30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15504cc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_251.532 ;
    %load/vec4 v0x15504cc30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_251.533, 5;
    %load/vec4 v0x15504cc30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15504cc30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_251.532;
T_251.533 ;
    %end;
S_0x15504d450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1550476c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15504d450
v0x15504d6a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15504d6a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15504d6a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_252.534 ;
    %load/vec4 v0x15504d6a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_252.535, 5;
    %load/vec4 v0x15504d6a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15504d6a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_252.534;
T_252.535 ;
    %end;
S_0x15504dec0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155040ec0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15504dec0
v0x15504e110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x15504e110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15504e110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_253.536 ;
    %load/vec4 v0x15504e110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_253.537, 5;
    %load/vec4 v0x15504e110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15504e110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_253.536;
T_253.537 ;
    %end;
S_0x15504e430 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x155040b10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15504e430
v0x15504e690_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x15504e690_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15504e690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_254.538 ;
    %load/vec4 v0x15504e690_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_254.539, 5;
    %load/vec4 v0x15504e690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15504e690_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_254.538;
T_254.539 ;
    %end;
S_0x15504f6c0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15504f980 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x15808cb28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15504ff40_0 .net/2u *"_ivl_0", 0 0, L_0x15808cb28;  1 drivers
L_0x15808cb70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155050000_0 .net/2u *"_ivl_4", 0 0, L_0x15808cb70;  1 drivers
v0x1550500a0_0 .net "a", 6 0, L_0x142e23540;  1 drivers
v0x155050150_0 .net "ain", 7 0, L_0x142e23200;  1 drivers
v0x155050210_0 .net "b", 6 0, L_0x142e22840;  1 drivers
v0x1550502f0_0 .net "bin", 7 0, L_0x142e23320;  1 drivers
v0x155050390_0 .net "c", 7 0, L_0x142e23440;  alias, 1 drivers
L_0x142e23200 .concat [ 7 1 0 0], L_0x142e23540, L_0x15808cb28;
L_0x142e23320 .concat [ 7 1 0 0], L_0x142e22840, L_0x15808cb70;
S_0x15504fa90 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15504f6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15504fc50 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x15504fa00_0 .net "a", 7 0, L_0x142e23200;  alias, 1 drivers
v0x15504fd80_0 .net "b", 7 0, L_0x142e23320;  alias, 1 drivers
v0x15504fe30_0 .net "c", 7 0, L_0x142e23440;  alias, 1 drivers
L_0x142e23440 .arith/sub 8, L_0x142e23200, L_0x142e23320;
S_0x155050480 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x155017220;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x155050640 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x155050680 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x142e2c520 .functor NOT 7, L_0x142e2d040, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x142e2c8b0 .functor NOT 1, L_0x142e2c810, C4<0>, C4<0>, C4<0>;
L_0x142e2cae0 .functor OR 1, L_0x142e2c8b0, L_0x142e2ca00, C4<0>, C4<0>;
v0x155050cf0_0 .net *"_ivl_10", 0 0, L_0x142e2c8b0;  1 drivers
v0x155050da0_0 .net *"_ivl_13", 1 0, L_0x142e2c920;  1 drivers
v0x155050e50_0 .net *"_ivl_15", 0 0, L_0x142e2ca00;  1 drivers
v0x155050f00_0 .net *"_ivl_17", 0 0, L_0x142e2cae0;  1 drivers
v0x155050fa0_0 .net *"_ivl_19", 3 0, L_0x142e2cbd0;  1 drivers
L_0x15808d308 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x155051090_0 .net/2u *"_ivl_20", 3 0, L_0x15808d308;  1 drivers
v0x155051140_0 .net *"_ivl_22", 3 0, L_0x142e2ccb0;  1 drivers
v0x1550511f0_0 .net *"_ivl_25", 3 0, L_0x142e2cdf0;  1 drivers
v0x1550512a0_0 .net *"_ivl_5", 0 0, L_0x142e2c610;  1 drivers
v0x1550513b0_0 .net *"_ivl_9", 0 0, L_0x142e2c810;  1 drivers
v0x155051460_0 .net "e_o", 1 0, L_0x142e2bf30;  alias, 1 drivers
v0x155051510_0 .net "exp_o", 6 0, L_0x142e2d040;  1 drivers
v0x1550515c0_0 .net "exp_oN", 6 0, L_0x142e2c6b0;  1 drivers
v0x155051670_0 .net "exp_oN_tmp", 6 0, L_0x142e2bfd0;  1 drivers
v0x155051730_0 .net "r_o", 3 0, L_0x142e2cf60;  alias, 1 drivers
L_0x142e2bf30 .part L_0x142e2d040, 0, 2;
L_0x142e2c610 .part L_0x142e2d040, 6, 1;
L_0x142e2c6b0 .functor MUXZ 7, L_0x142e2d040, L_0x142e2bfd0, L_0x142e2c610, C4<>;
L_0x142e2c810 .part L_0x142e2d040, 6, 1;
L_0x142e2c920 .part L_0x142e2c6b0, 0, 2;
L_0x142e2ca00 .reduce/or L_0x142e2c920;
L_0x142e2cbd0 .part L_0x142e2c6b0, 2, 4;
L_0x142e2ccb0 .arith/sum 4, L_0x142e2cbd0, L_0x15808d308;
L_0x142e2cdf0 .part L_0x142e2c6b0, 2, 4;
L_0x142e2cf60 .functor MUXZ 4, L_0x142e2cdf0, L_0x142e2ccb0, L_0x142e2cae0, C4<>;
S_0x155050850 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x155050480;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x155050a20 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x15808d2c0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x155050aa0_0 .net/2u *"_ivl_0", 6 0, L_0x15808d2c0;  1 drivers
v0x155050b60_0 .net "a", 6 0, L_0x142e2c520;  1 drivers
v0x155050c00_0 .net "c", 6 0, L_0x142e2bfd0;  alias, 1 drivers
L_0x142e2bfd0 .arith/sum 7, L_0x142e2c520, L_0x15808d2c0;
S_0x155056ce0 .scope function.vec4.s16, "trunc_nbits_abs" "trunc_nbits_abs" 3 30, 3 30 0, S_0x1551045f0;
 .timescale -9 -12;
v0x155056ea0_0 .var "P", 15 0;
; Variable trunc_nbits_abs is vec4 return value of scope S_0x155056ce0
TD_fault_checker_tb.dut.trunc_nbits_abs ;
    %load/vec4 v0x155056ea0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_255.540, 4;
    %load/vec4 v0x155056ea0_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to trunc_nbits_abs (store_vec4_to_lval)
    %jmp T_255.541;
T_255.540 ;
    %load/vec4 v0x155056ea0_0;
    %ret/vec4 0, 0, 16;  Assign to trunc_nbits_abs (store_vec4_to_lval)
T_255.541 ;
    %end;
S_0x155057000 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 40, 3 40 0, S_0x1551045f0;
 .timescale -9 -12;
v0x1550571c0_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x155057000
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x1550571c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
S_0x155057300 .scope module, "trunc_reverse_adder" "posit_add" 3 266, 4 2 0, S_0x1551045f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x1550574c0 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x155057500 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x155057540 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x142e31010 .functor BUFZ 1, L_0x142e4e540, C4<0>, C4<0>, C4<0>;
L_0x142e316a0 .functor NOT 1, L_0x142e31310, C4<0>, C4<0>, C4<0>;
L_0x142e31710 .functor AND 1, L_0x142e31600, L_0x142e316a0, C4<1>, C4<1>;
L_0x142e31920 .functor NOT 1, L_0x142e314d0, C4<0>, C4<0>, C4<0>;
L_0x142e319b0 .functor AND 1, L_0x142e31820, L_0x142e31920, C4<1>, C4<1>;
L_0x142e31b60 .functor OR 1, L_0x142e31ac0, L_0x142e31310, C4<0>, C4<0>;
L_0x142e31c30 .functor NOT 1, L_0x142e31b60, C4<0>, C4<0>, C4<0>;
L_0x142e31eb0 .functor OR 1, L_0x142e31d20, L_0x142e314d0, C4<0>, C4<0>;
L_0x142e31f20 .functor NOT 1, L_0x142e31eb0, C4<0>, C4<0>, C4<0>;
L_0x142e32020 .functor OR 1, L_0x142e31710, L_0x142e319b0, C4<0>, C4<0>;
L_0x142e320d0 .functor AND 1, L_0x142e31c30, L_0x142e31f20, C4<1>, C4<1>;
L_0x142e3ffc0 .functor XNOR 1, L_0x142e31080, L_0x142e31120, C4<0>, C4<0>;
L_0x142e41d10 .functor BUFZ 4, L_0x142e41a20, C4<0000>, C4<0000>, C4<0000>;
L_0x142e43720 .functor OR 1, L_0x142e41be0, L_0x142e43860, C4<0>, C4<0>;
L_0x142e4c570 .functor OR 1, L_0x142e4c430, L_0x142e4c830, C4<0>, C4<0>;
L_0x142e41e00 .functor AND 1, L_0x142e4a510, L_0x142e4c570, C4<1>, C4<1>;
L_0x142e4ca10 .functor AND 1, L_0x142e4a470, L_0x142e4a510, C4<1>, C4<1>;
L_0x142e4cb50 .functor OR 1, L_0x142e4c430, L_0x142e4c830, C4<0>, C4<0>;
L_0x142e4c910 .functor NOT 1, L_0x142e4cb50, C4<0>, C4<0>, C4<0>;
L_0x142e4cca0 .functor AND 1, L_0x142e4ca10, L_0x142e4c910, C4<1>, C4<1>;
L_0x142e4cd10 .functor OR 1, L_0x142e41e00, L_0x142e4cca0, C4<0>, C4<0>;
L_0x142e4dbf0 .functor OR 1, L_0x142e32020, L_0x142e320d0, C4<0>, C4<0>;
L_0x142e4dd00 .functor NOT 1, L_0x142e4dc60, C4<0>, C4<0>, C4<0>;
L_0x142e4de70 .functor OR 1, L_0x142e4dbf0, L_0x142e4dd00, C4<0>, C4<0>;
L_0x142e4e380 .functor BUFZ 1, L_0x142e31010, C4<0>, C4<0>, C4<0>;
v0x1550a4390_0 .net "DSR_e_diff", 3 0, L_0x142e41d10;  1 drivers
v0x1550a4440_0 .net "DSR_left_out", 15 0, L_0x142e49810;  1 drivers
v0x1550a44e0_0 .net "DSR_left_out_t", 15 0, L_0x142e495e0;  1 drivers
v0x1550a45b0_0 .net "DSR_right_in", 15 0, L_0x142e305b0;  1 drivers
v0x1550a4660_0 .net "DSR_right_out", 15 0, L_0x142e42db0;  1 drivers
v0x1550a47b0_0 .net "G", 0 0, L_0x142e4a510;  1 drivers
v0x1550a4840_0 .net "L", 0 0, L_0x142e4a470;  1 drivers
v0x1550a48d0_0 .net "LOD_in", 15 0, L_0x142e43a50;  1 drivers
v0x1550a4970_0 .net "R", 0 0, L_0x142e4c430;  1 drivers
v0x1550a4a80_0 .net "St", 0 0, L_0x142e4c830;  1 drivers
v0x1550a4b10_0 .net *"_ivl_10", 14 0, L_0x142e311f0;  1 drivers
v0x1550a4bc0_0 .net *"_ivl_100", 0 0, L_0x142e417b0;  1 drivers
L_0x15808e2c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1550a4c60_0 .net/2u *"_ivl_101", 3 0, L_0x15808e2c8;  1 drivers
v0x1550a4d10_0 .net *"_ivl_104", 3 0, L_0x142e41b40;  1 drivers
v0x1550a4dc0_0 .net *"_ivl_112", 0 0, L_0x142e41be0;  1 drivers
v0x1550a4e70_0 .net *"_ivl_114", 0 0, L_0x142e43860;  1 drivers
v0x1550a4f20_0 .net *"_ivl_115", 0 0, L_0x142e43720;  1 drivers
v0x1550a50b0_0 .net *"_ivl_118", 14 0, L_0x142e43790;  1 drivers
v0x1550a5140_0 .net *"_ivl_124", 0 0, L_0x142e49770;  1 drivers
v0x1550a51f0_0 .net *"_ivl_126", 14 0, L_0x142e43af0;  1 drivers
L_0x15808e868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550a52a0_0 .net/2u *"_ivl_127", 0 0, L_0x15808e868;  1 drivers
v0x1550a5350_0 .net *"_ivl_129", 15 0, L_0x142e49980;  1 drivers
L_0x15808e940 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1550a5400_0 .net/2u *"_ivl_135", 2 0, L_0x15808e940;  1 drivers
v0x1550a54b0_0 .net *"_ivl_14", 14 0, L_0x142e313f0;  1 drivers
L_0x15808eb80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1550a5560_0 .net/2u *"_ivl_143", 15 0, L_0x15808eb80;  1 drivers
v0x1550a5610_0 .net *"_ivl_154", 17 0, L_0x142e4c4d0;  1 drivers
v0x1550a56c0_0 .net *"_ivl_157", 0 0, L_0x142e4c570;  1 drivers
v0x1550a5770_0 .net *"_ivl_159", 0 0, L_0x142e41e00;  1 drivers
v0x1550a5820_0 .net *"_ivl_161", 0 0, L_0x142e4ca10;  1 drivers
v0x1550a58d0_0 .net *"_ivl_163", 0 0, L_0x142e4cb50;  1 drivers
v0x1550a5980_0 .net *"_ivl_165", 0 0, L_0x142e4c910;  1 drivers
v0x1550a5a30_0 .net *"_ivl_167", 0 0, L_0x142e4cca0;  1 drivers
L_0x15808ebc8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1550a5ae0_0 .net/2u *"_ivl_171", 14 0, L_0x15808ebc8;  1 drivers
v0x1550a4fd0_0 .net *"_ivl_177", 31 0, L_0x142e4d3b0;  1 drivers
v0x1550a5d70_0 .net *"_ivl_18", 0 0, L_0x142e31600;  1 drivers
L_0x15808eca0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1550a5e00_0 .net *"_ivl_180", 27 0, L_0x15808eca0;  1 drivers
L_0x15808ece8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x1550a5ea0_0 .net/2u *"_ivl_181", 31 0, L_0x15808ece8;  1 drivers
v0x1550a5f50_0 .net *"_ivl_183", 0 0, L_0x142e4cf70;  1 drivers
v0x1550a5ff0_0 .net *"_ivl_186", 15 0, L_0x142e4d010;  1 drivers
v0x1550a60a0_0 .net *"_ivl_188", 15 0, L_0x142e4d750;  1 drivers
v0x1550a6150_0 .net *"_ivl_19", 0 0, L_0x142e316a0;  1 drivers
L_0x15808ed30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1550a6200_0 .net *"_ivl_191", 15 0, L_0x15808ed30;  1 drivers
v0x1550a62b0_0 .net *"_ivl_194", 15 0, L_0x142e4d550;  1 drivers
v0x1550a6360_0 .net *"_ivl_197", 0 0, L_0x142e4dbf0;  1 drivers
v0x1550a6410_0 .net *"_ivl_200", 0 0, L_0x142e4dc60;  1 drivers
v0x1550a64c0_0 .net *"_ivl_201", 0 0, L_0x142e4dd00;  1 drivers
v0x1550a6570_0 .net *"_ivl_203", 0 0, L_0x142e4de70;  1 drivers
L_0x15808ed78 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1550a6620_0 .net/2u *"_ivl_205", 14 0, L_0x15808ed78;  1 drivers
v0x1550a66d0_0 .net *"_ivl_207", 15 0, L_0x142e4dee0;  1 drivers
v0x1550a6780_0 .net *"_ivl_210", 14 0, L_0x142e4d990;  1 drivers
v0x1550a6830_0 .net *"_ivl_211", 15 0, L_0x142e4da30;  1 drivers
v0x1550a68e0_0 .net *"_ivl_24", 0 0, L_0x142e31820;  1 drivers
v0x1550a6990_0 .net *"_ivl_25", 0 0, L_0x142e31920;  1 drivers
v0x1550a6a40_0 .net *"_ivl_30", 0 0, L_0x142e31ac0;  1 drivers
v0x1550a6af0_0 .net *"_ivl_31", 0 0, L_0x142e31b60;  1 drivers
v0x1550a6ba0_0 .net *"_ivl_36", 0 0, L_0x142e31d20;  1 drivers
v0x1550a6c50_0 .net *"_ivl_37", 0 0, L_0x142e31eb0;  1 drivers
L_0x15808d788 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1550a6d00_0 .net *"_ivl_45", 15 0, L_0x15808d788;  1 drivers
v0x1550a6db0_0 .net *"_ivl_48", 15 0, L_0x142e32260;  1 drivers
L_0x15808d7d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1550a6e60_0 .net *"_ivl_51", 15 0, L_0x15808d7d0;  1 drivers
v0x1550a6f10_0 .net *"_ivl_54", 15 0, L_0x142e325c0;  1 drivers
v0x1550a6fc0_0 .net *"_ivl_62", 14 0, L_0x142e3fbb0;  1 drivers
v0x1550a7070_0 .net *"_ivl_64", 14 0, L_0x142e3fc50;  1 drivers
v0x1550a7120_0 .net *"_ivl_65", 0 0, L_0x142e3fb10;  1 drivers
L_0x15808dff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1550a71c0_0 .net/2u *"_ivl_67", 0 0, L_0x15808dff8;  1 drivers
L_0x15808e040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550a5b90_0 .net/2u *"_ivl_69", 0 0, L_0x15808e040;  1 drivers
v0x1550a5c40_0 .net *"_ivl_98", 2 0, L_0x142e41900;  1 drivers
v0x1550a7250_0 .net "add_m", 16 0, L_0x142e434a0;  1 drivers
v0x1550a72e0_0 .net "add_m_in1", 15 0, L_0x142e306d0;  1 drivers
v0x1550a7370_0 .net "diff", 7 0, L_0x142e415d0;  1 drivers
v0x1550a7400_0 .net "done", 0 0, L_0x142e4e380;  alias, 1 drivers
v0x1550a7490_0 .net "e1", 1 0, L_0x142e38df0;  1 drivers
v0x1550a7520_0 .net "e2", 1 0, L_0x142e3f680;  1 drivers
v0x1550a75b0_0 .net "e_o", 1 0, L_0x142e4a080;  1 drivers
v0x1550a7640_0 .net "exp_diff", 3 0, L_0x142e41a20;  1 drivers
v0x1550a76d0_0 .net "in1", 15 0, L_0x1550ac200;  alias, 1 drivers
v0x1550a7770_0 .net "in1_gt_in2", 0 0, L_0x142e3fe20;  1 drivers
v0x1550a7810_0 .net "in2", 15 0, L_0x142e4e5f0;  1 drivers
v0x1550a78c0_0 .net "inf", 0 0, L_0x142e32020;  alias, 1 drivers
v0x1550a7960_0 .net "inf1", 0 0, L_0x142e31710;  1 drivers
v0x1550a7a00_0 .net "inf2", 0 0, L_0x142e319b0;  1 drivers
v0x1550a7aa0_0 .net "le", 1 0, L_0x142e40620;  1 drivers
v0x1550a7b50_0 .net "le_o", 7 0, L_0x142e4a210;  1 drivers
v0x1550a7c10_0 .net "le_o_tmp", 7 0, L_0x142e49de0;  1 drivers
v0x1550a7ca0_0 .net "left_shift", 3 0, L_0x142e484c0;  1 drivers
v0x1550a7d40_0 .net "lm", 14 0, L_0x142e40930;  1 drivers
v0x1550a7df0_0 .net "lr", 3 0, L_0x142e40360;  1 drivers
v0x1550a7eb0_0 .net "lr_N", 4 0, L_0x142e40d90;  1 drivers
v0x1550a7f60_0 .net "lrc", 0 0, L_0x142e40170;  1 drivers
v0x1550a8010_0 .net "ls", 0 0, L_0x142e3fd70;  1 drivers
v0x1550a80a0_0 .net "m1", 14 0, L_0x142e3f8d0;  1 drivers
v0x1550a8140_0 .net "m2", 14 0, L_0x142e3f9f0;  1 drivers
v0x1550a81f0_0 .net "mant1", 13 0, L_0x142e38f20;  1 drivers
v0x1550a82b0_0 .net "mant2", 13 0, L_0x142e3f7b0;  1 drivers
v0x1550a8360_0 .net "mant_ovf", 1 0, L_0x142e43680;  1 drivers
v0x1550a8400_0 .net "op", 0 0, L_0x142e3ffc0;  1 drivers
v0x1550a84b0_0 .net "out", 15 0, L_0x142e4db10;  alias, 1 drivers
v0x1550a8550_0 .net "r_o", 3 0, L_0x142e4b0b0;  1 drivers
v0x1550a8630_0 .net "rc1", 0 0, L_0x142e32800;  1 drivers
v0x1550a86c0_0 .net "rc2", 0 0, L_0x142e390b0;  1 drivers
v0x1550a8770_0 .net "regime1", 3 0, L_0x142e379d0;  1 drivers
v0x1550a8820_0 .net "regime2", 3 0, L_0x142e3e240;  1 drivers
v0x1550a88d0_0 .net "rnd_ulp", 15 0, L_0x142e4cc00;  1 drivers
v0x1550a8980_0 .net "s1", 0 0, L_0x142e31080;  1 drivers
v0x1550a8a10_0 .net "s2", 0 0, L_0x142e31120;  1 drivers
v0x1550a8aa0_0 .net "se", 1 0, L_0x142e40400;  1 drivers
v0x1550a8b50_0 .net "sm", 14 0, L_0x142e406c0;  1 drivers
v0x1550a8c00_0 .net "sr", 3 0, L_0x142e40210;  1 drivers
v0x1550a8cc0_0 .net "sr_N", 4 0, L_0x142e41230;  1 drivers
v0x1550a8d70_0 .net "src", 0 0, L_0x142e3fec0;  1 drivers
v0x1550a8e20_0 .net "start", 0 0, L_0x142e4e540;  1 drivers
v0x1550a8eb0_0 .net "start0", 0 0, L_0x142e31010;  1 drivers
v0x1550a8f40_0 .net "tmp1_o", 50 0, L_0x142e4c220;  1 drivers
v0x1550a9000_0 .net "tmp1_oN", 15 0, L_0x142e4d670;  1 drivers
v0x1550a90a0_0 .net "tmp1_o_rnd", 15 0, L_0x142e4d8f0;  1 drivers
v0x1550a9150_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x142e4d1d0;  1 drivers
v0x1550a9230_0 .net "tmp_o", 34 0, L_0x142e30e70;  1 drivers
v0x1550a92e0_0 .net "ulp", 0 0, L_0x142e4cd10;  1 drivers
v0x1550a9380_0 .net "xin1", 15 0, L_0x142e32360;  1 drivers
v0x1550a9420_0 .net "xin2", 15 0, L_0x142e32660;  1 drivers
v0x1550a94d0_0 .net "zero", 0 0, L_0x142e320d0;  alias, 1 drivers
v0x1550a9560_0 .net "zero1", 0 0, L_0x142e31c30;  1 drivers
v0x1550a9600_0 .net "zero2", 0 0, L_0x142e31f20;  1 drivers
v0x1550a96a0_0 .net "zero_tmp1", 0 0, L_0x142e31310;  1 drivers
v0x1550a9740_0 .net "zero_tmp2", 0 0, L_0x142e314d0;  1 drivers
L_0x142e307f0 .part L_0x142e4a210, 6, 1;
L_0x142e30b70 .part L_0x142e4a210, 6, 1;
L_0x142e30ab0 .part L_0x142e49810, 0, 15;
L_0x142e31080 .part L_0x1550ac200, 15, 1;
L_0x142e31120 .part L_0x142e4e5f0, 15, 1;
L_0x142e311f0 .part L_0x1550ac200, 0, 15;
L_0x142e31310 .reduce/or L_0x142e311f0;
L_0x142e313f0 .part L_0x142e4e5f0, 0, 15;
L_0x142e314d0 .reduce/or L_0x142e313f0;
L_0x142e31600 .part L_0x1550ac200, 15, 1;
L_0x142e31820 .part L_0x142e4e5f0, 15, 1;
L_0x142e31ac0 .part L_0x1550ac200, 15, 1;
L_0x142e31d20 .part L_0x142e4e5f0, 15, 1;
L_0x142e32260 .arith/sub 16, L_0x15808d788, L_0x1550ac200;
L_0x142e32360 .functor MUXZ 16, L_0x1550ac200, L_0x142e32260, L_0x142e31080, C4<>;
L_0x142e325c0 .arith/sub 16, L_0x15808d7d0, L_0x142e4e5f0;
L_0x142e32660 .functor MUXZ 16, L_0x142e4e5f0, L_0x142e325c0, L_0x142e31120, C4<>;
L_0x142e3f8d0 .concat [ 14 1 0 0], L_0x142e38f20, L_0x142e31310;
L_0x142e3f9f0 .concat [ 14 1 0 0], L_0x142e3f7b0, L_0x142e314d0;
L_0x142e3fbb0 .part L_0x142e32360, 0, 15;
L_0x142e3fc50 .part L_0x142e32660, 0, 15;
L_0x142e3fb10 .cmp/ge 15, L_0x142e3fbb0, L_0x142e3fc50;
L_0x142e3fe20 .functor MUXZ 1, L_0x15808e040, L_0x15808dff8, L_0x142e3fb10, C4<>;
L_0x142e3fd70 .functor MUXZ 1, L_0x142e31120, L_0x142e31080, L_0x142e3fe20, C4<>;
L_0x142e40170 .functor MUXZ 1, L_0x142e390b0, L_0x142e32800, L_0x142e3fe20, C4<>;
L_0x142e3fec0 .functor MUXZ 1, L_0x142e32800, L_0x142e390b0, L_0x142e3fe20, C4<>;
L_0x142e40360 .functor MUXZ 4, L_0x142e3e240, L_0x142e379d0, L_0x142e3fe20, C4<>;
L_0x142e40210 .functor MUXZ 4, L_0x142e379d0, L_0x142e3e240, L_0x142e3fe20, C4<>;
L_0x142e40620 .functor MUXZ 2, L_0x142e3f680, L_0x142e38df0, L_0x142e3fe20, C4<>;
L_0x142e40400 .functor MUXZ 2, L_0x142e38df0, L_0x142e3f680, L_0x142e3fe20, C4<>;
L_0x142e40930 .functor MUXZ 15, L_0x142e3f9f0, L_0x142e3f8d0, L_0x142e3fe20, C4<>;
L_0x142e406c0 .functor MUXZ 15, L_0x142e3f8d0, L_0x142e3f9f0, L_0x142e3fe20, C4<>;
L_0x142e416d0 .concat [ 2 5 0 0], L_0x142e40620, L_0x142e40d90;
L_0x142e409d0 .concat [ 2 5 0 0], L_0x142e40400, L_0x142e41230;
L_0x142e41900 .part L_0x142e415d0, 4, 3;
L_0x142e417b0 .reduce/or L_0x142e41900;
L_0x142e41b40 .part L_0x142e415d0, 0, 4;
L_0x142e41a20 .functor MUXZ 4, L_0x142e41b40, L_0x15808e2c8, L_0x142e417b0, C4<>;
L_0x142e43680 .part L_0x142e434a0, 15, 2;
L_0x142e41be0 .part L_0x142e434a0, 16, 1;
L_0x142e43860 .part L_0x142e434a0, 15, 1;
L_0x142e43790 .part L_0x142e434a0, 0, 15;
L_0x142e43a50 .concat [ 15 1 0 0], L_0x142e43790, L_0x142e43720;
L_0x142e496d0 .part L_0x142e434a0, 1, 16;
L_0x142e49770 .part L_0x142e495e0, 15, 1;
L_0x142e43af0 .part L_0x142e495e0, 0, 15;
L_0x142e49980 .concat [ 1 15 0 0], L_0x15808e868, L_0x142e43af0;
L_0x142e49810 .functor MUXZ 16, L_0x142e49980, L_0x142e495e0, L_0x142e49770, C4<>;
L_0x142e49f60 .concat [ 2 5 0 0], L_0x142e40620, L_0x142e40d90;
L_0x142e49a20 .concat [ 4 3 0 0], L_0x142e484c0, L_0x15808e940;
L_0x142e4a390 .part L_0x142e43680, 1, 1;
L_0x142e4b190 .part L_0x142e4a210, 0, 7;
L_0x142e4c310 .concat [ 16 35 0 0], L_0x15808eb80, L_0x142e30e70;
L_0x142e4a470 .part L_0x142e4c220, 20, 1;
L_0x142e4a510 .part L_0x142e4c220, 19, 1;
L_0x142e4c430 .part L_0x142e4c220, 18, 1;
L_0x142e4c4d0 .part L_0x142e4c220, 0, 18;
L_0x142e4c830 .reduce/or L_0x142e4c4d0;
L_0x142e4cc00 .concat [ 1 15 0 0], L_0x142e4cd10, L_0x15808ebc8;
L_0x142e4d2d0 .part L_0x142e4c220, 19, 16;
L_0x142e4d3b0 .concat [ 4 28 0 0], L_0x142e4b0b0, L_0x15808eca0;
L_0x142e4cf70 .cmp/gt 32, L_0x15808ece8, L_0x142e4d3b0;
L_0x142e4d010 .part L_0x142e4d1d0, 0, 16;
L_0x142e4d750 .part L_0x142e4c220, 19, 16;
L_0x142e4d8f0 .functor MUXZ 16, L_0x142e4d750, L_0x142e4d010, L_0x142e4cf70, C4<>;
L_0x142e4d550 .arith/sub 16, L_0x15808ed30, L_0x142e4d8f0;
L_0x142e4d670 .functor MUXZ 16, L_0x142e4d8f0, L_0x142e4d550, L_0x142e3fd70, C4<>;
L_0x142e4dc60 .part L_0x142e49810, 15, 1;
L_0x142e4dee0 .concat [ 15 1 0 0], L_0x15808ed78, L_0x142e32020;
L_0x142e4d990 .part L_0x142e4d670, 1, 15;
L_0x142e4da30 .concat [ 15 1 0 0], L_0x142e4d990, L_0x142e3fd70;
L_0x142e4db10 .functor MUXZ 16, L_0x142e4da30, L_0x142e4dee0, L_0x142e4de70, C4<>;
S_0x155057810 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x1550575c0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x155057600 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x142e495e0 .functor BUFZ 16, L_0x142e49040, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808e820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155058af0_0 .net *"_ivl_10", 0 0, L_0x15808e820;  1 drivers
v0x155058bb0_0 .net *"_ivl_5", 0 0, L_0x142e49160;  1 drivers
v0x155058c60_0 .net *"_ivl_6", 15 0, L_0x142e493a0;  1 drivers
v0x155058d20_0 .net *"_ivl_8", 14 0, L_0x142e49300;  1 drivers
v0x155058dd0_0 .net "a", 15 0, L_0x142e496d0;  1 drivers
v0x155058ec0_0 .net "b", 3 0, L_0x142e484c0;  alias, 1 drivers
v0x155058f70_0 .net "c", 15 0, L_0x142e495e0;  alias, 1 drivers
v0x155059020 .array "tmp", 0 3;
v0x155059020_0 .net v0x155059020 0, 15 0, L_0x142e49440; 1 drivers
v0x155059020_1 .net v0x155059020 1, 15 0, L_0x142e48880; 1 drivers
v0x155059020_2 .net v0x155059020 2, 15 0, L_0x142e48c80; 1 drivers
v0x155059020_3 .net v0x155059020 3, 15 0, L_0x142e49040; 1 drivers
L_0x142e48660 .part L_0x142e484c0, 1, 1;
L_0x142e489e0 .part L_0x142e484c0, 2, 1;
L_0x142e48da0 .part L_0x142e484c0, 3, 1;
L_0x142e49160 .part L_0x142e484c0, 0, 1;
L_0x142e49300 .part L_0x142e496d0, 0, 15;
L_0x142e493a0 .concat [ 1 15 0 0], L_0x15808e820, L_0x142e49300;
L_0x142e49440 .functor MUXZ 16, L_0x142e496d0, L_0x142e493a0, L_0x142e49160, C4<>;
S_0x155057b90 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x155057810;
 .timescale -9 -12;
P_0x155057d70 .param/l "i" 1 4 296, +C4<01>;
v0x155057e10_0 .net *"_ivl_1", 0 0, L_0x142e48660;  1 drivers
v0x155057ea0_0 .net *"_ivl_3", 15 0, L_0x142e487a0;  1 drivers
v0x155057f30_0 .net *"_ivl_5", 13 0, L_0x142e48700;  1 drivers
L_0x15808e748 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155057fc0_0 .net *"_ivl_7", 1 0, L_0x15808e748;  1 drivers
L_0x142e48700 .part L_0x142e49440, 0, 14;
L_0x142e487a0 .concat [ 2 14 0 0], L_0x15808e748, L_0x142e48700;
L_0x142e48880 .functor MUXZ 16, L_0x142e49440, L_0x142e487a0, L_0x142e48660, C4<>;
S_0x155058060 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x155057810;
 .timescale -9 -12;
P_0x155058240 .param/l "i" 1 4 296, +C4<010>;
v0x1550582d0_0 .net *"_ivl_1", 0 0, L_0x142e489e0;  1 drivers
v0x155058380_0 .net *"_ivl_3", 15 0, L_0x142e48b60;  1 drivers
v0x155058430_0 .net *"_ivl_5", 11 0, L_0x142e48a80;  1 drivers
L_0x15808e790 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1550584f0_0 .net *"_ivl_7", 3 0, L_0x15808e790;  1 drivers
L_0x142e48a80 .part L_0x142e48880, 0, 12;
L_0x142e48b60 .concat [ 4 12 0 0], L_0x15808e790, L_0x142e48a80;
L_0x142e48c80 .functor MUXZ 16, L_0x142e48880, L_0x142e48b60, L_0x142e489e0, C4<>;
S_0x1550585a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x155057810;
 .timescale -9 -12;
P_0x155058790 .param/l "i" 1 4 296, +C4<011>;
v0x155058820_0 .net *"_ivl_1", 0 0, L_0x142e48da0;  1 drivers
v0x1550588d0_0 .net *"_ivl_3", 15 0, L_0x142e48f20;  1 drivers
v0x155058980_0 .net *"_ivl_5", 7 0, L_0x142e48e40;  1 drivers
L_0x15808e7d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x155058a40_0 .net *"_ivl_7", 7 0, L_0x15808e7d8;  1 drivers
L_0x142e48e40 .part L_0x142e48c80, 0, 8;
L_0x142e48f20 .concat [ 8 8 0 0], L_0x15808e7d8, L_0x142e48e40;
L_0x142e49040 .functor MUXZ 16, L_0x142e48c80, L_0x142e48f20, L_0x142e48da0, C4<>;
S_0x155059150 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x155059320 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x155059360 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x142e42db0 .functor BUFZ 16, L_0x142e42890, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808e3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15505a480_0 .net *"_ivl_10", 0 0, L_0x15808e3e8;  1 drivers
v0x15505a540_0 .net *"_ivl_5", 0 0, L_0x142e429b0;  1 drivers
v0x15505a5f0_0 .net *"_ivl_6", 15 0, L_0x142e42af0;  1 drivers
v0x15505a6b0_0 .net *"_ivl_8", 14 0, L_0x142e42a50;  1 drivers
v0x15505a760_0 .net "a", 15 0, L_0x142e305b0;  alias, 1 drivers
v0x15505a850_0 .net "b", 3 0, L_0x142e41d10;  alias, 1 drivers
v0x15505a900_0 .net "c", 15 0, L_0x142e42db0;  alias, 1 drivers
v0x15505a9b0 .array "tmp", 0 3;
v0x15505a9b0_0 .net v0x15505a9b0 0, 15 0, L_0x142e42c10; 1 drivers
v0x15505a9b0_1 .net v0x15505a9b0 1, 15 0, L_0x142e42090; 1 drivers
v0x15505a9b0_2 .net v0x15505a9b0 2, 15 0, L_0x142e424d0; 1 drivers
v0x15505a9b0_3 .net v0x15505a9b0 3, 15 0, L_0x142e42890; 1 drivers
L_0x142e41e70 .part L_0x142e41d10, 1, 1;
L_0x142e421f0 .part L_0x142e41d10, 2, 1;
L_0x142e425f0 .part L_0x142e41d10, 3, 1;
L_0x142e429b0 .part L_0x142e41d10, 0, 1;
L_0x142e42a50 .part L_0x142e305b0, 1, 15;
L_0x142e42af0 .concat [ 15 1 0 0], L_0x142e42a50, L_0x15808e3e8;
L_0x142e42c10 .functor MUXZ 16, L_0x142e305b0, L_0x142e42af0, L_0x142e429b0, C4<>;
S_0x155059530 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x155059150;
 .timescale -9 -12;
P_0x155059700 .param/l "i" 1 4 317, +C4<01>;
v0x1550597a0_0 .net *"_ivl_1", 0 0, L_0x142e41e70;  1 drivers
v0x155059830_0 .net *"_ivl_3", 15 0, L_0x142e41fb0;  1 drivers
v0x1550598c0_0 .net *"_ivl_5", 13 0, L_0x142e41f10;  1 drivers
L_0x15808e310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155059950_0 .net *"_ivl_7", 1 0, L_0x15808e310;  1 drivers
L_0x142e41f10 .part L_0x142e42c10, 2, 14;
L_0x142e41fb0 .concat [ 14 2 0 0], L_0x142e41f10, L_0x15808e310;
L_0x142e42090 .functor MUXZ 16, L_0x142e42c10, L_0x142e41fb0, L_0x142e41e70, C4<>;
S_0x1550599f0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x155059150;
 .timescale -9 -12;
P_0x155059bd0 .param/l "i" 1 4 317, +C4<010>;
v0x155059c60_0 .net *"_ivl_1", 0 0, L_0x142e421f0;  1 drivers
v0x155059d10_0 .net *"_ivl_3", 15 0, L_0x142e423b0;  1 drivers
v0x155059dc0_0 .net *"_ivl_5", 11 0, L_0x142e42310;  1 drivers
L_0x15808e358 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x155059e80_0 .net *"_ivl_7", 3 0, L_0x15808e358;  1 drivers
L_0x142e42310 .part L_0x142e42090, 4, 12;
L_0x142e423b0 .concat [ 12 4 0 0], L_0x142e42310, L_0x15808e358;
L_0x142e424d0 .functor MUXZ 16, L_0x142e42090, L_0x142e423b0, L_0x142e421f0, C4<>;
S_0x155059f30 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x155059150;
 .timescale -9 -12;
P_0x15505a120 .param/l "i" 1 4 317, +C4<011>;
v0x15505a1b0_0 .net *"_ivl_1", 0 0, L_0x142e425f0;  1 drivers
v0x15505a260_0 .net *"_ivl_3", 15 0, L_0x142e42770;  1 drivers
v0x15505a310_0 .net *"_ivl_5", 7 0, L_0x142e42690;  1 drivers
L_0x15808e3a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15505a3d0_0 .net *"_ivl_7", 7 0, L_0x15808e3a0;  1 drivers
L_0x142e42690 .part L_0x142e424d0, 8, 8;
L_0x142e42770 .concat [ 8 8 0 0], L_0x142e42690, L_0x15808e3a0;
L_0x142e42890 .functor MUXZ 16, L_0x142e424d0, L_0x142e42770, L_0x142e425f0, C4<>;
S_0x15505aae0 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x15505aca0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x15505ace0 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x142e4c220 .functor BUFZ 51, L_0x142e4bc90, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x15808eb38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15505be50_0 .net *"_ivl_10", 0 0, L_0x15808eb38;  1 drivers
v0x15505bf10_0 .net *"_ivl_5", 0 0, L_0x142e4bdb0;  1 drivers
v0x15505bfc0_0 .net *"_ivl_6", 50 0, L_0x142e4bf20;  1 drivers
v0x15505c080_0 .net *"_ivl_8", 49 0, L_0x142e4be50;  1 drivers
v0x15505c130_0 .net "a", 50 0, L_0x142e4c310;  1 drivers
v0x15505c220_0 .net "b", 3 0, L_0x142e4b0b0;  alias, 1 drivers
v0x15505c2d0_0 .net "c", 50 0, L_0x142e4c220;  alias, 1 drivers
v0x15505c380 .array "tmp", 0 3;
v0x15505c380_0 .net v0x15505c380 0, 50 0, L_0x142e4c080; 1 drivers
v0x15505c380_1 .net v0x15505c380 1, 50 0, L_0x142e4b4d0; 1 drivers
v0x15505c380_2 .net v0x15505c380 2, 50 0, L_0x142e4b8d0; 1 drivers
v0x15505c380_3 .net v0x15505c380 3, 50 0, L_0x142e4bc90; 1 drivers
L_0x142e4b230 .part L_0x142e4b0b0, 1, 1;
L_0x142e4b630 .part L_0x142e4b0b0, 2, 1;
L_0x142e4b9f0 .part L_0x142e4b0b0, 3, 1;
L_0x142e4bdb0 .part L_0x142e4b0b0, 0, 1;
L_0x142e4be50 .part L_0x142e4c310, 1, 50;
L_0x142e4bf20 .concat [ 50 1 0 0], L_0x142e4be50, L_0x15808eb38;
L_0x142e4c080 .functor MUXZ 51, L_0x142e4c310, L_0x142e4bf20, L_0x142e4bdb0, C4<>;
S_0x15505af10 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x15505aae0;
 .timescale -9 -12;
P_0x15505b0d0 .param/l "i" 1 4 317, +C4<01>;
v0x15505b170_0 .net *"_ivl_1", 0 0, L_0x142e4b230;  1 drivers
v0x15505b200_0 .net *"_ivl_3", 50 0, L_0x142e4b3f0;  1 drivers
v0x15505b290_0 .net *"_ivl_5", 48 0, L_0x142e4b350;  1 drivers
L_0x15808ea60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15505b320_0 .net *"_ivl_7", 1 0, L_0x15808ea60;  1 drivers
L_0x142e4b350 .part L_0x142e4c080, 2, 49;
L_0x142e4b3f0 .concat [ 49 2 0 0], L_0x142e4b350, L_0x15808ea60;
L_0x142e4b4d0 .functor MUXZ 51, L_0x142e4c080, L_0x142e4b3f0, L_0x142e4b230, C4<>;
S_0x15505b3c0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x15505aae0;
 .timescale -9 -12;
P_0x15505b5a0 .param/l "i" 1 4 317, +C4<010>;
v0x15505b630_0 .net *"_ivl_1", 0 0, L_0x142e4b630;  1 drivers
v0x15505b6e0_0 .net *"_ivl_3", 50 0, L_0x142e4b7b0;  1 drivers
v0x15505b790_0 .net *"_ivl_5", 46 0, L_0x142e4b6d0;  1 drivers
L_0x15808eaa8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15505b850_0 .net *"_ivl_7", 3 0, L_0x15808eaa8;  1 drivers
L_0x142e4b6d0 .part L_0x142e4b4d0, 4, 47;
L_0x142e4b7b0 .concat [ 47 4 0 0], L_0x142e4b6d0, L_0x15808eaa8;
L_0x142e4b8d0 .functor MUXZ 51, L_0x142e4b4d0, L_0x142e4b7b0, L_0x142e4b630, C4<>;
S_0x15505b900 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x15505aae0;
 .timescale -9 -12;
P_0x15505baf0 .param/l "i" 1 4 317, +C4<011>;
v0x15505bb80_0 .net *"_ivl_1", 0 0, L_0x142e4b9f0;  1 drivers
v0x15505bc30_0 .net *"_ivl_3", 50 0, L_0x142e4bb70;  1 drivers
v0x15505bce0_0 .net *"_ivl_5", 42 0, L_0x142e4ba90;  1 drivers
L_0x15808eaf0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15505bda0_0 .net *"_ivl_7", 7 0, L_0x15808eaf0;  1 drivers
L_0x142e4ba90 .part L_0x142e4b8d0, 8, 43;
L_0x142e4bb70 .concat [ 43 8 0 0], L_0x142e4ba90, L_0x15808eaf0;
L_0x142e4bc90 .functor MUXZ 51, L_0x142e4b8d0, L_0x142e4bb70, L_0x142e4b9f0, C4<>;
S_0x15505c4b0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x155057300;
 .timescale -9 -12;
L_0x15808d6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15505c670_0 .net/2u *"_ivl_0", 0 0, L_0x15808d6b0;  1 drivers
L_0x142e305b0 .concat [ 1 15 0 0], L_0x15808d6b0, L_0x142e406c0;
S_0x15505c730 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x155057300;
 .timescale -9 -12;
L_0x15808d6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15505c930_0 .net/2u *"_ivl_0", 0 0, L_0x15808d6f8;  1 drivers
L_0x142e306d0 .concat [ 1 15 0 0], L_0x15808d6f8, L_0x142e40930;
S_0x15505c9d0 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x155057300;
 .timescale -9 -12;
L_0x142e308d0 .functor NOT 1, L_0x142e307f0, C4<0>, C4<0>, C4<0>;
v0x15505cb90_0 .net *"_ivl_0", 0 0, L_0x142e307f0;  1 drivers
v0x15505cc50_0 .net *"_ivl_1", 0 0, L_0x142e308d0;  1 drivers
v0x15505ccf0_0 .net *"_ivl_3", 15 0, L_0x142e30980;  1 drivers
v0x15505cda0_0 .net *"_ivl_5", 0 0, L_0x142e30b70;  1 drivers
v0x15505ce50_0 .net *"_ivl_6", 14 0, L_0x142e30ab0;  1 drivers
L_0x15808d740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15505cf40_0 .net/2u *"_ivl_7", 0 0, L_0x15808d740;  1 drivers
LS_0x142e30980_0_0 .concat [ 1 1 1 1], L_0x142e308d0, L_0x142e308d0, L_0x142e308d0, L_0x142e308d0;
LS_0x142e30980_0_4 .concat [ 1 1 1 1], L_0x142e308d0, L_0x142e308d0, L_0x142e308d0, L_0x142e308d0;
LS_0x142e30980_0_8 .concat [ 1 1 1 1], L_0x142e308d0, L_0x142e308d0, L_0x142e308d0, L_0x142e308d0;
LS_0x142e30980_0_12 .concat [ 1 1 1 1], L_0x142e308d0, L_0x142e308d0, L_0x142e308d0, L_0x142e308d0;
L_0x142e30980 .concat [ 4 4 4 4], LS_0x142e30980_0_0, LS_0x142e30980_0_4, LS_0x142e30980_0_8, LS_0x142e30980_0_12;
LS_0x142e30e70_0_0 .concat [ 1 15 2 1], L_0x15808d740, L_0x142e30ab0, L_0x142e4a080, L_0x142e30b70;
LS_0x142e30e70_0_4 .concat [ 16 0 0 0], L_0x142e30980;
L_0x142e30e70 .concat [ 19 16 0 0], LS_0x142e30e70_0_0, LS_0x142e30e70_0_4;
S_0x15505cff0 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x15505d1b0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x15505d1f0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x15507ac10_0 .net "in", 15 0, L_0x142e43a50;  alias, 1 drivers
v0x15507ace0_0 .net "out", 3 0, L_0x142e484c0;  alias, 1 drivers
v0x15507adb0_0 .net "vld", 0 0, L_0x142e48210;  1 drivers
S_0x15505d390 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15505cff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15505d270 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15505d2b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15507a690_0 .net "in", 15 0, L_0x142e43a50;  alias, 1 drivers
v0x15507a750_0 .net "out", 3 0, L_0x142e484c0;  alias, 1 drivers
v0x15507a810_0 .net "vld", 0 0, L_0x142e48210;  alias, 1 drivers
L_0x142e45de0 .part L_0x142e43a50, 0, 8;
L_0x142e48170 .part L_0x142e43a50, 8, 8;
S_0x15505d710 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15505d390;
 .timescale -9 -12;
L_0x142e48210 .functor OR 1, L_0x142e459d0, L_0x142e47d60, C4<0>, C4<0>;
L_0x15808e700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155079e90_0 .net/2u *"_ivl_4", 0 0, L_0x15808e700;  1 drivers
v0x155079f50_0 .net *"_ivl_6", 3 0, L_0x142e482c0;  1 drivers
v0x155079ff0_0 .net *"_ivl_8", 3 0, L_0x142e483a0;  1 drivers
v0x15507a0a0_0 .net "out_h", 2 0, L_0x142e48010;  1 drivers
v0x15507a160_0 .net "out_l", 2 0, L_0x142e45c80;  1 drivers
v0x15507a230_0 .net "out_vh", 0 0, L_0x142e47d60;  1 drivers
v0x15507a2e0_0 .net "out_vl", 0 0, L_0x142e459d0;  1 drivers
L_0x142e482c0 .concat [ 3 1 0 0], L_0x142e48010, L_0x15808e700;
L_0x142e483a0 .concat [ 3 1 0 0], L_0x142e45c80, L_0x142e459d0;
L_0x142e484c0 .functor MUXZ 4, L_0x142e483a0, L_0x142e482c0, L_0x142e47d60, C4<>;
S_0x15505d8e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15505d710;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15505d5a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15505d5e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155063920_0 .net "in", 7 0, L_0x142e48170;  1 drivers
v0x1550639e0_0 .net "out", 2 0, L_0x142e48010;  alias, 1 drivers
v0x155063a90_0 .net "vld", 0 0, L_0x142e47d60;  alias, 1 drivers
L_0x142e46d50 .part L_0x142e48170, 0, 4;
L_0x142e47c80 .part L_0x142e48170, 4, 4;
S_0x15505dc60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15505d8e0;
 .timescale -9 -12;
L_0x142e47d60 .functor OR 1, L_0x142e46940, L_0x142e47870, C4<0>, C4<0>;
L_0x15808e6b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155063120_0 .net/2u *"_ivl_4", 0 0, L_0x15808e6b8;  1 drivers
v0x1550631e0_0 .net *"_ivl_6", 2 0, L_0x142e47e10;  1 drivers
v0x155063280_0 .net *"_ivl_8", 2 0, L_0x142e47ef0;  1 drivers
v0x155063330_0 .net "out_h", 1 0, L_0x142e47b20;  1 drivers
v0x1550633f0_0 .net "out_l", 1 0, L_0x142e46bf0;  1 drivers
v0x1550634c0_0 .net "out_vh", 0 0, L_0x142e47870;  1 drivers
v0x155063570_0 .net "out_vl", 0 0, L_0x142e46940;  1 drivers
L_0x142e47e10 .concat [ 2 1 0 0], L_0x142e47b20, L_0x15808e6b8;
L_0x142e47ef0 .concat [ 2 1 0 0], L_0x142e46bf0, L_0x142e46940;
L_0x142e48010 .functor MUXZ 3, L_0x142e47ef0, L_0x142e47e10, L_0x142e47870, C4<>;
S_0x15505de30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15505dc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15505daf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15505db30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155060510_0 .net "in", 3 0, L_0x142e47c80;  1 drivers
v0x1550605d0_0 .net "out", 1 0, L_0x142e47b20;  alias, 1 drivers
v0x155060680_0 .net "vld", 0 0, L_0x142e47870;  alias, 1 drivers
L_0x142e47230 .part L_0x142e47c80, 0, 2;
L_0x142e47750 .part L_0x142e47c80, 2, 2;
S_0x15505e1b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15505de30;
 .timescale -9 -12;
L_0x142e47870 .functor OR 1, L_0x142e46df0, L_0x142e47350, C4<0>, C4<0>;
L_0x15808e670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15505fd10_0 .net/2u *"_ivl_4", 0 0, L_0x15808e670;  1 drivers
v0x15505fdd0_0 .net *"_ivl_6", 1 0, L_0x142e47920;  1 drivers
v0x15505fe70_0 .net *"_ivl_8", 1 0, L_0x142e47a00;  1 drivers
v0x15505ff20_0 .net "out_h", 0 0, L_0x142e47620;  1 drivers
v0x15505ffe0_0 .net "out_l", 0 0, L_0x142e47100;  1 drivers
v0x1550600b0_0 .net "out_vh", 0 0, L_0x142e47350;  1 drivers
v0x155060160_0 .net "out_vl", 0 0, L_0x142e46df0;  1 drivers
L_0x142e47920 .concat [ 1 1 0 0], L_0x142e47620, L_0x15808e670;
L_0x142e47a00 .concat [ 1 1 0 0], L_0x142e47100, L_0x142e46df0;
L_0x142e47b20 .functor MUXZ 2, L_0x142e47a00, L_0x142e47920, L_0x142e47350, C4<>;
S_0x15505e380 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15505e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15505e040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15505e080 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15505edb0_0 .net "in", 1 0, L_0x142e47750;  1 drivers
v0x15505ee70_0 .net "out", 0 0, L_0x142e47620;  alias, 1 drivers
v0x15505ef20_0 .net "vld", 0 0, L_0x142e47350;  alias, 1 drivers
L_0x142e473f0 .part L_0x142e47750, 1, 1;
L_0x142e47580 .part L_0x142e47750, 0, 1;
S_0x15505e700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15505e380;
 .timescale -9 -12;
L_0x142e474d0 .functor NOT 1, L_0x142e473f0, C4<0>, C4<0>, C4<0>;
L_0x142e47620 .functor AND 1, L_0x142e474d0, L_0x142e47580, C4<1>, C4<1>;
v0x15505e8d0_0 .net *"_ivl_2", 0 0, L_0x142e473f0;  1 drivers
v0x15505e990_0 .net *"_ivl_3", 0 0, L_0x142e474d0;  1 drivers
v0x15505ea30_0 .net *"_ivl_5", 0 0, L_0x142e47580;  1 drivers
L_0x142e47350 .reduce/or L_0x142e47750;
S_0x15505eac0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15505e380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15505eac0
v0x15505ed10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15505ed10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15505ed10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_257.542 ;
    %load/vec4 v0x15505ed10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_257.543, 5;
    %load/vec4 v0x15505ed10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15505ed10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_257.542;
T_257.543 ;
    %end;
S_0x15505f020 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15505e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15505f1f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15505f230 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15505faa0_0 .net "in", 1 0, L_0x142e47230;  1 drivers
v0x15505fb60_0 .net "out", 0 0, L_0x142e47100;  alias, 1 drivers
v0x15505fc10_0 .net "vld", 0 0, L_0x142e46df0;  alias, 1 drivers
L_0x142e46ed0 .part L_0x142e47230, 1, 1;
L_0x142e47060 .part L_0x142e47230, 0, 1;
S_0x15505f400 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15505f020;
 .timescale -9 -12;
L_0x142e46fb0 .functor NOT 1, L_0x142e46ed0, C4<0>, C4<0>, C4<0>;
L_0x142e47100 .functor AND 1, L_0x142e46fb0, L_0x142e47060, C4<1>, C4<1>;
v0x15505f5c0_0 .net *"_ivl_2", 0 0, L_0x142e46ed0;  1 drivers
v0x15505f680_0 .net *"_ivl_3", 0 0, L_0x142e46fb0;  1 drivers
v0x15505f720_0 .net *"_ivl_5", 0 0, L_0x142e47060;  1 drivers
L_0x142e46df0 .reduce/or L_0x142e47230;
S_0x15505f7b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15505f020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15505f7b0
v0x15505fa00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15505fa00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15505fa00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_258.544 ;
    %load/vec4 v0x15505fa00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_258.545, 5;
    %load/vec4 v0x15505fa00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15505fa00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_258.544;
T_258.545 ;
    %end;
S_0x155060210 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15505de30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155060210
v0x155060460_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155060460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155060460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_259.546 ;
    %load/vec4 v0x155060460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_259.547, 5;
    %load/vec4 v0x155060460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155060460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_259.546;
T_259.547 ;
    %end;
S_0x155060780 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15505dc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155060950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155060990 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155062eb0_0 .net "in", 3 0, L_0x142e46d50;  1 drivers
v0x155062f70_0 .net "out", 1 0, L_0x142e46bf0;  alias, 1 drivers
v0x155063020_0 .net "vld", 0 0, L_0x142e46940;  alias, 1 drivers
L_0x142e46300 .part L_0x142e46d50, 0, 2;
L_0x142e46820 .part L_0x142e46d50, 2, 2;
S_0x155060b60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155060780;
 .timescale -9 -12;
L_0x142e46940 .functor OR 1, L_0x142e45f00, L_0x142e46420, C4<0>, C4<0>;
L_0x15808e628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550626b0_0 .net/2u *"_ivl_4", 0 0, L_0x15808e628;  1 drivers
v0x155062770_0 .net *"_ivl_6", 1 0, L_0x142e469f0;  1 drivers
v0x155062810_0 .net *"_ivl_8", 1 0, L_0x142e46ad0;  1 drivers
v0x1550628c0_0 .net "out_h", 0 0, L_0x142e466f0;  1 drivers
v0x155062980_0 .net "out_l", 0 0, L_0x142e461d0;  1 drivers
v0x155062a50_0 .net "out_vh", 0 0, L_0x142e46420;  1 drivers
v0x155062b00_0 .net "out_vl", 0 0, L_0x142e45f00;  1 drivers
L_0x142e469f0 .concat [ 1 1 0 0], L_0x142e466f0, L_0x15808e628;
L_0x142e46ad0 .concat [ 1 1 0 0], L_0x142e461d0, L_0x142e45f00;
L_0x142e46bf0 .functor MUXZ 2, L_0x142e46ad0, L_0x142e469f0, L_0x142e46420, C4<>;
S_0x155060d20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155060b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155060a10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155060a50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155061750_0 .net "in", 1 0, L_0x142e46820;  1 drivers
v0x155061810_0 .net "out", 0 0, L_0x142e466f0;  alias, 1 drivers
v0x1550618c0_0 .net "vld", 0 0, L_0x142e46420;  alias, 1 drivers
L_0x142e464c0 .part L_0x142e46820, 1, 1;
L_0x142e46650 .part L_0x142e46820, 0, 1;
S_0x1550610a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155060d20;
 .timescale -9 -12;
L_0x142e465a0 .functor NOT 1, L_0x142e464c0, C4<0>, C4<0>, C4<0>;
L_0x142e466f0 .functor AND 1, L_0x142e465a0, L_0x142e46650, C4<1>, C4<1>;
v0x155061270_0 .net *"_ivl_2", 0 0, L_0x142e464c0;  1 drivers
v0x155061330_0 .net *"_ivl_3", 0 0, L_0x142e465a0;  1 drivers
v0x1550613d0_0 .net *"_ivl_5", 0 0, L_0x142e46650;  1 drivers
L_0x142e46420 .reduce/or L_0x142e46820;
S_0x155061460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155060d20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155061460
v0x1550616b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1550616b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550616b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_260.548 ;
    %load/vec4 v0x1550616b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_260.549, 5;
    %load/vec4 v0x1550616b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550616b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_260.548;
T_260.549 ;
    %end;
S_0x1550619c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155060b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155061b90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155061bd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155062440_0 .net "in", 1 0, L_0x142e46300;  1 drivers
v0x155062500_0 .net "out", 0 0, L_0x142e461d0;  alias, 1 drivers
v0x1550625b0_0 .net "vld", 0 0, L_0x142e45f00;  alias, 1 drivers
L_0x142e45fa0 .part L_0x142e46300, 1, 1;
L_0x142e46130 .part L_0x142e46300, 0, 1;
S_0x155061da0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1550619c0;
 .timescale -9 -12;
L_0x142e46080 .functor NOT 1, L_0x142e45fa0, C4<0>, C4<0>, C4<0>;
L_0x142e461d0 .functor AND 1, L_0x142e46080, L_0x142e46130, C4<1>, C4<1>;
v0x155061f60_0 .net *"_ivl_2", 0 0, L_0x142e45fa0;  1 drivers
v0x155062020_0 .net *"_ivl_3", 0 0, L_0x142e46080;  1 drivers
v0x1550620c0_0 .net *"_ivl_5", 0 0, L_0x142e46130;  1 drivers
L_0x142e45f00 .reduce/or L_0x142e46300;
S_0x155062150 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1550619c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155062150
v0x1550623a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1550623a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550623a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_261.550 ;
    %load/vec4 v0x1550623a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_261.551, 5;
    %load/vec4 v0x1550623a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550623a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_261.550;
T_261.551 ;
    %end;
S_0x155062bb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155060780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155062bb0
v0x155062e00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155062e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155062e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_262.552 ;
    %load/vec4 v0x155062e00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_262.553, 5;
    %load/vec4 v0x155062e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155062e00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_262.552;
T_262.553 ;
    %end;
S_0x155063620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15505d8e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155063620
v0x155063870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x155063870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155063870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_263.554 ;
    %load/vec4 v0x155063870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_263.555, 5;
    %load/vec4 v0x155063870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155063870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_263.554;
T_263.555 ;
    %end;
S_0x155063b90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15505d710;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155063d60 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155063da0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155079c20_0 .net "in", 7 0, L_0x142e45de0;  1 drivers
v0x155079ce0_0 .net "out", 2 0, L_0x142e45c80;  alias, 1 drivers
v0x155079d90_0 .net "vld", 0 0, L_0x142e459d0;  alias, 1 drivers
L_0x142e449c0 .part L_0x142e45de0, 0, 4;
L_0x142e458f0 .part L_0x142e45de0, 4, 4;
S_0x155063f70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155063b90;
 .timescale -9 -12;
L_0x142e459d0 .functor OR 1, L_0x142e445b0, L_0x142e454e0, C4<0>, C4<0>;
L_0x15808e5e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155079420_0 .net/2u *"_ivl_4", 0 0, L_0x15808e5e0;  1 drivers
v0x1550794e0_0 .net *"_ivl_6", 2 0, L_0x142e45a80;  1 drivers
v0x155079580_0 .net *"_ivl_8", 2 0, L_0x142e45b60;  1 drivers
v0x155079630_0 .net "out_h", 1 0, L_0x142e45790;  1 drivers
v0x1550796f0_0 .net "out_l", 1 0, L_0x142e44860;  1 drivers
v0x1550797c0_0 .net "out_vh", 0 0, L_0x142e454e0;  1 drivers
v0x155079870_0 .net "out_vl", 0 0, L_0x142e445b0;  1 drivers
L_0x142e45a80 .concat [ 2 1 0 0], L_0x142e45790, L_0x15808e5e0;
L_0x142e45b60 .concat [ 2 1 0 0], L_0x142e44860, L_0x142e445b0;
L_0x142e45c80 .functor MUXZ 3, L_0x142e45b60, L_0x142e45a80, L_0x142e454e0, C4<>;
S_0x155064130 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155063f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155063e20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155063e60 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155066810_0 .net "in", 3 0, L_0x142e458f0;  1 drivers
v0x1550668d0_0 .net "out", 1 0, L_0x142e45790;  alias, 1 drivers
v0x155066980_0 .net "vld", 0 0, L_0x142e454e0;  alias, 1 drivers
L_0x142e44ea0 .part L_0x142e458f0, 0, 2;
L_0x142e453c0 .part L_0x142e458f0, 2, 2;
S_0x1550644b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155064130;
 .timescale -9 -12;
L_0x142e454e0 .functor OR 1, L_0x142e44a60, L_0x142e44fc0, C4<0>, C4<0>;
L_0x15808e598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155066010_0 .net/2u *"_ivl_4", 0 0, L_0x15808e598;  1 drivers
v0x1550660d0_0 .net *"_ivl_6", 1 0, L_0x142e45590;  1 drivers
v0x155066170_0 .net *"_ivl_8", 1 0, L_0x142e45670;  1 drivers
v0x155066220_0 .net "out_h", 0 0, L_0x142e45290;  1 drivers
v0x1550662e0_0 .net "out_l", 0 0, L_0x142e44d70;  1 drivers
v0x1550663b0_0 .net "out_vh", 0 0, L_0x142e44fc0;  1 drivers
v0x155066460_0 .net "out_vl", 0 0, L_0x142e44a60;  1 drivers
L_0x142e45590 .concat [ 1 1 0 0], L_0x142e45290, L_0x15808e598;
L_0x142e45670 .concat [ 1 1 0 0], L_0x142e44d70, L_0x142e44a60;
L_0x142e45790 .functor MUXZ 2, L_0x142e45670, L_0x142e45590, L_0x142e44fc0, C4<>;
S_0x155064680 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1550644b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155064340 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155064380 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1550650b0_0 .net "in", 1 0, L_0x142e453c0;  1 drivers
v0x155065170_0 .net "out", 0 0, L_0x142e45290;  alias, 1 drivers
v0x155065220_0 .net "vld", 0 0, L_0x142e44fc0;  alias, 1 drivers
L_0x142e45060 .part L_0x142e453c0, 1, 1;
L_0x142e451f0 .part L_0x142e453c0, 0, 1;
S_0x155064a00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155064680;
 .timescale -9 -12;
L_0x142e45140 .functor NOT 1, L_0x142e45060, C4<0>, C4<0>, C4<0>;
L_0x142e45290 .functor AND 1, L_0x142e45140, L_0x142e451f0, C4<1>, C4<1>;
v0x155064bd0_0 .net *"_ivl_2", 0 0, L_0x142e45060;  1 drivers
v0x155064c90_0 .net *"_ivl_3", 0 0, L_0x142e45140;  1 drivers
v0x155064d30_0 .net *"_ivl_5", 0 0, L_0x142e451f0;  1 drivers
L_0x142e44fc0 .reduce/or L_0x142e453c0;
S_0x155064dc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155064680;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155064dc0
v0x155065010_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155065010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155065010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_264.556 ;
    %load/vec4 v0x155065010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_264.557, 5;
    %load/vec4 v0x155065010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155065010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_264.556;
T_264.557 ;
    %end;
S_0x155065320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1550644b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550654f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155065530 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155065da0_0 .net "in", 1 0, L_0x142e44ea0;  1 drivers
v0x155065e60_0 .net "out", 0 0, L_0x142e44d70;  alias, 1 drivers
v0x155065f10_0 .net "vld", 0 0, L_0x142e44a60;  alias, 1 drivers
L_0x142e44b40 .part L_0x142e44ea0, 1, 1;
L_0x142e44cd0 .part L_0x142e44ea0, 0, 1;
S_0x155065700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155065320;
 .timescale -9 -12;
L_0x142e44c20 .functor NOT 1, L_0x142e44b40, C4<0>, C4<0>, C4<0>;
L_0x142e44d70 .functor AND 1, L_0x142e44c20, L_0x142e44cd0, C4<1>, C4<1>;
v0x1550658c0_0 .net *"_ivl_2", 0 0, L_0x142e44b40;  1 drivers
v0x155065980_0 .net *"_ivl_3", 0 0, L_0x142e44c20;  1 drivers
v0x155065a20_0 .net *"_ivl_5", 0 0, L_0x142e44cd0;  1 drivers
L_0x142e44a60 .reduce/or L_0x142e44ea0;
S_0x155065ab0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155065320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155065ab0
v0x155065d00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155065d00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155065d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_265.558 ;
    %load/vec4 v0x155065d00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_265.559, 5;
    %load/vec4 v0x155065d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155065d00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_265.558;
T_265.559 ;
    %end;
S_0x155066510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155064130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155066510
v0x155066760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155066760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155066760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_266.560 ;
    %load/vec4 v0x155066760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_266.561, 5;
    %load/vec4 v0x155066760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155066760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_266.560;
T_266.561 ;
    %end;
S_0x155066a80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155063f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155066c50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155066c90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1550791b0_0 .net "in", 3 0, L_0x142e449c0;  1 drivers
v0x155079270_0 .net "out", 1 0, L_0x142e44860;  alias, 1 drivers
v0x155079320_0 .net "vld", 0 0, L_0x142e445b0;  alias, 1 drivers
L_0x142e43f70 .part L_0x142e449c0, 0, 2;
L_0x142e44490 .part L_0x142e449c0, 2, 2;
S_0x155066e60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155066a80;
 .timescale -9 -12;
L_0x142e445b0 .functor OR 1, L_0x142e43900, L_0x142e44090, C4<0>, C4<0>;
L_0x15808e550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550789b0_0 .net/2u *"_ivl_4", 0 0, L_0x15808e550;  1 drivers
v0x155078a70_0 .net *"_ivl_6", 1 0, L_0x142e44660;  1 drivers
v0x155078b10_0 .net *"_ivl_8", 1 0, L_0x142e44740;  1 drivers
v0x155078bc0_0 .net "out_h", 0 0, L_0x142e44360;  1 drivers
v0x155078c80_0 .net "out_l", 0 0, L_0x142e43e40;  1 drivers
v0x155078d50_0 .net "out_vh", 0 0, L_0x142e44090;  1 drivers
v0x155078e00_0 .net "out_vl", 0 0, L_0x142e43900;  1 drivers
L_0x142e44660 .concat [ 1 1 0 0], L_0x142e44360, L_0x15808e550;
L_0x142e44740 .concat [ 1 1 0 0], L_0x142e43e40, L_0x142e43900;
L_0x142e44860 .functor MUXZ 2, L_0x142e44740, L_0x142e44660, L_0x142e44090, C4<>;
S_0x155067020 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155066e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155066d10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155066d50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155067a50_0 .net "in", 1 0, L_0x142e44490;  1 drivers
v0x155067b10_0 .net "out", 0 0, L_0x142e44360;  alias, 1 drivers
v0x155067bc0_0 .net "vld", 0 0, L_0x142e44090;  alias, 1 drivers
L_0x142e44130 .part L_0x142e44490, 1, 1;
L_0x142e442c0 .part L_0x142e44490, 0, 1;
S_0x1550673a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155067020;
 .timescale -9 -12;
L_0x142e44210 .functor NOT 1, L_0x142e44130, C4<0>, C4<0>, C4<0>;
L_0x142e44360 .functor AND 1, L_0x142e44210, L_0x142e442c0, C4<1>, C4<1>;
v0x155067570_0 .net *"_ivl_2", 0 0, L_0x142e44130;  1 drivers
v0x155067630_0 .net *"_ivl_3", 0 0, L_0x142e44210;  1 drivers
v0x1550676d0_0 .net *"_ivl_5", 0 0, L_0x142e442c0;  1 drivers
L_0x142e44090 .reduce/or L_0x142e44490;
S_0x155067760 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155067020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155067760
v0x1550679b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1550679b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550679b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_267.562 ;
    %load/vec4 v0x1550679b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_267.563, 5;
    %load/vec4 v0x1550679b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550679b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_267.562;
T_267.563 ;
    %end;
S_0x155067cc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155066e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155067e90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155067ed0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155068740_0 .net "in", 1 0, L_0x142e43f70;  1 drivers
v0x155068800_0 .net "out", 0 0, L_0x142e43e40;  alias, 1 drivers
v0x1550688b0_0 .net "vld", 0 0, L_0x142e43900;  alias, 1 drivers
L_0x142e43c50 .part L_0x142e43f70, 1, 1;
L_0x142e43da0 .part L_0x142e43f70, 0, 1;
S_0x1550680a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155067cc0;
 .timescale -9 -12;
L_0x142e43cf0 .functor NOT 1, L_0x142e43c50, C4<0>, C4<0>, C4<0>;
L_0x142e43e40 .functor AND 1, L_0x142e43cf0, L_0x142e43da0, C4<1>, C4<1>;
v0x155068260_0 .net *"_ivl_2", 0 0, L_0x142e43c50;  1 drivers
v0x155068320_0 .net *"_ivl_3", 0 0, L_0x142e43cf0;  1 drivers
v0x1550683c0_0 .net *"_ivl_5", 0 0, L_0x142e43da0;  1 drivers
L_0x142e43900 .reduce/or L_0x142e43f70;
S_0x155068450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155067cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155068450
v0x1550686a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1550686a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550686a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_268.564 ;
    %load/vec4 v0x1550686a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_268.565, 5;
    %load/vec4 v0x1550686a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550686a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_268.564;
T_268.565 ;
    %end;
S_0x155078eb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155066a80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155078eb0
v0x155079100_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155079100_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155079100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_269.566 ;
    %load/vec4 v0x155079100_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_269.567, 5;
    %load/vec4 v0x155079100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155079100_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_269.566;
T_269.567 ;
    %end;
S_0x155079920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155063b90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155079920
v0x155079b70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x155079b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155079b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_270.568 ;
    %load/vec4 v0x155079b70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_270.569, 5;
    %load/vec4 v0x155079b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155079b70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_270.568;
T_270.569 ;
    %end;
S_0x15507a390 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15505d390;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15507a390
v0x15507a5e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.log2 ;
    %load/vec4 v0x15507a5e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15507a5e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_271.570 ;
    %load/vec4 v0x15507a5e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_271.571, 5;
    %load/vec4 v0x15507a5e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15507a5e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_271.570;
T_271.571 ;
    %end;
S_0x15507a900 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15505cff0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15507a900
v0x15507ab60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.log2 ;
    %load/vec4 v0x15507ab60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15507ab60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_272.572 ;
    %load/vec4 v0x15507ab60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_272.573, 5;
    %load/vec4 v0x15507ab60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15507ab60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_272.572;
T_272.573 ;
    %end;
S_0x15507ae70 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x155057300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15507ae70
v0x15507b0e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.log2 ;
    %load/vec4 v0x15507b0e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15507b0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_273.574 ;
    %load/vec4 v0x15507b0e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_273.575, 5;
    %load/vec4 v0x15507b0e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15507b0e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_273.574;
T_273.575 ;
    %end;
S_0x15507b190 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15505c8f0 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x15808e8b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15507ba20_0 .net/2u *"_ivl_0", 0 0, L_0x15808e8b0;  1 drivers
L_0x15808e8f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15507bae0_0 .net/2u *"_ivl_4", 0 0, L_0x15808e8f8;  1 drivers
v0x15507bb80_0 .net "a", 6 0, L_0x142e49f60;  1 drivers
v0x15507bc30_0 .net "ain", 7 0, L_0x142e49ba0;  1 drivers
v0x15507bcf0_0 .net "b", 6 0, L_0x142e49a20;  1 drivers
v0x15507bdd0_0 .net "bin", 7 0, L_0x142e49cc0;  1 drivers
v0x15507be70_0 .net "c", 7 0, L_0x142e49de0;  alias, 1 drivers
L_0x142e49ba0 .concat [ 7 1 0 0], L_0x142e49f60, L_0x15808e8b0;
L_0x142e49cc0 .concat [ 7 1 0 0], L_0x142e49a20, L_0x15808e8f8;
S_0x15507b540 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15507b190;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15507b710 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x15507b410_0 .net "a", 7 0, L_0x142e49ba0;  alias, 1 drivers
v0x15507b860_0 .net "b", 7 0, L_0x142e49cc0;  alias, 1 drivers
v0x15507b910_0 .net "c", 7 0, L_0x142e49de0;  alias, 1 drivers
L_0x142e49de0 .arith/sub 8, L_0x142e49ba0, L_0x142e49cc0;
S_0x15507bf60 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x15507c120 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x15808e088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15507c290_0 .net/2u *"_ivl_0", 0 0, L_0x15808e088;  1 drivers
v0x15507c350_0 .net *"_ivl_11", 4 0, L_0x142e40c90;  1 drivers
v0x15507c3f0_0 .net *"_ivl_2", 4 0, L_0x142e40ad0;  1 drivers
L_0x15808e0d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15507c480_0 .net/2u *"_ivl_4", 0 0, L_0x15808e0d0;  1 drivers
v0x15507c510_0 .net *"_ivl_6", 4 0, L_0x142e40b70;  1 drivers
L_0x15808e118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15507c5e0_0 .net *"_ivl_8", 4 0, L_0x15808e118;  1 drivers
v0x15507c690_0 .net "rc", 0 0, L_0x142e40170;  alias, 1 drivers
v0x15507c730_0 .net "regime", 3 0, L_0x142e40360;  alias, 1 drivers
v0x15507c7e0_0 .net "regime_N", 4 0, L_0x142e40d90;  alias, 1 drivers
L_0x142e40ad0 .concat [ 4 1 0 0], L_0x142e40360, L_0x15808e088;
L_0x142e40b70 .concat [ 4 1 0 0], L_0x142e40360, L_0x15808e0d0;
L_0x142e40c90 .arith/sub 5, L_0x15808e118, L_0x142e40b70;
L_0x142e40d90 .functor MUXZ 5, L_0x142e40c90, L_0x142e40ad0, L_0x142e40170, C4<>;
S_0x15507c940 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x15507c5a0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x15808e160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15507cc30_0 .net/2u *"_ivl_0", 0 0, L_0x15808e160;  1 drivers
v0x15507ccf0_0 .net *"_ivl_11", 4 0, L_0x142e410f0;  1 drivers
v0x15507cd90_0 .net *"_ivl_2", 4 0, L_0x142e40ef0;  1 drivers
L_0x15808e1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15507ce20_0 .net/2u *"_ivl_4", 0 0, L_0x15808e1a8;  1 drivers
v0x15507ceb0_0 .net *"_ivl_6", 4 0, L_0x142e40fd0;  1 drivers
L_0x15808e1f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15507cf80_0 .net *"_ivl_8", 4 0, L_0x15808e1f0;  1 drivers
v0x15507d030_0 .net "rc", 0 0, L_0x142e3fec0;  alias, 1 drivers
v0x15507d0d0_0 .net "regime", 3 0, L_0x142e40210;  alias, 1 drivers
v0x15507d180_0 .net "regime_N", 4 0, L_0x142e41230;  alias, 1 drivers
L_0x142e40ef0 .concat [ 4 1 0 0], L_0x142e40210, L_0x15808e160;
L_0x142e40fd0 .concat [ 4 1 0 0], L_0x142e40210, L_0x15808e1a8;
L_0x142e410f0 .arith/sub 5, L_0x15808e1f0, L_0x142e40fd0;
L_0x142e41230 .functor MUXZ 5, L_0x142e410f0, L_0x142e40ef0, L_0x142e3fec0, C4<>;
S_0x15507d2e0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x15507cf40 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x15507d4e0_0 .net *"_ivl_0", 7 0, L_0x142e49ac0;  1 drivers
L_0x15808e988 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x15507d620_0 .net *"_ivl_3", 6 0, L_0x15808e988;  1 drivers
v0x15507d6d0_0 .net "a", 7 0, L_0x142e49de0;  alias, 1 drivers
v0x15507d7c0_0 .net "c", 7 0, L_0x142e4a210;  alias, 1 drivers
v0x15507d870_0 .net "mant_ovf", 0 0, L_0x142e4a390;  1 drivers
L_0x142e49ac0 .concat [ 1 7 0 0], L_0x142e4a390, L_0x15808e988;
L_0x142e4a210 .arith/sum 8, L_0x142e49de0, L_0x142e49ac0;
S_0x15507d960 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x15507db20 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x15507f700_0 .net "a", 15 0, L_0x142e306d0;  alias, 1 drivers
v0x15507f7f0_0 .net "b", 15 0, L_0x142e42db0;  alias, 1 drivers
v0x15507f880_0 .net "c", 16 0, L_0x142e434a0;  alias, 1 drivers
v0x15507f910_0 .net "c_add", 16 0, L_0x142e430a0;  1 drivers
v0x15507f9f0_0 .net "c_sub", 16 0, L_0x142e433a0;  1 drivers
v0x15507fb00_0 .net "op", 0 0, L_0x142e3ffc0;  alias, 1 drivers
L_0x142e434a0 .functor MUXZ 17, L_0x142e433a0, L_0x142e430a0, L_0x142e3ffc0, C4<>;
S_0x15507dca0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x15507d960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15507de70 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x15808e430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15507e460_0 .net/2u *"_ivl_0", 0 0, L_0x15808e430;  1 drivers
L_0x15808e478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15507e520_0 .net/2u *"_ivl_4", 0 0, L_0x15808e478;  1 drivers
v0x15507e5c0_0 .net "a", 15 0, L_0x142e306d0;  alias, 1 drivers
v0x15507e670_0 .net "ain", 16 0, L_0x142e42e60;  1 drivers
v0x15507e730_0 .net "b", 15 0, L_0x142e42db0;  alias, 1 drivers
v0x15507e800_0 .net "bin", 16 0, L_0x142e42f80;  1 drivers
v0x15507e8b0_0 .net "c", 16 0, L_0x142e430a0;  alias, 1 drivers
L_0x142e42e60 .concat [ 16 1 0 0], L_0x142e306d0, L_0x15808e430;
L_0x142e42f80 .concat [ 16 1 0 0], L_0x142e42db0, L_0x15808e478;
S_0x15507df80 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15507dca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15507e150 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x15507e260_0 .net "a", 16 0, L_0x142e42e60;  alias, 1 drivers
v0x15507e320_0 .net "b", 16 0, L_0x142e42f80;  alias, 1 drivers
v0x15507e3c0_0 .net "c", 16 0, L_0x142e430a0;  alias, 1 drivers
L_0x142e430a0 .arith/sum 17, L_0x142e42e60, L_0x142e42f80;
S_0x15507e9a0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x15507d960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15507eb70 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x15808e4c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15507f1b0_0 .net/2u *"_ivl_0", 0 0, L_0x15808e4c0;  1 drivers
L_0x15808e508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15507f270_0 .net/2u *"_ivl_4", 0 0, L_0x15808e508;  1 drivers
v0x15507f310_0 .net "a", 15 0, L_0x142e306d0;  alias, 1 drivers
v0x15507f3e0_0 .net "ain", 16 0, L_0x142e431a0;  1 drivers
v0x15507f490_0 .net "b", 15 0, L_0x142e42db0;  alias, 1 drivers
v0x15507f5a0_0 .net "bin", 16 0, L_0x142e43280;  1 drivers
v0x15507f630_0 .net "c", 16 0, L_0x142e433a0;  alias, 1 drivers
L_0x142e431a0 .concat [ 16 1 0 0], L_0x142e306d0, L_0x15808e4c0;
L_0x142e43280 .concat [ 16 1 0 0], L_0x142e42db0, L_0x15808e508;
S_0x15507ece0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15507e9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15507eea0 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x15507efb0_0 .net "a", 16 0, L_0x142e431a0;  alias, 1 drivers
v0x15507f070_0 .net "b", 16 0, L_0x142e43280;  alias, 1 drivers
v0x15507f110_0 .net "c", 16 0, L_0x142e433a0;  alias, 1 drivers
L_0x142e433a0 .arith/sub 17, L_0x142e431a0, L_0x142e43280;
S_0x15507fbb0 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15507fd70 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x15808ec10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550803c0_0 .net/2u *"_ivl_0", 0 0, L_0x15808ec10;  1 drivers
L_0x15808ec58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155080480_0 .net/2u *"_ivl_4", 0 0, L_0x15808ec58;  1 drivers
v0x155080520_0 .net "a", 15 0, L_0x142e4d2d0;  1 drivers
v0x1550805d0_0 .net "ain", 16 0, L_0x142e4c660;  1 drivers
v0x155080690_0 .net "b", 15 0, L_0x142e4cc00;  alias, 1 drivers
v0x155080770_0 .net "bin", 16 0, L_0x142e4c780;  1 drivers
v0x155080810_0 .net "c", 16 0, L_0x142e4d1d0;  alias, 1 drivers
L_0x142e4c660 .concat [ 16 1 0 0], L_0x142e4d2d0, L_0x15808ec10;
L_0x142e4c780 .concat [ 16 1 0 0], L_0x142e4cc00, L_0x15808ec58;
S_0x15507fee0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15507fbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x1550800b0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x1550801c0_0 .net "a", 16 0, L_0x142e4c660;  alias, 1 drivers
v0x155080280_0 .net "b", 16 0, L_0x142e4c780;  alias, 1 drivers
v0x155080320_0 .net "c", 16 0, L_0x142e4d1d0;  alias, 1 drivers
L_0x142e4d1d0 .arith/sum 17, L_0x142e4c660, L_0x142e4c780;
S_0x155080900 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x155080ac0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x155080b00 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x155080b40 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x142e32790 .functor BUFZ 16, L_0x142e32360, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x142e32920 .functor NOT 16, L_0x142e32790, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808da10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142e37680 .functor XOR 1, L_0x142e32800, L_0x15808da10, C4<0>, C4<0>;
v0x1550908b0_0 .net/2u *"_ivl_10", 0 0, L_0x15808da10;  1 drivers
v0x155090960_0 .net *"_ivl_12", 0 0, L_0x142e37680;  1 drivers
L_0x15808da58 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x155090a10_0 .net/2u *"_ivl_16", 3 0, L_0x15808da58;  1 drivers
v0x155090ad0_0 .net *"_ivl_18", 3 0, L_0x142e378d0;  1 drivers
v0x155090b80_0 .net *"_ivl_23", 13 0, L_0x142e38bf0;  1 drivers
L_0x15808dbc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155090c70_0 .net/2u *"_ivl_24", 1 0, L_0x15808dbc0;  1 drivers
v0x155090d20_0 .net *"_ivl_4", 15 0, L_0x142e32920;  1 drivers
v0x155090dd0_0 .net *"_ivl_9", 14 0, L_0x142e375e0;  1 drivers
v0x155090e80_0 .net "exp", 1 0, L_0x142e38df0;  alias, 1 drivers
v0x155090f90_0 .net "in", 15 0, L_0x142e32360;  alias, 1 drivers
v0x155091040_0 .net "k", 3 0, L_0x142e37440;  1 drivers
v0x1550910e0_0 .net "mant", 13 0, L_0x142e38f20;  alias, 1 drivers
v0x155091190_0 .net "rc", 0 0, L_0x142e32800;  alias, 1 drivers
v0x155091230_0 .net "regime", 3 0, L_0x142e379d0;  alias, 1 drivers
v0x1550912e0_0 .net "xin", 15 0, L_0x142e32790;  1 drivers
v0x155091390_0 .net "xin_r", 15 0, L_0x142e32990;  1 drivers
v0x155091440_0 .net "xin_tmp", 15 0, L_0x142e38b00;  1 drivers
L_0x142e32800 .part L_0x142e32790, 14, 1;
L_0x142e32990 .functor MUXZ 16, L_0x142e32790, L_0x142e32920, L_0x142e32800, C4<>;
L_0x142e375e0 .part L_0x142e32990, 0, 15;
L_0x142e37770 .concat [ 1 15 0 0], L_0x142e37680, L_0x142e375e0;
L_0x142e378d0 .arith/sub 4, L_0x142e37440, L_0x15808da58;
L_0x142e379d0 .functor MUXZ 4, L_0x142e37440, L_0x142e378d0, L_0x142e32800, C4<>;
L_0x142e38bf0 .part L_0x142e32790, 0, 14;
L_0x142e38cd0 .concat [ 2 14 0 0], L_0x15808dbc0, L_0x142e38bf0;
L_0x142e38df0 .part L_0x142e38b00, 14, 2;
L_0x142e38f20 .part L_0x142e38b00, 0, 14;
S_0x155080d30 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x155080900;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155080d30
v0x155080fc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.log2 ;
    %load/vec4 v0x155080fc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155080fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_274.576 ;
    %load/vec4 v0x155080fc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_274.577, 5;
    %load/vec4 v0x155080fc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155080fc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_274.576;
T_274.577 ;
    %end;
S_0x155081070 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x155080900;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x155081240 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x155081280 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x142e38b00 .functor BUFZ 16, L_0x142e38590, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808db78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550823c0_0 .net *"_ivl_10", 0 0, L_0x15808db78;  1 drivers
v0x155082480_0 .net *"_ivl_5", 0 0, L_0x142e386b0;  1 drivers
v0x155082530_0 .net *"_ivl_6", 15 0, L_0x142e38820;  1 drivers
v0x1550825f0_0 .net *"_ivl_8", 14 0, L_0x142e38750;  1 drivers
v0x1550826a0_0 .net "a", 15 0, L_0x142e38cd0;  1 drivers
v0x155082790_0 .net "b", 3 0, L_0x142e37440;  alias, 1 drivers
v0x155082840_0 .net "c", 15 0, L_0x142e38b00;  alias, 1 drivers
v0x1550828f0 .array "tmp", 0 3;
v0x1550828f0_0 .net v0x1550828f0 0, 15 0, L_0x142e38960; 1 drivers
v0x1550828f0_1 .net v0x1550828f0 1, 15 0, L_0x142e37d50; 1 drivers
v0x1550828f0_2 .net v0x1550828f0 2, 15 0, L_0x142e381d0; 1 drivers
v0x1550828f0_3 .net v0x1550828f0 3, 15 0, L_0x142e38590; 1 drivers
L_0x142e37af0 .part L_0x142e37440, 1, 1;
L_0x142e37eb0 .part L_0x142e37440, 2, 1;
L_0x142e382f0 .part L_0x142e37440, 3, 1;
L_0x142e386b0 .part L_0x142e37440, 0, 1;
L_0x142e38750 .part L_0x142e38cd0, 0, 15;
L_0x142e38820 .concat [ 1 15 0 0], L_0x15808db78, L_0x142e38750;
L_0x142e38960 .functor MUXZ 16, L_0x142e38cd0, L_0x142e38820, L_0x142e386b0, C4<>;
S_0x155081470 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x155081070;
 .timescale -9 -12;
P_0x155081640 .param/l "i" 1 4 296, +C4<01>;
v0x1550816e0_0 .net *"_ivl_1", 0 0, L_0x142e37af0;  1 drivers
v0x155081770_0 .net *"_ivl_3", 15 0, L_0x142e37c30;  1 drivers
v0x155081800_0 .net *"_ivl_5", 13 0, L_0x142e37b90;  1 drivers
L_0x15808daa0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155081890_0 .net *"_ivl_7", 1 0, L_0x15808daa0;  1 drivers
L_0x142e37b90 .part L_0x142e38960, 0, 14;
L_0x142e37c30 .concat [ 2 14 0 0], L_0x15808daa0, L_0x142e37b90;
L_0x142e37d50 .functor MUXZ 16, L_0x142e38960, L_0x142e37c30, L_0x142e37af0, C4<>;
S_0x155081930 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x155081070;
 .timescale -9 -12;
P_0x155081b10 .param/l "i" 1 4 296, +C4<010>;
v0x155081ba0_0 .net *"_ivl_1", 0 0, L_0x142e37eb0;  1 drivers
v0x155081c50_0 .net *"_ivl_3", 15 0, L_0x142e380f0;  1 drivers
v0x155081d00_0 .net *"_ivl_5", 11 0, L_0x142e38050;  1 drivers
L_0x15808dae8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x155081dc0_0 .net *"_ivl_7", 3 0, L_0x15808dae8;  1 drivers
L_0x142e38050 .part L_0x142e37d50, 0, 12;
L_0x142e380f0 .concat [ 4 12 0 0], L_0x15808dae8, L_0x142e38050;
L_0x142e381d0 .functor MUXZ 16, L_0x142e37d50, L_0x142e380f0, L_0x142e37eb0, C4<>;
S_0x155081e70 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x155081070;
 .timescale -9 -12;
P_0x155082060 .param/l "i" 1 4 296, +C4<011>;
v0x1550820f0_0 .net *"_ivl_1", 0 0, L_0x142e382f0;  1 drivers
v0x1550821a0_0 .net *"_ivl_3", 15 0, L_0x142e38470;  1 drivers
v0x155082250_0 .net *"_ivl_5", 7 0, L_0x142e38390;  1 drivers
L_0x15808db30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x155082310_0 .net *"_ivl_7", 7 0, L_0x15808db30;  1 drivers
L_0x142e38390 .part L_0x142e381d0, 0, 8;
L_0x142e38470 .concat [ 8 8 0 0], L_0x15808db30, L_0x142e38390;
L_0x142e38590 .functor MUXZ 16, L_0x142e381d0, L_0x142e38470, L_0x142e382f0, C4<>;
S_0x155082a20 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x155080900;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x155082be0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x155082c20 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x155090650_0 .net "in", 15 0, L_0x142e37770;  1 drivers
v0x155090720_0 .net "out", 3 0, L_0x142e37440;  alias, 1 drivers
v0x1550907f0_0 .net "vld", 0 0, L_0x142e37190;  1 drivers
S_0x155082dd0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x155082a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155082ca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x155082ce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x1550900d0_0 .net "in", 15 0, L_0x142e37770;  alias, 1 drivers
v0x155090190_0 .net "out", 3 0, L_0x142e37440;  alias, 1 drivers
v0x155090250_0 .net "vld", 0 0, L_0x142e37190;  alias, 1 drivers
L_0x142e34d60 .part L_0x142e37770, 0, 8;
L_0x142e370f0 .part L_0x142e37770, 8, 8;
S_0x155083150 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155082dd0;
 .timescale -9 -12;
L_0x142e37190 .functor OR 1, L_0x142e34950, L_0x142e36ce0, C4<0>, C4<0>;
L_0x15808d9c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15508f8d0_0 .net/2u *"_ivl_4", 0 0, L_0x15808d9c8;  1 drivers
v0x15508f990_0 .net *"_ivl_6", 3 0, L_0x142e37240;  1 drivers
v0x15508fa30_0 .net *"_ivl_8", 3 0, L_0x142e37320;  1 drivers
v0x15508fae0_0 .net "out_h", 2 0, L_0x142e36f90;  1 drivers
v0x15508fba0_0 .net "out_l", 2 0, L_0x142e34c00;  1 drivers
v0x15508fc70_0 .net "out_vh", 0 0, L_0x142e36ce0;  1 drivers
v0x15508fd20_0 .net "out_vl", 0 0, L_0x142e34950;  1 drivers
L_0x142e37240 .concat [ 3 1 0 0], L_0x142e36f90, L_0x15808d9c8;
L_0x142e37320 .concat [ 3 1 0 0], L_0x142e34c00, L_0x142e34950;
L_0x142e37440 .functor MUXZ 4, L_0x142e37320, L_0x142e37240, L_0x142e36ce0, C4<>;
S_0x155083320 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155083150;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155082fe0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155083020 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x155089360_0 .net "in", 7 0, L_0x142e370f0;  1 drivers
v0x155089420_0 .net "out", 2 0, L_0x142e36f90;  alias, 1 drivers
v0x1550894d0_0 .net "vld", 0 0, L_0x142e36ce0;  alias, 1 drivers
L_0x142e35cd0 .part L_0x142e370f0, 0, 4;
L_0x142e36c00 .part L_0x142e370f0, 4, 4;
S_0x1550836a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155083320;
 .timescale -9 -12;
L_0x142e36ce0 .functor OR 1, L_0x142e358c0, L_0x142e367f0, C4<0>, C4<0>;
L_0x15808d980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155088b60_0 .net/2u *"_ivl_4", 0 0, L_0x15808d980;  1 drivers
v0x155088c20_0 .net *"_ivl_6", 2 0, L_0x142e36d90;  1 drivers
v0x155088cc0_0 .net *"_ivl_8", 2 0, L_0x142e36e70;  1 drivers
v0x155088d70_0 .net "out_h", 1 0, L_0x142e36aa0;  1 drivers
v0x155088e30_0 .net "out_l", 1 0, L_0x142e35b70;  1 drivers
v0x155088f00_0 .net "out_vh", 0 0, L_0x142e367f0;  1 drivers
v0x155088fb0_0 .net "out_vl", 0 0, L_0x142e358c0;  1 drivers
L_0x142e36d90 .concat [ 2 1 0 0], L_0x142e36aa0, L_0x15808d980;
L_0x142e36e70 .concat [ 2 1 0 0], L_0x142e35b70, L_0x142e358c0;
L_0x142e36f90 .functor MUXZ 3, L_0x142e36e70, L_0x142e36d90, L_0x142e367f0, C4<>;
S_0x155083870 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1550836a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155083530 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155083570 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155085f50_0 .net "in", 3 0, L_0x142e36c00;  1 drivers
v0x155086010_0 .net "out", 1 0, L_0x142e36aa0;  alias, 1 drivers
v0x1550860c0_0 .net "vld", 0 0, L_0x142e367f0;  alias, 1 drivers
L_0x142e361b0 .part L_0x142e36c00, 0, 2;
L_0x142e366d0 .part L_0x142e36c00, 2, 2;
S_0x155083bf0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155083870;
 .timescale -9 -12;
L_0x142e367f0 .functor OR 1, L_0x142e35d70, L_0x142e362d0, C4<0>, C4<0>;
L_0x15808d938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155085750_0 .net/2u *"_ivl_4", 0 0, L_0x15808d938;  1 drivers
v0x155085810_0 .net *"_ivl_6", 1 0, L_0x142e368a0;  1 drivers
v0x1550858b0_0 .net *"_ivl_8", 1 0, L_0x142e36980;  1 drivers
v0x155085960_0 .net "out_h", 0 0, L_0x142e365a0;  1 drivers
v0x155085a20_0 .net "out_l", 0 0, L_0x142e36080;  1 drivers
v0x155085af0_0 .net "out_vh", 0 0, L_0x142e362d0;  1 drivers
v0x155085ba0_0 .net "out_vl", 0 0, L_0x142e35d70;  1 drivers
L_0x142e368a0 .concat [ 1 1 0 0], L_0x142e365a0, L_0x15808d938;
L_0x142e36980 .concat [ 1 1 0 0], L_0x142e36080, L_0x142e35d70;
L_0x142e36aa0 .functor MUXZ 2, L_0x142e36980, L_0x142e368a0, L_0x142e362d0, C4<>;
S_0x155083dc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155083bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155083a80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155083ac0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1550847f0_0 .net "in", 1 0, L_0x142e366d0;  1 drivers
v0x1550848b0_0 .net "out", 0 0, L_0x142e365a0;  alias, 1 drivers
v0x155084960_0 .net "vld", 0 0, L_0x142e362d0;  alias, 1 drivers
L_0x142e36370 .part L_0x142e366d0, 1, 1;
L_0x142e36500 .part L_0x142e366d0, 0, 1;
S_0x155084140 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155083dc0;
 .timescale -9 -12;
L_0x142e36450 .functor NOT 1, L_0x142e36370, C4<0>, C4<0>, C4<0>;
L_0x142e365a0 .functor AND 1, L_0x142e36450, L_0x142e36500, C4<1>, C4<1>;
v0x155084310_0 .net *"_ivl_2", 0 0, L_0x142e36370;  1 drivers
v0x1550843d0_0 .net *"_ivl_3", 0 0, L_0x142e36450;  1 drivers
v0x155084470_0 .net *"_ivl_5", 0 0, L_0x142e36500;  1 drivers
L_0x142e362d0 .reduce/or L_0x142e366d0;
S_0x155084500 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155083dc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155084500
v0x155084750_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155084750_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155084750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_275.578 ;
    %load/vec4 v0x155084750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_275.579, 5;
    %load/vec4 v0x155084750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155084750_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_275.578;
T_275.579 ;
    %end;
S_0x155084a60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155083bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155084c30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155084c70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1550854e0_0 .net "in", 1 0, L_0x142e361b0;  1 drivers
v0x1550855a0_0 .net "out", 0 0, L_0x142e36080;  alias, 1 drivers
v0x155085650_0 .net "vld", 0 0, L_0x142e35d70;  alias, 1 drivers
L_0x142e35e50 .part L_0x142e361b0, 1, 1;
L_0x142e35fe0 .part L_0x142e361b0, 0, 1;
S_0x155084e40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155084a60;
 .timescale -9 -12;
L_0x142e35f30 .functor NOT 1, L_0x142e35e50, C4<0>, C4<0>, C4<0>;
L_0x142e36080 .functor AND 1, L_0x142e35f30, L_0x142e35fe0, C4<1>, C4<1>;
v0x155085000_0 .net *"_ivl_2", 0 0, L_0x142e35e50;  1 drivers
v0x1550850c0_0 .net *"_ivl_3", 0 0, L_0x142e35f30;  1 drivers
v0x155085160_0 .net *"_ivl_5", 0 0, L_0x142e35fe0;  1 drivers
L_0x142e35d70 .reduce/or L_0x142e361b0;
S_0x1550851f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155084a60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550851f0
v0x155085440_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155085440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155085440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_276.580 ;
    %load/vec4 v0x155085440_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_276.581, 5;
    %load/vec4 v0x155085440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155085440_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_276.580;
T_276.581 ;
    %end;
S_0x155085c50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155083870;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155085c50
v0x155085ea0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155085ea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155085ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_277.582 ;
    %load/vec4 v0x155085ea0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_277.583, 5;
    %load/vec4 v0x155085ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155085ea0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_277.582;
T_277.583 ;
    %end;
S_0x1550861c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1550836a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155086390 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1550863d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1550888f0_0 .net "in", 3 0, L_0x142e35cd0;  1 drivers
v0x1550889b0_0 .net "out", 1 0, L_0x142e35b70;  alias, 1 drivers
v0x155088a60_0 .net "vld", 0 0, L_0x142e358c0;  alias, 1 drivers
L_0x142e35280 .part L_0x142e35cd0, 0, 2;
L_0x142e357a0 .part L_0x142e35cd0, 2, 2;
S_0x1550865a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1550861c0;
 .timescale -9 -12;
L_0x142e358c0 .functor OR 1, L_0x142e34e40, L_0x142e353a0, C4<0>, C4<0>;
L_0x15808d8f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550880f0_0 .net/2u *"_ivl_4", 0 0, L_0x15808d8f0;  1 drivers
v0x1550881b0_0 .net *"_ivl_6", 1 0, L_0x142e35970;  1 drivers
v0x155088250_0 .net *"_ivl_8", 1 0, L_0x142e35a50;  1 drivers
v0x155088300_0 .net "out_h", 0 0, L_0x142e35670;  1 drivers
v0x1550883c0_0 .net "out_l", 0 0, L_0x142e35150;  1 drivers
v0x155088490_0 .net "out_vh", 0 0, L_0x142e353a0;  1 drivers
v0x155088540_0 .net "out_vl", 0 0, L_0x142e34e40;  1 drivers
L_0x142e35970 .concat [ 1 1 0 0], L_0x142e35670, L_0x15808d8f0;
L_0x142e35a50 .concat [ 1 1 0 0], L_0x142e35150, L_0x142e34e40;
L_0x142e35b70 .functor MUXZ 2, L_0x142e35a50, L_0x142e35970, L_0x142e353a0, C4<>;
S_0x155086760 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1550865a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155086450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155086490 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155087190_0 .net "in", 1 0, L_0x142e357a0;  1 drivers
v0x155087250_0 .net "out", 0 0, L_0x142e35670;  alias, 1 drivers
v0x155087300_0 .net "vld", 0 0, L_0x142e353a0;  alias, 1 drivers
L_0x142e35440 .part L_0x142e357a0, 1, 1;
L_0x142e355d0 .part L_0x142e357a0, 0, 1;
S_0x155086ae0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155086760;
 .timescale -9 -12;
L_0x142e35520 .functor NOT 1, L_0x142e35440, C4<0>, C4<0>, C4<0>;
L_0x142e35670 .functor AND 1, L_0x142e35520, L_0x142e355d0, C4<1>, C4<1>;
v0x155086cb0_0 .net *"_ivl_2", 0 0, L_0x142e35440;  1 drivers
v0x155086d70_0 .net *"_ivl_3", 0 0, L_0x142e35520;  1 drivers
v0x155086e10_0 .net *"_ivl_5", 0 0, L_0x142e355d0;  1 drivers
L_0x142e353a0 .reduce/or L_0x142e357a0;
S_0x155086ea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155086760;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155086ea0
v0x1550870f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1550870f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550870f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_278.584 ;
    %load/vec4 v0x1550870f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_278.585, 5;
    %load/vec4 v0x1550870f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550870f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_278.584;
T_278.585 ;
    %end;
S_0x155087400 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1550865a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550875d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155087610 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155087e80_0 .net "in", 1 0, L_0x142e35280;  1 drivers
v0x155087f40_0 .net "out", 0 0, L_0x142e35150;  alias, 1 drivers
v0x155087ff0_0 .net "vld", 0 0, L_0x142e34e40;  alias, 1 drivers
L_0x142e34f20 .part L_0x142e35280, 1, 1;
L_0x142e350b0 .part L_0x142e35280, 0, 1;
S_0x1550877e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155087400;
 .timescale -9 -12;
L_0x142e35000 .functor NOT 1, L_0x142e34f20, C4<0>, C4<0>, C4<0>;
L_0x142e35150 .functor AND 1, L_0x142e35000, L_0x142e350b0, C4<1>, C4<1>;
v0x1550879a0_0 .net *"_ivl_2", 0 0, L_0x142e34f20;  1 drivers
v0x155087a60_0 .net *"_ivl_3", 0 0, L_0x142e35000;  1 drivers
v0x155087b00_0 .net *"_ivl_5", 0 0, L_0x142e350b0;  1 drivers
L_0x142e34e40 .reduce/or L_0x142e35280;
S_0x155087b90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155087400;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155087b90
v0x155087de0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155087de0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155087de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_279.586 ;
    %load/vec4 v0x155087de0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_279.587, 5;
    %load/vec4 v0x155087de0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155087de0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_279.586;
T_279.587 ;
    %end;
S_0x1550885f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1550861c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550885f0
v0x155088840_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x155088840_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155088840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_280.588 ;
    %load/vec4 v0x155088840_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_280.589, 5;
    %load/vec4 v0x155088840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155088840_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_280.588;
T_280.589 ;
    %end;
S_0x155089060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155083320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155089060
v0x1550892b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x1550892b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550892b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_281.590 ;
    %load/vec4 v0x1550892b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_281.591, 5;
    %load/vec4 v0x1550892b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550892b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_281.590;
T_281.591 ;
    %end;
S_0x1550895d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155083150;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550897a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1550897e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15508f660_0 .net "in", 7 0, L_0x142e34d60;  1 drivers
v0x15508f720_0 .net "out", 2 0, L_0x142e34c00;  alias, 1 drivers
v0x15508f7d0_0 .net "vld", 0 0, L_0x142e34950;  alias, 1 drivers
L_0x142e33940 .part L_0x142e34d60, 0, 4;
L_0x142e34870 .part L_0x142e34d60, 4, 4;
S_0x1550899b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1550895d0;
 .timescale -9 -12;
L_0x142e34950 .functor OR 1, L_0x142e33530, L_0x142e34460, C4<0>, C4<0>;
L_0x15808d8a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15508ee60_0 .net/2u *"_ivl_4", 0 0, L_0x15808d8a8;  1 drivers
v0x15508ef20_0 .net *"_ivl_6", 2 0, L_0x142e34a00;  1 drivers
v0x15508efc0_0 .net *"_ivl_8", 2 0, L_0x142e34ae0;  1 drivers
v0x15508f070_0 .net "out_h", 1 0, L_0x142e34710;  1 drivers
v0x15508f130_0 .net "out_l", 1 0, L_0x142e337e0;  1 drivers
v0x15508f200_0 .net "out_vh", 0 0, L_0x142e34460;  1 drivers
v0x15508f2b0_0 .net "out_vl", 0 0, L_0x142e33530;  1 drivers
L_0x142e34a00 .concat [ 2 1 0 0], L_0x142e34710, L_0x15808d8a8;
L_0x142e34ae0 .concat [ 2 1 0 0], L_0x142e337e0, L_0x142e33530;
L_0x142e34c00 .functor MUXZ 3, L_0x142e34ae0, L_0x142e34a00, L_0x142e34460, C4<>;
S_0x155089b70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1550899b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155089860 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1550898a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15508c250_0 .net "in", 3 0, L_0x142e34870;  1 drivers
v0x15508c310_0 .net "out", 1 0, L_0x142e34710;  alias, 1 drivers
v0x15508c3c0_0 .net "vld", 0 0, L_0x142e34460;  alias, 1 drivers
L_0x142e33e20 .part L_0x142e34870, 0, 2;
L_0x142e34340 .part L_0x142e34870, 2, 2;
S_0x155089ef0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155089b70;
 .timescale -9 -12;
L_0x142e34460 .functor OR 1, L_0x142e339e0, L_0x142e33f40, C4<0>, C4<0>;
L_0x15808d860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15508ba50_0 .net/2u *"_ivl_4", 0 0, L_0x15808d860;  1 drivers
v0x15508bb10_0 .net *"_ivl_6", 1 0, L_0x142e34510;  1 drivers
v0x15508bbb0_0 .net *"_ivl_8", 1 0, L_0x142e345f0;  1 drivers
v0x15508bc60_0 .net "out_h", 0 0, L_0x142e34210;  1 drivers
v0x15508bd20_0 .net "out_l", 0 0, L_0x142e33cf0;  1 drivers
v0x15508bdf0_0 .net "out_vh", 0 0, L_0x142e33f40;  1 drivers
v0x15508bea0_0 .net "out_vl", 0 0, L_0x142e339e0;  1 drivers
L_0x142e34510 .concat [ 1 1 0 0], L_0x142e34210, L_0x15808d860;
L_0x142e345f0 .concat [ 1 1 0 0], L_0x142e33cf0, L_0x142e339e0;
L_0x142e34710 .functor MUXZ 2, L_0x142e345f0, L_0x142e34510, L_0x142e33f40, C4<>;
S_0x15508a0c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155089ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155089d80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155089dc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15508aaf0_0 .net "in", 1 0, L_0x142e34340;  1 drivers
v0x15508abb0_0 .net "out", 0 0, L_0x142e34210;  alias, 1 drivers
v0x15508ac60_0 .net "vld", 0 0, L_0x142e33f40;  alias, 1 drivers
L_0x142e33fe0 .part L_0x142e34340, 1, 1;
L_0x142e34170 .part L_0x142e34340, 0, 1;
S_0x15508a440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15508a0c0;
 .timescale -9 -12;
L_0x142e340c0 .functor NOT 1, L_0x142e33fe0, C4<0>, C4<0>, C4<0>;
L_0x142e34210 .functor AND 1, L_0x142e340c0, L_0x142e34170, C4<1>, C4<1>;
v0x15508a610_0 .net *"_ivl_2", 0 0, L_0x142e33fe0;  1 drivers
v0x15508a6d0_0 .net *"_ivl_3", 0 0, L_0x142e340c0;  1 drivers
v0x15508a770_0 .net *"_ivl_5", 0 0, L_0x142e34170;  1 drivers
L_0x142e33f40 .reduce/or L_0x142e34340;
S_0x15508a800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15508a0c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15508a800
v0x15508aa50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15508aa50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15508aa50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_282.592 ;
    %load/vec4 v0x15508aa50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_282.593, 5;
    %load/vec4 v0x15508aa50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15508aa50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_282.592;
T_282.593 ;
    %end;
S_0x15508ad60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155089ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15508af30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15508af70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15508b7e0_0 .net "in", 1 0, L_0x142e33e20;  1 drivers
v0x15508b8a0_0 .net "out", 0 0, L_0x142e33cf0;  alias, 1 drivers
v0x15508b950_0 .net "vld", 0 0, L_0x142e339e0;  alias, 1 drivers
L_0x142e33ac0 .part L_0x142e33e20, 1, 1;
L_0x142e33c50 .part L_0x142e33e20, 0, 1;
S_0x15508b140 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15508ad60;
 .timescale -9 -12;
L_0x142e33ba0 .functor NOT 1, L_0x142e33ac0, C4<0>, C4<0>, C4<0>;
L_0x142e33cf0 .functor AND 1, L_0x142e33ba0, L_0x142e33c50, C4<1>, C4<1>;
v0x15508b300_0 .net *"_ivl_2", 0 0, L_0x142e33ac0;  1 drivers
v0x15508b3c0_0 .net *"_ivl_3", 0 0, L_0x142e33ba0;  1 drivers
v0x15508b460_0 .net *"_ivl_5", 0 0, L_0x142e33c50;  1 drivers
L_0x142e339e0 .reduce/or L_0x142e33e20;
S_0x15508b4f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15508ad60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15508b4f0
v0x15508b740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15508b740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15508b740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_283.594 ;
    %load/vec4 v0x15508b740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_283.595, 5;
    %load/vec4 v0x15508b740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15508b740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_283.594;
T_283.595 ;
    %end;
S_0x15508bf50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155089b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15508bf50
v0x15508c1a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15508c1a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15508c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_284.596 ;
    %load/vec4 v0x15508c1a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_284.597, 5;
    %load/vec4 v0x15508c1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15508c1a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_284.596;
T_284.597 ;
    %end;
S_0x15508c4c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1550899b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15508c690 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15508c6d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15508ebf0_0 .net "in", 3 0, L_0x142e33940;  1 drivers
v0x15508ecb0_0 .net "out", 1 0, L_0x142e337e0;  alias, 1 drivers
v0x15508ed60_0 .net "vld", 0 0, L_0x142e33530;  alias, 1 drivers
L_0x142e32ef0 .part L_0x142e33940, 0, 2;
L_0x142e33410 .part L_0x142e33940, 2, 2;
S_0x15508c8a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15508c4c0;
 .timescale -9 -12;
L_0x142e33530 .functor OR 1, L_0x142e32ab0, L_0x142e33010, C4<0>, C4<0>;
L_0x15808d818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15508e3f0_0 .net/2u *"_ivl_4", 0 0, L_0x15808d818;  1 drivers
v0x15508e4b0_0 .net *"_ivl_6", 1 0, L_0x142e335e0;  1 drivers
v0x15508e550_0 .net *"_ivl_8", 1 0, L_0x142e336c0;  1 drivers
v0x15508e600_0 .net "out_h", 0 0, L_0x142e332e0;  1 drivers
v0x15508e6c0_0 .net "out_l", 0 0, L_0x142e32dc0;  1 drivers
v0x15508e790_0 .net "out_vh", 0 0, L_0x142e33010;  1 drivers
v0x15508e840_0 .net "out_vl", 0 0, L_0x142e32ab0;  1 drivers
L_0x142e335e0 .concat [ 1 1 0 0], L_0x142e332e0, L_0x15808d818;
L_0x142e336c0 .concat [ 1 1 0 0], L_0x142e32dc0, L_0x142e32ab0;
L_0x142e337e0 .functor MUXZ 2, L_0x142e336c0, L_0x142e335e0, L_0x142e33010, C4<>;
S_0x15508ca60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15508c8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15508c750 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15508c790 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15508d490_0 .net "in", 1 0, L_0x142e33410;  1 drivers
v0x15508d550_0 .net "out", 0 0, L_0x142e332e0;  alias, 1 drivers
v0x15508d600_0 .net "vld", 0 0, L_0x142e33010;  alias, 1 drivers
L_0x142e330b0 .part L_0x142e33410, 1, 1;
L_0x142e33240 .part L_0x142e33410, 0, 1;
S_0x15508cde0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15508ca60;
 .timescale -9 -12;
L_0x142e33190 .functor NOT 1, L_0x142e330b0, C4<0>, C4<0>, C4<0>;
L_0x142e332e0 .functor AND 1, L_0x142e33190, L_0x142e33240, C4<1>, C4<1>;
v0x15508cfb0_0 .net *"_ivl_2", 0 0, L_0x142e330b0;  1 drivers
v0x15508d070_0 .net *"_ivl_3", 0 0, L_0x142e33190;  1 drivers
v0x15508d110_0 .net *"_ivl_5", 0 0, L_0x142e33240;  1 drivers
L_0x142e33010 .reduce/or L_0x142e33410;
S_0x15508d1a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15508ca60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15508d1a0
v0x15508d3f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15508d3f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15508d3f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_285.598 ;
    %load/vec4 v0x15508d3f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_285.599, 5;
    %load/vec4 v0x15508d3f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15508d3f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_285.598;
T_285.599 ;
    %end;
S_0x15508d700 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15508c8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15508d8d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15508d910 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15508e180_0 .net "in", 1 0, L_0x142e32ef0;  1 drivers
v0x15508e240_0 .net "out", 0 0, L_0x142e32dc0;  alias, 1 drivers
v0x15508e2f0_0 .net "vld", 0 0, L_0x142e32ab0;  alias, 1 drivers
L_0x142e32b90 .part L_0x142e32ef0, 1, 1;
L_0x142e32d20 .part L_0x142e32ef0, 0, 1;
S_0x15508dae0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15508d700;
 .timescale -9 -12;
L_0x142e32c70 .functor NOT 1, L_0x142e32b90, C4<0>, C4<0>, C4<0>;
L_0x142e32dc0 .functor AND 1, L_0x142e32c70, L_0x142e32d20, C4<1>, C4<1>;
v0x15508dca0_0 .net *"_ivl_2", 0 0, L_0x142e32b90;  1 drivers
v0x15508dd60_0 .net *"_ivl_3", 0 0, L_0x142e32c70;  1 drivers
v0x15508de00_0 .net *"_ivl_5", 0 0, L_0x142e32d20;  1 drivers
L_0x142e32ab0 .reduce/or L_0x142e32ef0;
S_0x15508de90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15508d700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15508de90
v0x15508e0e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15508e0e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15508e0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_286.600 ;
    %load/vec4 v0x15508e0e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_286.601, 5;
    %load/vec4 v0x15508e0e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15508e0e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_286.600;
T_286.601 ;
    %end;
S_0x15508e8f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15508c4c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15508e8f0
v0x15508eb40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15508eb40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15508eb40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_287.602 ;
    %load/vec4 v0x15508eb40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_287.603, 5;
    %load/vec4 v0x15508eb40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15508eb40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_287.602;
T_287.603 ;
    %end;
S_0x15508f360 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1550895d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15508f360
v0x15508f5b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15508f5b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15508f5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_288.604 ;
    %load/vec4 v0x15508f5b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_288.605, 5;
    %load/vec4 v0x15508f5b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15508f5b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_288.604;
T_288.605 ;
    %end;
S_0x15508fdd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155082dd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15508fdd0
v0x155090020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x155090020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155090020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_289.606 ;
    %load/vec4 v0x155090020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_289.607, 5;
    %load/vec4 v0x155090020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155090020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_289.606;
T_289.607 ;
    %end;
S_0x155090340 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x155082a20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155090340
v0x1550905a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x1550905a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550905a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_290.608 ;
    %load/vec4 v0x1550905a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_290.609, 5;
    %load/vec4 v0x1550905a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550905a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_290.608;
T_290.609 ;
    %end;
S_0x1550915d0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x155091790 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x1550917d0 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x155091810 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x142e39040 .functor BUFZ 16, L_0x142e32660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x142e39190 .functor NOT 16, L_0x142e39040, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808de00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142e3def0 .functor XOR 1, L_0x142e390b0, L_0x15808de00, C4<0>, C4<0>;
v0x1550a1550_0 .net/2u *"_ivl_10", 0 0, L_0x15808de00;  1 drivers
v0x1550a1600_0 .net *"_ivl_12", 0 0, L_0x142e3def0;  1 drivers
L_0x15808de48 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1550a16b0_0 .net/2u *"_ivl_16", 3 0, L_0x15808de48;  1 drivers
v0x1550a1770_0 .net *"_ivl_18", 3 0, L_0x142e3e140;  1 drivers
v0x1550a1820_0 .net *"_ivl_23", 13 0, L_0x142e3f480;  1 drivers
L_0x15808dfb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1550a1910_0 .net/2u *"_ivl_24", 1 0, L_0x15808dfb0;  1 drivers
v0x1550a19c0_0 .net *"_ivl_4", 15 0, L_0x142e39190;  1 drivers
v0x1550a1a70_0 .net *"_ivl_9", 14 0, L_0x142e3de50;  1 drivers
v0x1550a1b20_0 .net "exp", 1 0, L_0x142e3f680;  alias, 1 drivers
v0x1550a1c30_0 .net "in", 15 0, L_0x142e32660;  alias, 1 drivers
v0x1550a1ce0_0 .net "k", 3 0, L_0x142e3dcb0;  1 drivers
v0x1550a1d80_0 .net "mant", 13 0, L_0x142e3f7b0;  alias, 1 drivers
v0x1550a1e30_0 .net "rc", 0 0, L_0x142e390b0;  alias, 1 drivers
v0x1550a1ed0_0 .net "regime", 3 0, L_0x142e3e240;  alias, 1 drivers
v0x1550a1f80_0 .net "xin", 15 0, L_0x142e39040;  1 drivers
v0x1550a2030_0 .net "xin_r", 15 0, L_0x142e39200;  1 drivers
v0x1550a20e0_0 .net "xin_tmp", 15 0, L_0x142e3f390;  1 drivers
L_0x142e390b0 .part L_0x142e39040, 14, 1;
L_0x142e39200 .functor MUXZ 16, L_0x142e39040, L_0x142e39190, L_0x142e390b0, C4<>;
L_0x142e3de50 .part L_0x142e39200, 0, 15;
L_0x142e3dfe0 .concat [ 1 15 0 0], L_0x142e3def0, L_0x142e3de50;
L_0x142e3e140 .arith/sub 4, L_0x142e3dcb0, L_0x15808de48;
L_0x142e3e240 .functor MUXZ 4, L_0x142e3dcb0, L_0x142e3e140, L_0x142e390b0, C4<>;
L_0x142e3f480 .part L_0x142e39040, 0, 14;
L_0x142e3f560 .concat [ 2 14 0 0], L_0x15808dfb0, L_0x142e3f480;
L_0x142e3f680 .part L_0x142e3f390, 14, 2;
L_0x142e3f7b0 .part L_0x142e3f390, 0, 14;
S_0x1550919e0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x1550915d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550919e0
v0x155091c60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.log2 ;
    %load/vec4 v0x155091c60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155091c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_291.610 ;
    %load/vec4 v0x155091c60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_291.611, 5;
    %load/vec4 v0x155091c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155091c60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_291.610;
T_291.611 ;
    %end;
S_0x155091d10 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x1550915d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x155091ee0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x155091f20 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x142e3f390 .functor BUFZ 16, L_0x142e3ee00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15808df68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155093060_0 .net *"_ivl_10", 0 0, L_0x15808df68;  1 drivers
v0x155093120_0 .net *"_ivl_5", 0 0, L_0x142e3ef20;  1 drivers
v0x1550931d0_0 .net *"_ivl_6", 15 0, L_0x142e3f090;  1 drivers
v0x155093290_0 .net *"_ivl_8", 14 0, L_0x142e3efc0;  1 drivers
v0x155093340_0 .net "a", 15 0, L_0x142e3f560;  1 drivers
v0x155093430_0 .net "b", 3 0, L_0x142e3dcb0;  alias, 1 drivers
v0x1550934e0_0 .net "c", 15 0, L_0x142e3f390;  alias, 1 drivers
v0x155093590 .array "tmp", 0 3;
v0x155093590_0 .net v0x155093590 0, 15 0, L_0x142e3f1f0; 1 drivers
v0x155093590_1 .net v0x155093590 1, 15 0, L_0x142e3e5c0; 1 drivers
v0x155093590_2 .net v0x155093590 2, 15 0, L_0x142e3ea40; 1 drivers
v0x155093590_3 .net v0x155093590 3, 15 0, L_0x142e3ee00; 1 drivers
L_0x142e3e360 .part L_0x142e3dcb0, 1, 1;
L_0x142e3e720 .part L_0x142e3dcb0, 2, 1;
L_0x142e3eb60 .part L_0x142e3dcb0, 3, 1;
L_0x142e3ef20 .part L_0x142e3dcb0, 0, 1;
L_0x142e3efc0 .part L_0x142e3f560, 0, 15;
L_0x142e3f090 .concat [ 1 15 0 0], L_0x15808df68, L_0x142e3efc0;
L_0x142e3f1f0 .functor MUXZ 16, L_0x142e3f560, L_0x142e3f090, L_0x142e3ef20, C4<>;
S_0x155092110 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x155091d10;
 .timescale -9 -12;
P_0x1550922e0 .param/l "i" 1 4 296, +C4<01>;
v0x155092380_0 .net *"_ivl_1", 0 0, L_0x142e3e360;  1 drivers
v0x155092410_0 .net *"_ivl_3", 15 0, L_0x142e3e4a0;  1 drivers
v0x1550924a0_0 .net *"_ivl_5", 13 0, L_0x142e3e400;  1 drivers
L_0x15808de90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155092530_0 .net *"_ivl_7", 1 0, L_0x15808de90;  1 drivers
L_0x142e3e400 .part L_0x142e3f1f0, 0, 14;
L_0x142e3e4a0 .concat [ 2 14 0 0], L_0x15808de90, L_0x142e3e400;
L_0x142e3e5c0 .functor MUXZ 16, L_0x142e3f1f0, L_0x142e3e4a0, L_0x142e3e360, C4<>;
S_0x1550925d0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x155091d10;
 .timescale -9 -12;
P_0x1550927b0 .param/l "i" 1 4 296, +C4<010>;
v0x155092840_0 .net *"_ivl_1", 0 0, L_0x142e3e720;  1 drivers
v0x1550928f0_0 .net *"_ivl_3", 15 0, L_0x142e3e960;  1 drivers
v0x1550929a0_0 .net *"_ivl_5", 11 0, L_0x142e3e8c0;  1 drivers
L_0x15808ded8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x155092a60_0 .net *"_ivl_7", 3 0, L_0x15808ded8;  1 drivers
L_0x142e3e8c0 .part L_0x142e3e5c0, 0, 12;
L_0x142e3e960 .concat [ 4 12 0 0], L_0x15808ded8, L_0x142e3e8c0;
L_0x142e3ea40 .functor MUXZ 16, L_0x142e3e5c0, L_0x142e3e960, L_0x142e3e720, C4<>;
S_0x155092b10 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x155091d10;
 .timescale -9 -12;
P_0x155092d00 .param/l "i" 1 4 296, +C4<011>;
v0x155092d90_0 .net *"_ivl_1", 0 0, L_0x142e3eb60;  1 drivers
v0x155092e40_0 .net *"_ivl_3", 15 0, L_0x142e3ece0;  1 drivers
v0x155092ef0_0 .net *"_ivl_5", 7 0, L_0x142e3ec00;  1 drivers
L_0x15808df20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x155092fb0_0 .net *"_ivl_7", 7 0, L_0x15808df20;  1 drivers
L_0x142e3ec00 .part L_0x142e3ea40, 0, 8;
L_0x142e3ece0 .concat [ 8 8 0 0], L_0x15808df20, L_0x142e3ec00;
L_0x142e3ee00 .functor MUXZ 16, L_0x142e3ea40, L_0x142e3ece0, L_0x142e3eb60, C4<>;
S_0x1550936c0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x1550915d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x155093880 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x1550938c0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x1550a12f0_0 .net "in", 15 0, L_0x142e3dfe0;  1 drivers
v0x1550a13c0_0 .net "out", 3 0, L_0x142e3dcb0;  alias, 1 drivers
v0x1550a1490_0 .net "vld", 0 0, L_0x142e3da00;  1 drivers
S_0x155093a70 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x1550936c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155093940 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x155093980 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x1550a0d70_0 .net "in", 15 0, L_0x142e3dfe0;  alias, 1 drivers
v0x1550a0e30_0 .net "out", 3 0, L_0x142e3dcb0;  alias, 1 drivers
v0x1550a0ef0_0 .net "vld", 0 0, L_0x142e3da00;  alias, 1 drivers
L_0x142e3b5d0 .part L_0x142e3dfe0, 0, 8;
L_0x142e3d960 .part L_0x142e3dfe0, 8, 8;
S_0x155093df0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155093a70;
 .timescale -9 -12;
L_0x142e3da00 .functor OR 1, L_0x142e3b1c0, L_0x142e3d550, C4<0>, C4<0>;
L_0x15808ddb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550a0570_0 .net/2u *"_ivl_4", 0 0, L_0x15808ddb8;  1 drivers
v0x1550a0630_0 .net *"_ivl_6", 3 0, L_0x142e3dab0;  1 drivers
v0x1550a06d0_0 .net *"_ivl_8", 3 0, L_0x142e3db90;  1 drivers
v0x1550a0780_0 .net "out_h", 2 0, L_0x142e3d800;  1 drivers
v0x1550a0840_0 .net "out_l", 2 0, L_0x142e3b470;  1 drivers
v0x1550a0910_0 .net "out_vh", 0 0, L_0x142e3d550;  1 drivers
v0x1550a09c0_0 .net "out_vl", 0 0, L_0x142e3b1c0;  1 drivers
L_0x142e3dab0 .concat [ 3 1 0 0], L_0x142e3d800, L_0x15808ddb8;
L_0x142e3db90 .concat [ 3 1 0 0], L_0x142e3b470, L_0x142e3b1c0;
L_0x142e3dcb0 .functor MUXZ 4, L_0x142e3db90, L_0x142e3dab0, L_0x142e3d550, C4<>;
S_0x155093fc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155093df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155093c80 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x155093cc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15509a000_0 .net "in", 7 0, L_0x142e3d960;  1 drivers
v0x15509a0c0_0 .net "out", 2 0, L_0x142e3d800;  alias, 1 drivers
v0x15509a170_0 .net "vld", 0 0, L_0x142e3d550;  alias, 1 drivers
L_0x142e3c540 .part L_0x142e3d960, 0, 4;
L_0x142e3d470 .part L_0x142e3d960, 4, 4;
S_0x155094340 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155093fc0;
 .timescale -9 -12;
L_0x142e3d550 .functor OR 1, L_0x142e3c130, L_0x142e3d060, C4<0>, C4<0>;
L_0x15808dd70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155099800_0 .net/2u *"_ivl_4", 0 0, L_0x15808dd70;  1 drivers
v0x1550998c0_0 .net *"_ivl_6", 2 0, L_0x142e3d600;  1 drivers
v0x155099960_0 .net *"_ivl_8", 2 0, L_0x142e3d6e0;  1 drivers
v0x155099a10_0 .net "out_h", 1 0, L_0x142e3d310;  1 drivers
v0x155099ad0_0 .net "out_l", 1 0, L_0x142e3c3e0;  1 drivers
v0x155099ba0_0 .net "out_vh", 0 0, L_0x142e3d060;  1 drivers
v0x155099c50_0 .net "out_vl", 0 0, L_0x142e3c130;  1 drivers
L_0x142e3d600 .concat [ 2 1 0 0], L_0x142e3d310, L_0x15808dd70;
L_0x142e3d6e0 .concat [ 2 1 0 0], L_0x142e3c3e0, L_0x142e3c130;
L_0x142e3d800 .functor MUXZ 3, L_0x142e3d6e0, L_0x142e3d600, L_0x142e3d060, C4<>;
S_0x155094510 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155094340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550941d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155094210 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155096bf0_0 .net "in", 3 0, L_0x142e3d470;  1 drivers
v0x155096cb0_0 .net "out", 1 0, L_0x142e3d310;  alias, 1 drivers
v0x155096d60_0 .net "vld", 0 0, L_0x142e3d060;  alias, 1 drivers
L_0x142e3ca20 .part L_0x142e3d470, 0, 2;
L_0x142e3cf40 .part L_0x142e3d470, 2, 2;
S_0x155094890 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155094510;
 .timescale -9 -12;
L_0x142e3d060 .functor OR 1, L_0x142e3c5e0, L_0x142e3cb40, C4<0>, C4<0>;
L_0x15808dd28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550963f0_0 .net/2u *"_ivl_4", 0 0, L_0x15808dd28;  1 drivers
v0x1550964b0_0 .net *"_ivl_6", 1 0, L_0x142e3d110;  1 drivers
v0x155096550_0 .net *"_ivl_8", 1 0, L_0x142e3d1f0;  1 drivers
v0x155096600_0 .net "out_h", 0 0, L_0x142e3ce10;  1 drivers
v0x1550966c0_0 .net "out_l", 0 0, L_0x142e3c8f0;  1 drivers
v0x155096790_0 .net "out_vh", 0 0, L_0x142e3cb40;  1 drivers
v0x155096840_0 .net "out_vl", 0 0, L_0x142e3c5e0;  1 drivers
L_0x142e3d110 .concat [ 1 1 0 0], L_0x142e3ce10, L_0x15808dd28;
L_0x142e3d1f0 .concat [ 1 1 0 0], L_0x142e3c8f0, L_0x142e3c5e0;
L_0x142e3d310 .functor MUXZ 2, L_0x142e3d1f0, L_0x142e3d110, L_0x142e3cb40, C4<>;
S_0x155094a60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155094890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155094720 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155094760 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155095490_0 .net "in", 1 0, L_0x142e3cf40;  1 drivers
v0x155095550_0 .net "out", 0 0, L_0x142e3ce10;  alias, 1 drivers
v0x155095600_0 .net "vld", 0 0, L_0x142e3cb40;  alias, 1 drivers
L_0x142e3cbe0 .part L_0x142e3cf40, 1, 1;
L_0x142e3cd70 .part L_0x142e3cf40, 0, 1;
S_0x155094de0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155094a60;
 .timescale -9 -12;
L_0x142e3ccc0 .functor NOT 1, L_0x142e3cbe0, C4<0>, C4<0>, C4<0>;
L_0x142e3ce10 .functor AND 1, L_0x142e3ccc0, L_0x142e3cd70, C4<1>, C4<1>;
v0x155094fb0_0 .net *"_ivl_2", 0 0, L_0x142e3cbe0;  1 drivers
v0x155095070_0 .net *"_ivl_3", 0 0, L_0x142e3ccc0;  1 drivers
v0x155095110_0 .net *"_ivl_5", 0 0, L_0x142e3cd70;  1 drivers
L_0x142e3cb40 .reduce/or L_0x142e3cf40;
S_0x1550951a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155094a60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550951a0
v0x1550953f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1550953f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550953f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_292.612 ;
    %load/vec4 v0x1550953f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_292.613, 5;
    %load/vec4 v0x1550953f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550953f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_292.612;
T_292.613 ;
    %end;
S_0x155095700 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155094890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550958d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155095910 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155096180_0 .net "in", 1 0, L_0x142e3ca20;  1 drivers
v0x155096240_0 .net "out", 0 0, L_0x142e3c8f0;  alias, 1 drivers
v0x1550962f0_0 .net "vld", 0 0, L_0x142e3c5e0;  alias, 1 drivers
L_0x142e3c6c0 .part L_0x142e3ca20, 1, 1;
L_0x142e3c850 .part L_0x142e3ca20, 0, 1;
S_0x155095ae0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155095700;
 .timescale -9 -12;
L_0x142e3c7a0 .functor NOT 1, L_0x142e3c6c0, C4<0>, C4<0>, C4<0>;
L_0x142e3c8f0 .functor AND 1, L_0x142e3c7a0, L_0x142e3c850, C4<1>, C4<1>;
v0x155095ca0_0 .net *"_ivl_2", 0 0, L_0x142e3c6c0;  1 drivers
v0x155095d60_0 .net *"_ivl_3", 0 0, L_0x142e3c7a0;  1 drivers
v0x155095e00_0 .net *"_ivl_5", 0 0, L_0x142e3c850;  1 drivers
L_0x142e3c5e0 .reduce/or L_0x142e3ca20;
S_0x155095e90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155095700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155095e90
v0x1550960e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1550960e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550960e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_293.614 ;
    %load/vec4 v0x1550960e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_293.615, 5;
    %load/vec4 v0x1550960e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550960e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_293.614;
T_293.615 ;
    %end;
S_0x1550968f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155094510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550968f0
v0x155096b40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x155096b40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155096b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_294.616 ;
    %load/vec4 v0x155096b40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_294.617, 5;
    %load/vec4 v0x155096b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155096b40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_294.616;
T_294.617 ;
    %end;
S_0x155096e60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155094340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155097030 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x155097070 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x155099590_0 .net "in", 3 0, L_0x142e3c540;  1 drivers
v0x155099650_0 .net "out", 1 0, L_0x142e3c3e0;  alias, 1 drivers
v0x155099700_0 .net "vld", 0 0, L_0x142e3c130;  alias, 1 drivers
L_0x142e3baf0 .part L_0x142e3c540, 0, 2;
L_0x142e3c010 .part L_0x142e3c540, 2, 2;
S_0x155097240 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x155096e60;
 .timescale -9 -12;
L_0x142e3c130 .functor OR 1, L_0x142e3b6b0, L_0x142e3bc10, C4<0>, C4<0>;
L_0x15808dce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155098d90_0 .net/2u *"_ivl_4", 0 0, L_0x15808dce0;  1 drivers
v0x155098e50_0 .net *"_ivl_6", 1 0, L_0x142e3c1e0;  1 drivers
v0x155098ef0_0 .net *"_ivl_8", 1 0, L_0x142e3c2c0;  1 drivers
v0x155098fa0_0 .net "out_h", 0 0, L_0x142e3bee0;  1 drivers
v0x155099060_0 .net "out_l", 0 0, L_0x142e3b9c0;  1 drivers
v0x155099130_0 .net "out_vh", 0 0, L_0x142e3bc10;  1 drivers
v0x1550991e0_0 .net "out_vl", 0 0, L_0x142e3b6b0;  1 drivers
L_0x142e3c1e0 .concat [ 1 1 0 0], L_0x142e3bee0, L_0x15808dce0;
L_0x142e3c2c0 .concat [ 1 1 0 0], L_0x142e3b9c0, L_0x142e3b6b0;
L_0x142e3c3e0 .functor MUXZ 2, L_0x142e3c2c0, L_0x142e3c1e0, L_0x142e3bc10, C4<>;
S_0x155097400 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x155097240;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1550970f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x155097130 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155097e30_0 .net "in", 1 0, L_0x142e3c010;  1 drivers
v0x155097ef0_0 .net "out", 0 0, L_0x142e3bee0;  alias, 1 drivers
v0x155097fa0_0 .net "vld", 0 0, L_0x142e3bc10;  alias, 1 drivers
L_0x142e3bcb0 .part L_0x142e3c010, 1, 1;
L_0x142e3be40 .part L_0x142e3c010, 0, 1;
S_0x155097780 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x155097400;
 .timescale -9 -12;
L_0x142e3bd90 .functor NOT 1, L_0x142e3bcb0, C4<0>, C4<0>, C4<0>;
L_0x142e3bee0 .functor AND 1, L_0x142e3bd90, L_0x142e3be40, C4<1>, C4<1>;
v0x155097950_0 .net *"_ivl_2", 0 0, L_0x142e3bcb0;  1 drivers
v0x155097a10_0 .net *"_ivl_3", 0 0, L_0x142e3bd90;  1 drivers
v0x155097ab0_0 .net *"_ivl_5", 0 0, L_0x142e3be40;  1 drivers
L_0x142e3bc10 .reduce/or L_0x142e3c010;
S_0x155097b40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155097400;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155097b40
v0x155097d90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x155097d90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155097d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_295.618 ;
    %load/vec4 v0x155097d90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_295.619, 5;
    %load/vec4 v0x155097d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155097d90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_295.618;
T_295.619 ;
    %end;
S_0x1550980a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155097240;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x155098270 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1550982b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x155098b20_0 .net "in", 1 0, L_0x142e3baf0;  1 drivers
v0x155098be0_0 .net "out", 0 0, L_0x142e3b9c0;  alias, 1 drivers
v0x155098c90_0 .net "vld", 0 0, L_0x142e3b6b0;  alias, 1 drivers
L_0x142e3b790 .part L_0x142e3baf0, 1, 1;
L_0x142e3b920 .part L_0x142e3baf0, 0, 1;
S_0x155098480 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1550980a0;
 .timescale -9 -12;
L_0x142e3b870 .functor NOT 1, L_0x142e3b790, C4<0>, C4<0>, C4<0>;
L_0x142e3b9c0 .functor AND 1, L_0x142e3b870, L_0x142e3b920, C4<1>, C4<1>;
v0x155098640_0 .net *"_ivl_2", 0 0, L_0x142e3b790;  1 drivers
v0x155098700_0 .net *"_ivl_3", 0 0, L_0x142e3b870;  1 drivers
v0x1550987a0_0 .net *"_ivl_5", 0 0, L_0x142e3b920;  1 drivers
L_0x142e3b6b0 .reduce/or L_0x142e3baf0;
S_0x155098830 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1550980a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155098830
v0x155098a80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x155098a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155098a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_296.620 ;
    %load/vec4 v0x155098a80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_296.621, 5;
    %load/vec4 v0x155098a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155098a80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_296.620;
T_296.621 ;
    %end;
S_0x155099290 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155096e60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155099290
v0x1550994e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1550994e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550994e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_297.622 ;
    %load/vec4 v0x1550994e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_297.623, 5;
    %load/vec4 v0x1550994e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550994e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_297.622;
T_297.623 ;
    %end;
S_0x155099d00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155093fc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x155099d00
v0x155099f50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x155099f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x155099f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_298.624 ;
    %load/vec4 v0x155099f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_298.625, 5;
    %load/vec4 v0x155099f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x155099f50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_298.624;
T_298.625 ;
    %end;
S_0x15509a270 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x155093df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15509a440 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15509a480 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1550a0300_0 .net "in", 7 0, L_0x142e3b5d0;  1 drivers
v0x1550a03c0_0 .net "out", 2 0, L_0x142e3b470;  alias, 1 drivers
v0x1550a0470_0 .net "vld", 0 0, L_0x142e3b1c0;  alias, 1 drivers
L_0x142e3a1b0 .part L_0x142e3b5d0, 0, 4;
L_0x142e3b0e0 .part L_0x142e3b5d0, 4, 4;
S_0x15509a650 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15509a270;
 .timescale -9 -12;
L_0x142e3b1c0 .functor OR 1, L_0x142e39da0, L_0x142e3acd0, C4<0>, C4<0>;
L_0x15808dc98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15509fb00_0 .net/2u *"_ivl_4", 0 0, L_0x15808dc98;  1 drivers
v0x15509fbc0_0 .net *"_ivl_6", 2 0, L_0x142e3b270;  1 drivers
v0x15509fc60_0 .net *"_ivl_8", 2 0, L_0x142e3b350;  1 drivers
v0x15509fd10_0 .net "out_h", 1 0, L_0x142e3af80;  1 drivers
v0x15509fdd0_0 .net "out_l", 1 0, L_0x142e3a050;  1 drivers
v0x15509fea0_0 .net "out_vh", 0 0, L_0x142e3acd0;  1 drivers
v0x15509ff50_0 .net "out_vl", 0 0, L_0x142e39da0;  1 drivers
L_0x142e3b270 .concat [ 2 1 0 0], L_0x142e3af80, L_0x15808dc98;
L_0x142e3b350 .concat [ 2 1 0 0], L_0x142e3a050, L_0x142e39da0;
L_0x142e3b470 .functor MUXZ 3, L_0x142e3b350, L_0x142e3b270, L_0x142e3acd0, C4<>;
S_0x15509a810 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15509a650;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15509a500 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15509a540 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15509cef0_0 .net "in", 3 0, L_0x142e3b0e0;  1 drivers
v0x15509cfb0_0 .net "out", 1 0, L_0x142e3af80;  alias, 1 drivers
v0x15509d060_0 .net "vld", 0 0, L_0x142e3acd0;  alias, 1 drivers
L_0x142e3a690 .part L_0x142e3b0e0, 0, 2;
L_0x142e3abb0 .part L_0x142e3b0e0, 2, 2;
S_0x15509ab90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15509a810;
 .timescale -9 -12;
L_0x142e3acd0 .functor OR 1, L_0x142e3a250, L_0x142e3a7b0, C4<0>, C4<0>;
L_0x15808dc50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15509c6f0_0 .net/2u *"_ivl_4", 0 0, L_0x15808dc50;  1 drivers
v0x15509c7b0_0 .net *"_ivl_6", 1 0, L_0x142e3ad80;  1 drivers
v0x15509c850_0 .net *"_ivl_8", 1 0, L_0x142e3ae60;  1 drivers
v0x15509c900_0 .net "out_h", 0 0, L_0x142e3aa80;  1 drivers
v0x15509c9c0_0 .net "out_l", 0 0, L_0x142e3a560;  1 drivers
v0x15509ca90_0 .net "out_vh", 0 0, L_0x142e3a7b0;  1 drivers
v0x15509cb40_0 .net "out_vl", 0 0, L_0x142e3a250;  1 drivers
L_0x142e3ad80 .concat [ 1 1 0 0], L_0x142e3aa80, L_0x15808dc50;
L_0x142e3ae60 .concat [ 1 1 0 0], L_0x142e3a560, L_0x142e3a250;
L_0x142e3af80 .functor MUXZ 2, L_0x142e3ae60, L_0x142e3ad80, L_0x142e3a7b0, C4<>;
S_0x15509ad60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15509ab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15509aa20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15509aa60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15509b790_0 .net "in", 1 0, L_0x142e3abb0;  1 drivers
v0x15509b850_0 .net "out", 0 0, L_0x142e3aa80;  alias, 1 drivers
v0x15509b900_0 .net "vld", 0 0, L_0x142e3a7b0;  alias, 1 drivers
L_0x142e3a850 .part L_0x142e3abb0, 1, 1;
L_0x142e3a9e0 .part L_0x142e3abb0, 0, 1;
S_0x15509b0e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15509ad60;
 .timescale -9 -12;
L_0x142e3a930 .functor NOT 1, L_0x142e3a850, C4<0>, C4<0>, C4<0>;
L_0x142e3aa80 .functor AND 1, L_0x142e3a930, L_0x142e3a9e0, C4<1>, C4<1>;
v0x15509b2b0_0 .net *"_ivl_2", 0 0, L_0x142e3a850;  1 drivers
v0x15509b370_0 .net *"_ivl_3", 0 0, L_0x142e3a930;  1 drivers
v0x15509b410_0 .net *"_ivl_5", 0 0, L_0x142e3a9e0;  1 drivers
L_0x142e3a7b0 .reduce/or L_0x142e3abb0;
S_0x15509b4a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15509ad60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15509b4a0
v0x15509b6f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15509b6f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15509b6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_299.626 ;
    %load/vec4 v0x15509b6f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_299.627, 5;
    %load/vec4 v0x15509b6f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15509b6f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_299.626;
T_299.627 ;
    %end;
S_0x15509ba00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15509ab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15509bbd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15509bc10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15509c480_0 .net "in", 1 0, L_0x142e3a690;  1 drivers
v0x15509c540_0 .net "out", 0 0, L_0x142e3a560;  alias, 1 drivers
v0x15509c5f0_0 .net "vld", 0 0, L_0x142e3a250;  alias, 1 drivers
L_0x142e3a330 .part L_0x142e3a690, 1, 1;
L_0x142e3a4c0 .part L_0x142e3a690, 0, 1;
S_0x15509bde0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15509ba00;
 .timescale -9 -12;
L_0x142e3a410 .functor NOT 1, L_0x142e3a330, C4<0>, C4<0>, C4<0>;
L_0x142e3a560 .functor AND 1, L_0x142e3a410, L_0x142e3a4c0, C4<1>, C4<1>;
v0x15509bfa0_0 .net *"_ivl_2", 0 0, L_0x142e3a330;  1 drivers
v0x15509c060_0 .net *"_ivl_3", 0 0, L_0x142e3a410;  1 drivers
v0x15509c100_0 .net *"_ivl_5", 0 0, L_0x142e3a4c0;  1 drivers
L_0x142e3a250 .reduce/or L_0x142e3a690;
S_0x15509c190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15509ba00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15509c190
v0x15509c3e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15509c3e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15509c3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_300.628 ;
    %load/vec4 v0x15509c3e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_300.629, 5;
    %load/vec4 v0x15509c3e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15509c3e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_300.628;
T_300.629 ;
    %end;
S_0x15509cbf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15509a810;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15509cbf0
v0x15509ce40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15509ce40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15509ce40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_301.630 ;
    %load/vec4 v0x15509ce40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_301.631, 5;
    %load/vec4 v0x15509ce40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15509ce40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_301.630;
T_301.631 ;
    %end;
S_0x15509d160 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15509a650;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15509d330 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15509d370 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15509f890_0 .net "in", 3 0, L_0x142e3a1b0;  1 drivers
v0x15509f950_0 .net "out", 1 0, L_0x142e3a050;  alias, 1 drivers
v0x15509fa00_0 .net "vld", 0 0, L_0x142e39da0;  alias, 1 drivers
L_0x142e39760 .part L_0x142e3a1b0, 0, 2;
L_0x142e39c80 .part L_0x142e3a1b0, 2, 2;
S_0x15509d540 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15509d160;
 .timescale -9 -12;
L_0x142e39da0 .functor OR 1, L_0x142e39320, L_0x142e39880, C4<0>, C4<0>;
L_0x15808dc08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15509f090_0 .net/2u *"_ivl_4", 0 0, L_0x15808dc08;  1 drivers
v0x15509f150_0 .net *"_ivl_6", 1 0, L_0x142e39e50;  1 drivers
v0x15509f1f0_0 .net *"_ivl_8", 1 0, L_0x142e39f30;  1 drivers
v0x15509f2a0_0 .net "out_h", 0 0, L_0x142e39b50;  1 drivers
v0x15509f360_0 .net "out_l", 0 0, L_0x142e39630;  1 drivers
v0x15509f430_0 .net "out_vh", 0 0, L_0x142e39880;  1 drivers
v0x15509f4e0_0 .net "out_vl", 0 0, L_0x142e39320;  1 drivers
L_0x142e39e50 .concat [ 1 1 0 0], L_0x142e39b50, L_0x15808dc08;
L_0x142e39f30 .concat [ 1 1 0 0], L_0x142e39630, L_0x142e39320;
L_0x142e3a050 .functor MUXZ 2, L_0x142e39f30, L_0x142e39e50, L_0x142e39880, C4<>;
S_0x15509d700 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15509d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15509d3f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15509d430 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15509e130_0 .net "in", 1 0, L_0x142e39c80;  1 drivers
v0x15509e1f0_0 .net "out", 0 0, L_0x142e39b50;  alias, 1 drivers
v0x15509e2a0_0 .net "vld", 0 0, L_0x142e39880;  alias, 1 drivers
L_0x142e39920 .part L_0x142e39c80, 1, 1;
L_0x142e39ab0 .part L_0x142e39c80, 0, 1;
S_0x15509da80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15509d700;
 .timescale -9 -12;
L_0x142e39a00 .functor NOT 1, L_0x142e39920, C4<0>, C4<0>, C4<0>;
L_0x142e39b50 .functor AND 1, L_0x142e39a00, L_0x142e39ab0, C4<1>, C4<1>;
v0x15509dc50_0 .net *"_ivl_2", 0 0, L_0x142e39920;  1 drivers
v0x15509dd10_0 .net *"_ivl_3", 0 0, L_0x142e39a00;  1 drivers
v0x15509ddb0_0 .net *"_ivl_5", 0 0, L_0x142e39ab0;  1 drivers
L_0x142e39880 .reduce/or L_0x142e39c80;
S_0x15509de40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15509d700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15509de40
v0x15509e090_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15509e090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15509e090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_302.632 ;
    %load/vec4 v0x15509e090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_302.633, 5;
    %load/vec4 v0x15509e090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15509e090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_302.632;
T_302.633 ;
    %end;
S_0x15509e3a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15509d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15509e570 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15509e5b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15509ee20_0 .net "in", 1 0, L_0x142e39760;  1 drivers
v0x15509eee0_0 .net "out", 0 0, L_0x142e39630;  alias, 1 drivers
v0x15509ef90_0 .net "vld", 0 0, L_0x142e39320;  alias, 1 drivers
L_0x142e39400 .part L_0x142e39760, 1, 1;
L_0x142e39590 .part L_0x142e39760, 0, 1;
S_0x15509e780 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15509e3a0;
 .timescale -9 -12;
L_0x142e394e0 .functor NOT 1, L_0x142e39400, C4<0>, C4<0>, C4<0>;
L_0x142e39630 .functor AND 1, L_0x142e394e0, L_0x142e39590, C4<1>, C4<1>;
v0x15509e940_0 .net *"_ivl_2", 0 0, L_0x142e39400;  1 drivers
v0x15509ea00_0 .net *"_ivl_3", 0 0, L_0x142e394e0;  1 drivers
v0x15509eaa0_0 .net *"_ivl_5", 0 0, L_0x142e39590;  1 drivers
L_0x142e39320 .reduce/or L_0x142e39760;
S_0x15509eb30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15509e3a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15509eb30
v0x15509ed80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15509ed80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15509ed80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_303.634 ;
    %load/vec4 v0x15509ed80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_303.635, 5;
    %load/vec4 v0x15509ed80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15509ed80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_303.634;
T_303.635 ;
    %end;
S_0x15509f590 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15509d160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15509f590
v0x15509f7e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15509f7e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15509f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_304.636 ;
    %load/vec4 v0x15509f7e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_304.637, 5;
    %load/vec4 v0x15509f7e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15509f7e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_304.636;
T_304.637 ;
    %end;
S_0x1550a0000 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15509a270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550a0000
v0x1550a0250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x1550a0250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550a0250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_305.638 ;
    %load/vec4 v0x1550a0250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_305.639, 5;
    %load/vec4 v0x1550a0250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550a0250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_305.638;
T_305.639 ;
    %end;
S_0x1550a0a70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x155093a70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550a0a70
v0x1550a0cc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x1550a0cc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550a0cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_306.640 ;
    %load/vec4 v0x1550a0cc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_306.641, 5;
    %load/vec4 v0x1550a0cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550a0cc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_306.640;
T_306.641 ;
    %end;
S_0x1550a0fe0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x1550936c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1550a0fe0
v0x1550a1240_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x1550a1240_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1550a1240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_307.642 ;
    %load/vec4 v0x1550a1240_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_307.643, 5;
    %load/vec4 v0x1550a1240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1550a1240_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_307.642;
T_307.643 ;
    %end;
S_0x1550a2270 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x1550a2530 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x15808e238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550a2af0_0 .net/2u *"_ivl_0", 0 0, L_0x15808e238;  1 drivers
L_0x15808e280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1550a2bb0_0 .net/2u *"_ivl_4", 0 0, L_0x15808e280;  1 drivers
v0x1550a2c50_0 .net "a", 6 0, L_0x142e416d0;  1 drivers
v0x1550a2d00_0 .net "ain", 7 0, L_0x142e41390;  1 drivers
v0x1550a2dc0_0 .net "b", 6 0, L_0x142e409d0;  1 drivers
v0x1550a2ea0_0 .net "bin", 7 0, L_0x142e414b0;  1 drivers
v0x1550a2f40_0 .net "c", 7 0, L_0x142e415d0;  alias, 1 drivers
L_0x142e41390 .concat [ 7 1 0 0], L_0x142e416d0, L_0x15808e238;
L_0x142e414b0 .concat [ 7 1 0 0], L_0x142e409d0, L_0x15808e280;
S_0x1550a2640 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x1550a2270;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x1550a2800 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x1550a25b0_0 .net "a", 7 0, L_0x142e41390;  alias, 1 drivers
v0x1550a2930_0 .net "b", 7 0, L_0x142e414b0;  alias, 1 drivers
v0x1550a29e0_0 .net "c", 7 0, L_0x142e415d0;  alias, 1 drivers
L_0x142e415d0 .arith/sub 8, L_0x142e41390, L_0x142e414b0;
S_0x1550a3030 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x155057300;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x1550a31f0 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x1550a3230 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x142e4a670 .functor NOT 7, L_0x142e4b190, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x142e4aa00 .functor NOT 1, L_0x142e4a960, C4<0>, C4<0>, C4<0>;
L_0x142e4ac30 .functor OR 1, L_0x142e4aa00, L_0x142e4ab50, C4<0>, C4<0>;
v0x1550a38a0_0 .net *"_ivl_10", 0 0, L_0x142e4aa00;  1 drivers
v0x1550a3950_0 .net *"_ivl_13", 1 0, L_0x142e4aa70;  1 drivers
v0x1550a3a00_0 .net *"_ivl_15", 0 0, L_0x142e4ab50;  1 drivers
v0x1550a3ab0_0 .net *"_ivl_17", 0 0, L_0x142e4ac30;  1 drivers
v0x1550a3b50_0 .net *"_ivl_19", 3 0, L_0x142e4ad20;  1 drivers
L_0x15808ea18 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1550a3c40_0 .net/2u *"_ivl_20", 3 0, L_0x15808ea18;  1 drivers
v0x1550a3cf0_0 .net *"_ivl_22", 3 0, L_0x142e4ae00;  1 drivers
v0x1550a3da0_0 .net *"_ivl_25", 3 0, L_0x142e4af40;  1 drivers
v0x1550a3e50_0 .net *"_ivl_5", 0 0, L_0x142e4a760;  1 drivers
v0x1550a3f60_0 .net *"_ivl_9", 0 0, L_0x142e4a960;  1 drivers
v0x1550a4010_0 .net "e_o", 1 0, L_0x142e4a080;  alias, 1 drivers
v0x1550a40c0_0 .net "exp_o", 6 0, L_0x142e4b190;  1 drivers
v0x1550a4170_0 .net "exp_oN", 6 0, L_0x142e4a800;  1 drivers
v0x1550a4220_0 .net "exp_oN_tmp", 6 0, L_0x142e4a120;  1 drivers
v0x1550a42e0_0 .net "r_o", 3 0, L_0x142e4b0b0;  alias, 1 drivers
L_0x142e4a080 .part L_0x142e4b190, 0, 2;
L_0x142e4a760 .part L_0x142e4b190, 6, 1;
L_0x142e4a800 .functor MUXZ 7, L_0x142e4b190, L_0x142e4a120, L_0x142e4a760, C4<>;
L_0x142e4a960 .part L_0x142e4b190, 6, 1;
L_0x142e4aa70 .part L_0x142e4a800, 0, 2;
L_0x142e4ab50 .reduce/or L_0x142e4aa70;
L_0x142e4ad20 .part L_0x142e4a800, 2, 4;
L_0x142e4ae00 .arith/sum 4, L_0x142e4ad20, L_0x15808ea18;
L_0x142e4af40 .part L_0x142e4a800, 2, 4;
L_0x142e4b0b0 .functor MUXZ 4, L_0x142e4af40, L_0x142e4ae00, L_0x142e4ac30, C4<>;
S_0x1550a3400 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x1550a3030;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x1550a35d0 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x15808e9d0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x1550a3650_0 .net/2u *"_ivl_0", 6 0, L_0x15808e9d0;  1 drivers
v0x1550a3710_0 .net "a", 6 0, L_0x142e4a670;  1 drivers
v0x1550a37b0_0 .net "c", 6 0, L_0x142e4a120;  alias, 1 drivers
L_0x142e4a120 .arith/sum 7, L_0x142e4a670, L_0x15808e9d0;
    .scope S_0x1551045f0;
T_308 ;
    %wait E_0x155104b50;
    %load/vec4 v0x1550a9890_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %load/vec4 v0x1550a9940_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x155186960_0, 0, 32;
    %store/vec4 v0x155186710_0, 0, 32;
    %store/vec4 v0x155186680_0, 0, 32;
    %store/vec4 v0x1551865e0_0, 0, 32;
    %store/vec4 v0x155186520_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x155186360;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1550aa6f0_0, 0, 1;
    %load/vec4 v0x1550a9890_0;
    %load/vec4 v0x1550a9940_0;
    %load/vec4 v0x1550aa000_0;
    %store/vec4 v0x155114f30_0, 0, 32;
    %store/vec4 v0x155114e90_0, 0, 32;
    %store/vec4 v0x155104dd0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.catastrophic_cancellation_risk, S_0x155104c00;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1550aa960_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1550aa210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1550ab570_0, 0, 32;
    %load/vec4 v0x1550a9890_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %load/vec4 v0x1550a9940_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_308.4, 5;
    %load/vec4 v0x1550aa210_0;
    %store/vec4 v0x155056ea0_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x155056ce0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x155185b80_0, 0, 32;
    %store/vec4 v0x1551859e0_0, 0, 32;
    %store/vec4 v0x155185890_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x155185610;
    %store/vec4 v0x1550ab4e0_0, 0, 7;
    %jmp T_308.5;
T_308.4 ;
    %load/vec4 v0x1550aa210_0;
    %store/vec4 v0x155056ea0_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x155056ce0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x155185b80_0, 0, 32;
    %store/vec4 v0x1551859e0_0, 0, 32;
    %store/vec4 v0x155185890_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x155185610;
    %store/vec4 v0x1550ab4e0_0, 0, 7;
T_308.5 ;
    %jmp T_308.3;
T_308.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1550aa960_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1550aa180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1550ab570_0, 0, 32;
    %load/vec4 v0x1550aa180_0;
    %store/vec4 v0x155056ea0_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x155056ce0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x155185b80_0, 0, 32;
    %store/vec4 v0x1551859e0_0, 0, 32;
    %store/vec4 v0x155185890_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x155185610;
    %store/vec4 v0x1550ab4e0_0, 0, 7;
T_308.3 ;
    %jmp T_308.1;
T_308.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1550aa6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1550aa960_0, 0, 1;
    %load/vec4 v0x1550aa0c0_0;
    %store/vec4 v0x1550ab570_0, 0, 32;
    %load/vec4 v0x1550ab570_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x155185b80_0, 0, 32;
    %store/vec4 v0x1551859e0_0, 0, 32;
    %store/vec4 v0x155185890_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x155185610;
    %store/vec4 v0x1550ab4e0_0, 0, 7;
T_308.1 ;
    %load/vec4 v0x1550aa000_0;
    %store/vec4 v0x1550aacf0_0, 0, 32;
    %load/vec4 v0x1550aa000_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x155185b80_0, 0, 32;
    %store/vec4 v0x1551859e0_0, 0, 32;
    %store/vec4 v0x155185890_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x155185610;
    %store/vec4 v0x1550aac40_0, 0, 7;
    %load/vec4 v0x1550aa960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.6, 8;
    %load/vec4 v0x1550a9890_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %load/vec4 v0x1550a9940_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_308.8, 5;
    %load/vec4 v0x1550a9890_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x155185b80_0, 0, 32;
    %store/vec4 v0x1551859e0_0, 0, 32;
    %store/vec4 v0x155185890_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x155185610;
    %store/vec4 v0x1550aa2a0_0, 0, 7;
    %load/vec4 v0x1550aa2a0_0;
    %load/vec4 v0x1550ab4e0_0;
    %cmp/u;
    %jmp/0xz  T_308.10, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1550ab4e0_0;
    %pad/u 32;
    %load/vec4 v0x1550aa2a0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1550aa340_0, 0, 1;
    %jmp T_308.11;
T_308.10 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1550aa2a0_0;
    %pad/u 32;
    %load/vec4 v0x1550ab4e0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1550aa340_0, 0, 1;
T_308.11 ;
    %jmp T_308.9;
T_308.8 ;
    %load/vec4 v0x1550a9940_0;
    %store/vec4 v0x155184d30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x155184b70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x155185b80_0, 0, 32;
    %store/vec4 v0x1551859e0_0, 0, 32;
    %store/vec4 v0x155185890_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x155185610;
    %store/vec4 v0x1550aa2a0_0, 0, 7;
    %load/vec4 v0x1550aa2a0_0;
    %load/vec4 v0x1550ab4e0_0;
    %cmp/u;
    %jmp/0xz  T_308.12, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1550ab4e0_0;
    %pad/u 32;
    %load/vec4 v0x1550aa2a0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1550aa340_0, 0, 1;
    %jmp T_308.13;
T_308.12 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1550aa2a0_0;
    %pad/u 32;
    %load/vec4 v0x1550ab4e0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1550aa340_0, 0, 1;
T_308.13 ;
T_308.9 ;
    %jmp T_308.7;
T_308.6 ;
    %load/vec4 v0x1550ab4e0_0;
    %load/vec4 v0x1550aac40_0;
    %cmp/u;
    %jmp/0xz  T_308.14, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1550aac40_0;
    %pad/u 32;
    %load/vec4 v0x1550ab4e0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1550aa340_0, 0, 1;
    %jmp T_308.15;
T_308.14 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1550ab4e0_0;
    %pad/u 32;
    %load/vec4 v0x1550aac40_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1550aa340_0, 0, 1;
T_308.15 ;
T_308.7 ;
    %jmp T_308;
    .thread T_308, $push;
    .scope S_0x155104170;
T_309 ;
    %vpi_call 2 57 "$dumpfile", "switching.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x155104170 {0 0 0};
    %vpi_call 2 60 "$display", "\012=== fault_checker automated testbench (Verilog-2001) ===" {0 0 0};
    %vpi_func 2 63 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v0x1550ab8d0_0, 0, 32;
    %load/vec4 v0x1550ab8d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_309.0, 4;
    %vpi_call 2 65 "$display", "ERROR: Could not open 'input.txt'." {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
T_309.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1550ab960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1550ab6b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1550ab760_0, 0, 32;
T_309.2 ;
    %vpi_func 2 74 "$feof" 32, v0x1550ab8d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_309.3, 8;
    %vpi_func 2 75 "$fscanf" 32, v0x1550ab8d0_0, "%h %h\012", v0x1550ab6b0_0, v0x1550ab760_0 {0 0 0};
    %store/vec4 v0x1550abae0_0, 0, 32;
    %load/vec4 v0x1550abae0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_309.4, 4;
    %load/vec4 v0x1550ab960_0;
    %addi 1, 0, 32;
    %vpi_call 2 77 "$display", "ERROR: malformed data on line %0d.", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_309.4 ;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Line %0d: A=%h  B=%h  | true_sum=%h  used_sum=%h | true_scale=%b used_scale=%b | fault=%b  mode=%b", v0x1550ab960_0, v0x1550ab6b0_0, v0x1550ab760_0, v0x1550abc40_0, &PV<v0x1550abe00_0, 0, 16>, v0x1550abb80_0, v0x1550abd70_0, v0x1550ab800_0, v0x1550aba50_0 {0 0 0};
    %load/vec4 v0x1550ab960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1550ab960_0, 0, 32;
    %jmp T_309.2;
T_309.3 ;
    %vpi_call 2 91 "$fclose", v0x1550ab8d0_0 {0 0 0};
    %vpi_call 2 92 "$display", "=== Applied %0d vectors; testbench complete. ===", v0x1550ab960_0 {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_309;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
