<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/processorCore/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/constants.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(32,10-32,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(32,10-32,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busController.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(7,10-7,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(7,10-7,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/source/busController.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(5,10-5,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(5,10-5,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v'
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(65,5-65,17) (VERI-1128) 'DEBUG_ACTIVE' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(69,22-69,27) (VERI-1128) 'FETCH' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(76,14-76,21) (VERI-1128) 'EXECUTE' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(7,1-85,10) (VERI-1072) module 'busSequencer' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(1,10-1,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(1,10-1,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(75,10-75,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(75,10-75,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v'
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(1,10-1,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(1,10-1,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(4,10-4,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(4,10-4,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(3,10-3,64) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(3,10-3,64) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(3,10-3,64) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(3,10-3,64) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(15,10-15,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(15,10-15,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v'
Reading EDIF file C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.edn
Creating library ORCLIB
Creating cell VHI
Creating cell VLO
Creating cell DP8KC
Creating cell registers
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(5,8-5,35) (VERI-1018) compiling module 'processorCoreInterruptTests'
WARNING - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(48,1-59,3) (VERI-1063) instantiating unknown module 'busSequencer'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(354,2-354,15) (VERI-1010) cannot find port 'RDX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(77,8-77,29) (VERI-1310) 'loadStoreGroupDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(353,2-353,15) (VERI-1010) cannot find port 'WRX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(77,8-77,29) (VERI-1310) 'loadStoreGroupDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(381,2-381,15) (VERI-1010) cannot find port 'RDX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(29,8-29,24) (VERI-1310) 'jumpGroupDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(479,2-479,11) (VERI-1010) cannot find port 'WRX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(474,2-474,11) (VERI-1010) cannot find port 'RDX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(452,2-452,19) (VERI-1010) cannot find port 'JMP_RDX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(448,2-448,19) (VERI-1010) cannot find port 'LDS_WRX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(443,2-443,19) (VERI-1010) cannot find port 'LDS_RDX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(418,2-418,19) (VERI-1010) cannot find port 'EXECUTE' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(417,2-417,15) (VERI-1010) cannot find port 'FETCH' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(416,2-416,19) (VERI-1010) cannot find port 'STOPPED' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(413,2-413,15) (VERI-1010) cannot find port 'RESET' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(412,2-412,11) (VERI-1010) cannot find port 'CLK' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(5,8-5,37) (VERI-1018) compiling module 'processorCoreInstructionTests'
WARNING - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(48,1-59,3) (VERI-1063) instantiating unknown module 'busSequencer'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(354,2-354,15) (VERI-1010) cannot find port 'RDX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(77,8-77,29) (VERI-1310) 'loadStoreGroupDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(353,2-353,15) (VERI-1010) cannot find port 'WRX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(77,8-77,29) (VERI-1310) 'loadStoreGroupDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(381,2-381,15) (VERI-1010) cannot find port 'RDX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(29,8-29,24) (VERI-1310) 'jumpGroupDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(479,2-479,11) (VERI-1010) cannot find port 'WRX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(474,2-474,11) (VERI-1010) cannot find port 'RDX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(452,2-452,19) (VERI-1010) cannot find port 'JMP_RDX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(448,2-448,19) (VERI-1010) cannot find port 'LDS_WRX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(443,2-443,19) (VERI-1010) cannot find port 'LDS_RDX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(418,2-418,19) (VERI-1010) cannot find port 'EXECUTE' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(417,2-417,15) (VERI-1010) cannot find port 'FETCH' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(416,2-416,19) (VERI-1010) cannot find port 'STOPPED' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(413,2-413,15) (VERI-1010) cannot find port 'RESET' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(412,2-412,11) (VERI-1010) cannot find port 'CLK' on this module
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,8-24,22) (VERI-1310) 'opxMultiplexer' is declared here
Done: design load finished with (30) errors, and (2) warnings

</PRE></BODY></HTML>