module counter8b (SW, KEY0, HEX0, HEX1);
	input [1:0] SW;
	input KEY0;
	output [6:0] HEX0, HEX1;
	
	wire [6:0] ANDGate;
	wire [7:0] Qout;
		
	TFF ff0(SW[1], KEY0, SW[0], Qout[0]);
	assign ANDGate[0] = SW[1] & Qout[0];

	TFF ff1(ANDGate[0], KEY0, SW[0], Qout[1]);
	assign ANDGate[1] = ANDGate[0] & Qout[1];

	TFF ff2(ANDGate[1], KEY0, SW[0], Qout[2]);
	assign ANDGate[2] = ANDGate[1] & Qout[2];

	TFF ff3(ANDGate[2], KEY0, SW[0], Qout[3]);
	assign ANDGate[3] = ANDGate[2] & Qout[3];

	TFF ff4(ANDGate[3], KEY0, SW[0], Qout[4]);
	assign ANDGate[4] = ANDGate[3] & Qout[4];

	TFF ff5(ANDGate[4], KEY0, SW[0], Qout[5]);
	assign ANDGate[5] = ANDGate[4] & Qout[5];

	TFF ff6(ANDGate[5], KEY0, SW[0], Qout[6]);
	assign ANDGate[6] = ANDGate[5] & Qout[6];

	TFF ff7(ANDGate[6], KEY0, SW[0], Qout[7]);
	
	HEXdecoder h0(Qout[3:0], HEX0);
	HEXdecoder h1(Qout[7:4], HEX1);
endmodule 


module TFF (T, clk, reset, Q);
	input T, clk, reset;
	output reg Q;
	
	always @(posedge clk)
	begin
		if (reset) 
			Q <= 1'b0;
		else 
			Q <= Q ^ T;
	end
endmodule 

module HexDecoder (In, HEX);
	input [3:0] In;
	output [6:0] HEX;
	
	assign c0 = In[0];
	assign c1 = In[1];
	assign c2 = In[2];
	assign c3 = In[3];
	
	assign HEX[0] = (~c3 & ~c2 & ~c1 & c0) + (~c3 & c2 & ~c1 & ~c0) + (c3 & ~c2 & c1 & c0) + (c3 & c2 & ~c1 & c0);
	
	assign HEX[1] = (~c3 & c2 & ~c1 & c0) + (~c3 & c2 & c1 & ~c0) + (c3 & ~c2 & c1 & c0) + (c3 & c2 & ~c1 & ~c0) + (c3 & c2 & c1 & ~c0) + (c3 & c2 & c1 & c0);
	
	assign HEX[2] = (~c3 & ~c2 & c1 & ~c0) + (c3 & c2 & ~c1 & ~c0) + (c3 & c2 & c1 & ~c0) + (c3 & c2 & c1 & c0);
	
	assign HEX[3] = (~c3 & ~c2 & ~c1 & c0) + (~c3 & c2 & ~c1 & ~c0) + (~c3 & c2 & c1 & c0) + (c3 & ~c2 & ~c1 & c0) + (c3 & ~c2 & c1 & ~c0) + (c3 & c2 & c1 & c0);
	
	assign HEX[4] = (~c3 & ~c2 & ~c1 & c0) + (~c3 & ~c2 & c1 & c0) + (~c3 & c2 & ~c1 & ~c0) + (~c3 & c2 & ~c1 & c0) + (~c3 & c2 & c1 & c0) + (c3 & ~c2 & ~c1 & c0);
	
	assign HEX[5] = (~c3 & ~c2 & ~c1 & c0) + (~c3 & ~c2 & c1 & ~c0) + (~c3 & ~c2 & c1 & c0) + (~c3 & c2 & c1 & c0) + (c3 & c2 & ~c1 & c0);
	
	assign HEX[6] = (~c3 & ~c2 & ~c1 & ~c0) + (~c3 & ~c2 & ~c1 & c0) + (~c3 & c2 & c1 & c0) + (c3 & c2 & ~c1 & ~c0);
endmodule 

