libsrc/standalone/src/CMakeFiles/xilstandalone.dir/arm/common/xil_spinlock.c.obj: \
 D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/common/xil_spinlock.c \
 D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/common/xil_spinlock.h \
 D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h \
 D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h \
 D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xmem_config.h \
 D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xparameters_ps.h \
 D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h \
 D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h \
 D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/common/xil_spinlock.h:
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h:
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h:
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xmem_config.h:
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xparameters_ps.h:
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h:
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h:
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h:
