0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv,1581557380,systemVerilog,,,,memory_cir_tb,,,,,,,,
C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv,1581557492,systemVerilog,,,,memory_cir;my_test_mem_dist_mem_gen_0_0,,,,,,,,
