
grp19_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e2e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d08  0800e478  0800e478  0001e478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f180  0800f180  000201a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f180  0800f180  0001f180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f188  0800f188  000201a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f188  0800f188  0001f188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f18c  0800f18c  0001f18c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a0  20000000  0800f190  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201a0  2**0
                  CONTENTS
 10 .bss          00005290  200001a0  200001a0  000201a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005430  20005430  000201a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001ddb9  00000000  00000000  00020213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003eb9  00000000  00000000  0003dfcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ab0  00000000  00000000  00041e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000014f2  00000000  00000000  00043938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000056e8  00000000  00000000  00044e2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f044  00000000  00000000  0004a512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e925b  00000000  00000000  00069556  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000078b0  00000000  00000000  001527b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0015a064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001a0 	.word	0x200001a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e460 	.word	0x0800e460

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001a4 	.word	0x200001a4
 80001cc:	0800e460 	.word	0x0800e460

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2uiz>:
 8000b1c:	004a      	lsls	r2, r1, #1
 8000b1e:	d211      	bcs.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d211      	bcs.n	8000b4a <__aeabi_d2uiz+0x2e>
 8000b26:	d50d      	bpl.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d40e      	bmi.n	8000b50 <__aeabi_d2uiz+0x34>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	4770      	bx	lr
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4e:	d102      	bne.n	8000b56 <__aeabi_d2uiz+0x3a>
 8000b50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b54:	4770      	bx	lr
 8000b56:	f04f 0000 	mov.w	r0, #0
 8000b5a:	4770      	bx	lr

08000b5c <__aeabi_d2f>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b64:	bf24      	itt	cs
 8000b66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6e:	d90d      	bls.n	8000b8c <__aeabi_d2f+0x30>
 8000b70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b84:	bf08      	it	eq
 8000b86:	f020 0001 	biceq.w	r0, r0, #1
 8000b8a:	4770      	bx	lr
 8000b8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b90:	d121      	bne.n	8000bd6 <__aeabi_d2f+0x7a>
 8000b92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b96:	bfbc      	itt	lt
 8000b98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	4770      	bxlt	lr
 8000b9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba6:	f1c2 0218 	rsb	r2, r2, #24
 8000baa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	f040 0001 	orrne.w	r0, r0, #1
 8000bbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc8:	ea40 000c 	orr.w	r0, r0, ip
 8000bcc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd4:	e7cc      	b.n	8000b70 <__aeabi_d2f+0x14>
 8000bd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bda:	d107      	bne.n	8000bec <__aeabi_d2f+0x90>
 8000bdc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be0:	bf1e      	ittt	ne
 8000be2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bea:	4770      	bxne	lr
 8000bec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c10:	f000 b970 	b.w	8000ef4 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9e08      	ldr	r6, [sp, #32]
 8000c32:	460d      	mov	r5, r1
 8000c34:	4604      	mov	r4, r0
 8000c36:	460f      	mov	r7, r1
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d14a      	bne.n	8000cd2 <__udivmoddi4+0xa6>
 8000c3c:	428a      	cmp	r2, r1
 8000c3e:	4694      	mov	ip, r2
 8000c40:	d965      	bls.n	8000d0e <__udivmoddi4+0xe2>
 8000c42:	fab2 f382 	clz	r3, r2
 8000c46:	b143      	cbz	r3, 8000c5a <__udivmoddi4+0x2e>
 8000c48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c4c:	f1c3 0220 	rsb	r2, r3, #32
 8000c50:	409f      	lsls	r7, r3
 8000c52:	fa20 f202 	lsr.w	r2, r0, r2
 8000c56:	4317      	orrs	r7, r2
 8000c58:	409c      	lsls	r4, r3
 8000c5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5e:	fa1f f58c 	uxth.w	r5, ip
 8000c62:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c66:	0c22      	lsrs	r2, r4, #16
 8000c68:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c6c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c70:	fb01 f005 	mul.w	r0, r1, r5
 8000c74:	4290      	cmp	r0, r2
 8000c76:	d90a      	bls.n	8000c8e <__udivmoddi4+0x62>
 8000c78:	eb1c 0202 	adds.w	r2, ip, r2
 8000c7c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c80:	f080 811c 	bcs.w	8000ebc <__udivmoddi4+0x290>
 8000c84:	4290      	cmp	r0, r2
 8000c86:	f240 8119 	bls.w	8000ebc <__udivmoddi4+0x290>
 8000c8a:	3902      	subs	r1, #2
 8000c8c:	4462      	add	r2, ip
 8000c8e:	1a12      	subs	r2, r2, r0
 8000c90:	b2a4      	uxth	r4, r4
 8000c92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c9a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9e:	fb00 f505 	mul.w	r5, r0, r5
 8000ca2:	42a5      	cmp	r5, r4
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x90>
 8000ca6:	eb1c 0404 	adds.w	r4, ip, r4
 8000caa:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cae:	f080 8107 	bcs.w	8000ec0 <__udivmoddi4+0x294>
 8000cb2:	42a5      	cmp	r5, r4
 8000cb4:	f240 8104 	bls.w	8000ec0 <__udivmoddi4+0x294>
 8000cb8:	4464      	add	r4, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cc0:	1b64      	subs	r4, r4, r5
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11e      	cbz	r6, 8000cce <__udivmoddi4+0xa2>
 8000cc6:	40dc      	lsrs	r4, r3
 8000cc8:	2300      	movs	r3, #0
 8000cca:	e9c6 4300 	strd	r4, r3, [r6]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0xbc>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	f000 80ed 	beq.w	8000eb6 <__udivmoddi4+0x28a>
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e9c6 0500 	strd	r0, r5, [r6]
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce8:	fab3 f183 	clz	r1, r3
 8000cec:	2900      	cmp	r1, #0
 8000cee:	d149      	bne.n	8000d84 <__udivmoddi4+0x158>
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d302      	bcc.n	8000cfa <__udivmoddi4+0xce>
 8000cf4:	4282      	cmp	r2, r0
 8000cf6:	f200 80f8 	bhi.w	8000eea <__udivmoddi4+0x2be>
 8000cfa:	1a84      	subs	r4, r0, r2
 8000cfc:	eb65 0203 	sbc.w	r2, r5, r3
 8000d00:	2001      	movs	r0, #1
 8000d02:	4617      	mov	r7, r2
 8000d04:	2e00      	cmp	r6, #0
 8000d06:	d0e2      	beq.n	8000cce <__udivmoddi4+0xa2>
 8000d08:	e9c6 4700 	strd	r4, r7, [r6]
 8000d0c:	e7df      	b.n	8000cce <__udivmoddi4+0xa2>
 8000d0e:	b902      	cbnz	r2, 8000d12 <__udivmoddi4+0xe6>
 8000d10:	deff      	udf	#255	; 0xff
 8000d12:	fab2 f382 	clz	r3, r2
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x210>
 8000d1c:	1a8a      	subs	r2, r1, r2
 8000d1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d22:	fa1f fe8c 	uxth.w	lr, ip
 8000d26:	2101      	movs	r1, #1
 8000d28:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d2c:	fb07 2015 	mls	r0, r7, r5, r2
 8000d30:	0c22      	lsrs	r2, r4, #16
 8000d32:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d36:	fb0e f005 	mul.w	r0, lr, r5
 8000d3a:	4290      	cmp	r0, r2
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x124>
 8000d3e:	eb1c 0202 	adds.w	r2, ip, r2
 8000d42:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x122>
 8000d48:	4290      	cmp	r0, r2
 8000d4a:	f200 80cb 	bhi.w	8000ee4 <__udivmoddi4+0x2b8>
 8000d4e:	4645      	mov	r5, r8
 8000d50:	1a12      	subs	r2, r2, r0
 8000d52:	b2a4      	uxth	r4, r4
 8000d54:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d58:	fb07 2210 	mls	r2, r7, r0, r2
 8000d5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d60:	fb0e fe00 	mul.w	lr, lr, r0
 8000d64:	45a6      	cmp	lr, r4
 8000d66:	d908      	bls.n	8000d7a <__udivmoddi4+0x14e>
 8000d68:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d70:	d202      	bcs.n	8000d78 <__udivmoddi4+0x14c>
 8000d72:	45a6      	cmp	lr, r4
 8000d74:	f200 80bb 	bhi.w	8000eee <__udivmoddi4+0x2c2>
 8000d78:	4610      	mov	r0, r2
 8000d7a:	eba4 040e 	sub.w	r4, r4, lr
 8000d7e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d82:	e79f      	b.n	8000cc4 <__udivmoddi4+0x98>
 8000d84:	f1c1 0720 	rsb	r7, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d92:	fa05 f401 	lsl.w	r4, r5, r1
 8000d96:	fa20 f307 	lsr.w	r3, r0, r7
 8000d9a:	40fd      	lsrs	r5, r7
 8000d9c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	fb09 5518 	mls	r5, r9, r8, r5
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db4:	fb08 f50e 	mul.w	r5, r8, lr
 8000db8:	42a5      	cmp	r5, r4
 8000dba:	fa02 f201 	lsl.w	r2, r2, r1
 8000dbe:	fa00 f001 	lsl.w	r0, r0, r1
 8000dc2:	d90b      	bls.n	8000ddc <__udivmoddi4+0x1b0>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dcc:	f080 8088 	bcs.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd0:	42a5      	cmp	r5, r4
 8000dd2:	f240 8085 	bls.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dda:	4464      	add	r4, ip
 8000ddc:	1b64      	subs	r4, r4, r5
 8000dde:	b29d      	uxth	r5, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dec:	fb03 fe0e 	mul.w	lr, r3, lr
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1da>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dfc:	d26c      	bcs.n	8000ed8 <__udivmoddi4+0x2ac>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	d96a      	bls.n	8000ed8 <__udivmoddi4+0x2ac>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	4464      	add	r4, ip
 8000e06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e0a:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	42ac      	cmp	r4, r5
 8000e14:	46c8      	mov	r8, r9
 8000e16:	46ae      	mov	lr, r5
 8000e18:	d356      	bcc.n	8000ec8 <__udivmoddi4+0x29c>
 8000e1a:	d053      	beq.n	8000ec4 <__udivmoddi4+0x298>
 8000e1c:	b156      	cbz	r6, 8000e34 <__udivmoddi4+0x208>
 8000e1e:	ebb0 0208 	subs.w	r2, r0, r8
 8000e22:	eb64 040e 	sbc.w	r4, r4, lr
 8000e26:	fa04 f707 	lsl.w	r7, r4, r7
 8000e2a:	40ca      	lsrs	r2, r1
 8000e2c:	40cc      	lsrs	r4, r1
 8000e2e:	4317      	orrs	r7, r2
 8000e30:	e9c6 7400 	strd	r7, r4, [r6]
 8000e34:	4618      	mov	r0, r3
 8000e36:	2100      	movs	r1, #0
 8000e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3c:	f1c3 0120 	rsb	r1, r3, #32
 8000e40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e44:	fa20 f201 	lsr.w	r2, r0, r1
 8000e48:	fa25 f101 	lsr.w	r1, r5, r1
 8000e4c:	409d      	lsls	r5, r3
 8000e4e:	432a      	orrs	r2, r5
 8000e50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e54:	fa1f fe8c 	uxth.w	lr, ip
 8000e58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e5c:	fb07 1510 	mls	r5, r7, r0, r1
 8000e60:	0c11      	lsrs	r1, r2, #16
 8000e62:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e66:	fb00 f50e 	mul.w	r5, r0, lr
 8000e6a:	428d      	cmp	r5, r1
 8000e6c:	fa04 f403 	lsl.w	r4, r4, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x258>
 8000e72:	eb1c 0101 	adds.w	r1, ip, r1
 8000e76:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e7a:	d22f      	bcs.n	8000edc <__udivmoddi4+0x2b0>
 8000e7c:	428d      	cmp	r5, r1
 8000e7e:	d92d      	bls.n	8000edc <__udivmoddi4+0x2b0>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4461      	add	r1, ip
 8000e84:	1b49      	subs	r1, r1, r5
 8000e86:	b292      	uxth	r2, r2
 8000e88:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e8c:	fb07 1115 	mls	r1, r7, r5, r1
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	fb05 f10e 	mul.w	r1, r5, lr
 8000e98:	4291      	cmp	r1, r2
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x282>
 8000e9c:	eb1c 0202 	adds.w	r2, ip, r2
 8000ea0:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ea4:	d216      	bcs.n	8000ed4 <__udivmoddi4+0x2a8>
 8000ea6:	4291      	cmp	r1, r2
 8000ea8:	d914      	bls.n	8000ed4 <__udivmoddi4+0x2a8>
 8000eaa:	3d02      	subs	r5, #2
 8000eac:	4462      	add	r2, ip
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb4:	e738      	b.n	8000d28 <__udivmoddi4+0xfc>
 8000eb6:	4631      	mov	r1, r6
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e708      	b.n	8000cce <__udivmoddi4+0xa2>
 8000ebc:	4639      	mov	r1, r7
 8000ebe:	e6e6      	b.n	8000c8e <__udivmoddi4+0x62>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	e6fb      	b.n	8000cbc <__udivmoddi4+0x90>
 8000ec4:	4548      	cmp	r0, r9
 8000ec6:	d2a9      	bcs.n	8000e1c <__udivmoddi4+0x1f0>
 8000ec8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ecc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ed0:	3b01      	subs	r3, #1
 8000ed2:	e7a3      	b.n	8000e1c <__udivmoddi4+0x1f0>
 8000ed4:	4645      	mov	r5, r8
 8000ed6:	e7ea      	b.n	8000eae <__udivmoddi4+0x282>
 8000ed8:	462b      	mov	r3, r5
 8000eda:	e794      	b.n	8000e06 <__udivmoddi4+0x1da>
 8000edc:	4640      	mov	r0, r8
 8000ede:	e7d1      	b.n	8000e84 <__udivmoddi4+0x258>
 8000ee0:	46d0      	mov	r8, sl
 8000ee2:	e77b      	b.n	8000ddc <__udivmoddi4+0x1b0>
 8000ee4:	3d02      	subs	r5, #2
 8000ee6:	4462      	add	r2, ip
 8000ee8:	e732      	b.n	8000d50 <__udivmoddi4+0x124>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e70a      	b.n	8000d04 <__udivmoddi4+0xd8>
 8000eee:	4464      	add	r4, ip
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	e742      	b.n	8000d7a <__udivmoddi4+0x14e>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efe:	f004 fbfd 	bl	80056fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f02:	f000 f96b 	bl	80011dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f06:	f000 fd05 	bl	8001914 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000f0a:	f000 fcd9 	bl	80018c0 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000f0e:	f000 fa67 	bl	80013e0 <MX_I2C1_Init>
  MX_TIM8_Init();
 8000f12:	f000 fc2b 	bl	800176c <MX_TIM8_Init>
  MX_TIM2_Init();
 8000f16:	f000 fb2f 	bl	8001578 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000f1a:	f000 fa8f 	bl	800143c <MX_TIM1_Init>
  MX_TIM3_Init();
 8000f1e:	f000 fb7f 	bl	8001620 <MX_TIM3_Init>
  MX_TIM6_Init();
 8000f22:	f000 fbed 	bl	8001700 <MX_TIM6_Init>
  MX_ADC1_Init();
 8000f26:	f000 f9b7 	bl	8001298 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000f2a:	f000 fa07 	bl	800133c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  // oled
  OLED_Init();
 8000f2e:	f00c fd53 	bl	800d9d8 <OLED_Init>

  // gyro
  ICM20948_init(&hi2c1, 0, GYRO_FULL_SCALE_2000DPS, ACCEL_FULL_SCALE_2G);
 8000f32:	2300      	movs	r3, #0
 8000f34:	2203      	movs	r2, #3
 8000f36:	2100      	movs	r1, #0
 8000f38:	486f      	ldr	r0, [pc, #444]	; (80010f8 <main+0x200>)
 8000f3a:	f00c fb00 	bl	800d53e <ICM20948_init>

  // servo

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000f3e:	210c      	movs	r1, #12
 8000f40:	486e      	ldr	r0, [pc, #440]	; (80010fc <main+0x204>)
 8000f42:	f006 ffc1 	bl	8007ec8 <HAL_TIM_PWM_Start>

  // motor
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000f46:	2100      	movs	r1, #0
 8000f48:	486d      	ldr	r0, [pc, #436]	; (8001100 <main+0x208>)
 8000f4a:	f006 ffbd 	bl	8007ec8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000f4e:	2104      	movs	r1, #4
 8000f50:	486b      	ldr	r0, [pc, #428]	; (8001100 <main+0x208>)
 8000f52:	f006 ffb9 	bl	8007ec8 <HAL_TIM_PWM_Start>

  // encoder
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000f56:	213c      	movs	r1, #60	; 0x3c
 8000f58:	486a      	ldr	r0, [pc, #424]	; (8001104 <main+0x20c>)
 8000f5a:	f007 fb53 	bl	8008604 <HAL_TIM_Encoder_Start>

  // uart
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 8000f5e:	4b6a      	ldr	r3, [pc, #424]	; (8001108 <main+0x210>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	461a      	mov	r2, r3
 8000f66:	4969      	ldr	r1, [pc, #420]	; (800110c <main+0x214>)
 8000f68:	4869      	ldr	r0, [pc, #420]	; (8001110 <main+0x218>)
 8000f6a:	f008 fd64 	bl	8009a36 <HAL_UART_Receive_IT>

  // ultrasonic
  HAL_TIM_Base_Start(&htim6);
 8000f6e:	4869      	ldr	r0, [pc, #420]	; (8001114 <main+0x21c>)
 8000f70:	f006 fe78 	bl	8007c64 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8000f74:	2104      	movs	r1, #4
 8000f76:	4868      	ldr	r0, [pc, #416]	; (8001118 <main+0x220>)
 8000f78:	f007 f8c8 	bl	800810c <HAL_TIM_IC_Start_IT>

  // IR
  // HAL_ADC_Start(&hadc1);
  // HAL_ADC_Start(&hadc2);

  __RESET_SERVO_TURN(&htim1);
 8000f7c:	4b5f      	ldr	r3, [pc, #380]	; (80010fc <main+0x204>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2291      	movs	r2, #145	; 0x91
 8000f82:	641a      	str	r2, [r3, #64]	; 0x40
 8000f84:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f88:	f004 fbfa 	bl	8005780 <HAL_Delay>

  // command queue initialization
  curCmd.index = 100;
 8000f8c:	4b63      	ldr	r3, [pc, #396]	; (800111c <main+0x224>)
 8000f8e:	2264      	movs	r2, #100	; 0x64
 8000f90:	701a      	strb	r2, [r3, #0]
  curCmd.val = 10;
 8000f92:	4b62      	ldr	r3, [pc, #392]	; (800111c <main+0x224>)
 8000f94:	220a      	movs	r2, #10
 8000f96:	805a      	strh	r2, [r3, #2]

  cQueue.head = 0;
 8000f98:	4b61      	ldr	r3, [pc, #388]	; (8001120 <main+0x228>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	701a      	strb	r2, [r3, #0]
  cQueue.tail = 0;
 8000f9e:	4b60      	ldr	r3, [pc, #384]	; (8001120 <main+0x228>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	705a      	strb	r2, [r3, #1]
  cQueue.size = CMD_BUFFER_SIZE;
 8000fa4:	4b5f      	ldr	r3, [pc, #380]	; (8001124 <main+0x22c>)
 8000fa6:	781a      	ldrb	r2, [r3, #0]
 8000fa8:	4b5d      	ldr	r3, [pc, #372]	; (8001120 <main+0x228>)
 8000faa:	709a      	strb	r2, [r3, #2]
  for (int i = 0; i < CMD_BUFFER_SIZE; i++)
 8000fac:	2300      	movs	r3, #0
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	e00c      	b.n	8000fcc <main+0xd4>
  {
    Command cmd;
    cmd.index = 100;
 8000fb2:	2364      	movs	r3, #100	; 0x64
 8000fb4:	703b      	strb	r3, [r7, #0]
    cmd.val = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	807b      	strh	r3, [r7, #2]
    cQueue.buffer[i] = cmd;
 8000fba:	4a59      	ldr	r2, [pc, #356]	; (8001120 <main+0x228>)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4413      	add	r3, r2
 8000fc2:	683a      	ldr	r2, [r7, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
  for (int i = 0; i < CMD_BUFFER_SIZE; i++)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	4b55      	ldr	r3, [pc, #340]	; (8001124 <main+0x22c>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	dbec      	blt.n	8000fb2 <main+0xba>
  }
  PIDConfigInit(&pidTSlow, 2.1, 0.045, 0.8);
 8000fd8:	ed9f 1a53 	vldr	s2, [pc, #332]	; 8001128 <main+0x230>
 8000fdc:	eddf 0a53 	vldr	s1, [pc, #332]	; 800112c <main+0x234>
 8000fe0:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8001130 <main+0x238>
 8000fe4:	4853      	ldr	r0, [pc, #332]	; (8001134 <main+0x23c>)
 8000fe6:	f001 fa33 	bl	8002450 <PIDConfigInit>
  PIDConfigInit(&pidSlow, 2.1, 0.045, 0.8);
 8000fea:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 8001128 <main+0x230>
 8000fee:	eddf 0a4f 	vldr	s1, [pc, #316]	; 800112c <main+0x234>
 8000ff2:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 8001130 <main+0x238>
 8000ff6:	4850      	ldr	r0, [pc, #320]	; (8001138 <main+0x240>)
 8000ff8:	f001 fa2a 	bl	8002450 <PIDConfigInit>
  PIDConfigInit(&pidFast, 1.1, 0.05, 0.3);
 8000ffc:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 800113c <main+0x244>
 8001000:	eddf 0a4f 	vldr	s1, [pc, #316]	; 8001140 <main+0x248>
 8001004:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 8001144 <main+0x24c>
 8001008:	484f      	ldr	r0, [pc, #316]	; (8001148 <main+0x250>)
 800100a:	f001 fa21 	bl	8002450 <PIDConfigInit>
  // TODO:overwrite curCmd for debugging individual task
  // curCmd.index = 1;
  // curCmd.val = 30;

  // UART Rx
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 800100e:	4b3e      	ldr	r3, [pc, #248]	; (8001108 <main+0x210>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	b29b      	uxth	r3, r3
 8001014:	461a      	mov	r2, r3
 8001016:	493d      	ldr	r1, [pc, #244]	; (800110c <main+0x214>)
 8001018:	483d      	ldr	r0, [pc, #244]	; (8001110 <main+0x218>)
 800101a:	f008 fd0c 	bl	8009a36 <HAL_UART_Receive_IT>

  // adjust steering
  __RESET_SERVO_TURN(&htim1);
 800101e:	4b37      	ldr	r3, [pc, #220]	; (80010fc <main+0x204>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2291      	movs	r2, #145	; 0x91
 8001024:	641a      	str	r2, [r3, #64]	; 0x40
 8001026:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800102a:	f004 fba9 	bl	8005780 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800102e:	f009 fcdf 	bl	800a9f0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(runEncoder, NULL, &encoderTask_attributes);
 8001032:	4a46      	ldr	r2, [pc, #280]	; (800114c <main+0x254>)
 8001034:	2100      	movs	r1, #0
 8001036:	4846      	ldr	r0, [pc, #280]	; (8001150 <main+0x258>)
 8001038:	f009 fd24 	bl	800aa84 <osThreadNew>
 800103c:	4603      	mov	r3, r0
 800103e:	4a45      	ldr	r2, [pc, #276]	; (8001154 <main+0x25c>)
 8001040:	6013      	str	r3, [r2, #0]

  /* creation of OledTask */
  OledTaskHandle = osThreadNew(runOledTask, NULL, &OledTask_attributes);
 8001042:	4a45      	ldr	r2, [pc, #276]	; (8001158 <main+0x260>)
 8001044:	2100      	movs	r1, #0
 8001046:	4845      	ldr	r0, [pc, #276]	; (800115c <main+0x264>)
 8001048:	f009 fd1c 	bl	800aa84 <osThreadNew>
 800104c:	4603      	mov	r3, r0
 800104e:	4a44      	ldr	r2, [pc, #272]	; (8001160 <main+0x268>)
 8001050:	6013      	str	r3, [r2, #0]

  /* creation of FWTask */
  FWTaskHandle = osThreadNew(runFWTask, NULL, &FWTask_attributes);
 8001052:	4a44      	ldr	r2, [pc, #272]	; (8001164 <main+0x26c>)
 8001054:	2100      	movs	r1, #0
 8001056:	4844      	ldr	r0, [pc, #272]	; (8001168 <main+0x270>)
 8001058:	f009 fd14 	bl	800aa84 <osThreadNew>
 800105c:	4603      	mov	r3, r0
 800105e:	4a43      	ldr	r2, [pc, #268]	; (800116c <main+0x274>)
 8001060:	6013      	str	r3, [r2, #0]

  /* creation of BWTask */
  BWTaskHandle = osThreadNew(runBWTask, NULL, &BWTask_attributes);
 8001062:	4a43      	ldr	r2, [pc, #268]	; (8001170 <main+0x278>)
 8001064:	2100      	movs	r1, #0
 8001066:	4843      	ldr	r0, [pc, #268]	; (8001174 <main+0x27c>)
 8001068:	f009 fd0c 	bl	800aa84 <osThreadNew>
 800106c:	4603      	mov	r3, r0
 800106e:	4a42      	ldr	r2, [pc, #264]	; (8001178 <main+0x280>)
 8001070:	6013      	str	r3, [r2, #0]

  /* creation of FLTask */
  FLTaskHandle = osThreadNew(runFLTask, NULL, &FLTask_attributes);
 8001072:	4a42      	ldr	r2, [pc, #264]	; (800117c <main+0x284>)
 8001074:	2100      	movs	r1, #0
 8001076:	4842      	ldr	r0, [pc, #264]	; (8001180 <main+0x288>)
 8001078:	f009 fd04 	bl	800aa84 <osThreadNew>
 800107c:	4603      	mov	r3, r0
 800107e:	4a41      	ldr	r2, [pc, #260]	; (8001184 <main+0x28c>)
 8001080:	6013      	str	r3, [r2, #0]

  /* creation of FRTask */
  FRTaskHandle = osThreadNew(runFRTask, NULL, &FRTask_attributes);
 8001082:	4a41      	ldr	r2, [pc, #260]	; (8001188 <main+0x290>)
 8001084:	2100      	movs	r1, #0
 8001086:	4841      	ldr	r0, [pc, #260]	; (800118c <main+0x294>)
 8001088:	f009 fcfc 	bl	800aa84 <osThreadNew>
 800108c:	4603      	mov	r3, r0
 800108e:	4a40      	ldr	r2, [pc, #256]	; (8001190 <main+0x298>)
 8001090:	6013      	str	r3, [r2, #0]

  /* creation of BLTask */
  BLTaskHandle = osThreadNew(runBLTask, NULL, &BLTask_attributes);
 8001092:	4a40      	ldr	r2, [pc, #256]	; (8001194 <main+0x29c>)
 8001094:	2100      	movs	r1, #0
 8001096:	4840      	ldr	r0, [pc, #256]	; (8001198 <main+0x2a0>)
 8001098:	f009 fcf4 	bl	800aa84 <osThreadNew>
 800109c:	4603      	mov	r3, r0
 800109e:	4a3f      	ldr	r2, [pc, #252]	; (800119c <main+0x2a4>)
 80010a0:	6013      	str	r3, [r2, #0]

  /* creation of BRTask */
  BRTaskHandle = osThreadNew(runBRTask, NULL, &BRTask_attributes);
 80010a2:	4a3f      	ldr	r2, [pc, #252]	; (80011a0 <main+0x2a8>)
 80010a4:	2100      	movs	r1, #0
 80010a6:	483f      	ldr	r0, [pc, #252]	; (80011a4 <main+0x2ac>)
 80010a8:	f009 fcec 	bl	800aa84 <osThreadNew>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4a3e      	ldr	r2, [pc, #248]	; (80011a8 <main+0x2b0>)
 80010b0:	6013      	str	r3, [r2, #0]

  /* creation of ADCTask */
  ADCTaskHandle = osThreadNew(runADCTask, NULL, &ADCTask_attributes);
 80010b2:	4a3e      	ldr	r2, [pc, #248]	; (80011ac <main+0x2b4>)
 80010b4:	2100      	movs	r1, #0
 80010b6:	483e      	ldr	r0, [pc, #248]	; (80011b0 <main+0x2b8>)
 80010b8:	f009 fce4 	bl	800aa84 <osThreadNew>
 80010bc:	4603      	mov	r3, r0
 80010be:	4a3d      	ldr	r2, [pc, #244]	; (80011b4 <main+0x2bc>)
 80010c0:	6013      	str	r3, [r2, #0]

  /* creation of cmdTask */
  cmdTaskHandle = osThreadNew(runCmdTask, NULL, &cmdTask_attributes);
 80010c2:	4a3d      	ldr	r2, [pc, #244]	; (80011b8 <main+0x2c0>)
 80010c4:	2100      	movs	r1, #0
 80010c6:	483d      	ldr	r0, [pc, #244]	; (80011bc <main+0x2c4>)
 80010c8:	f009 fcdc 	bl	800aa84 <osThreadNew>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a3c      	ldr	r2, [pc, #240]	; (80011c0 <main+0x2c8>)
 80010d0:	6013      	str	r3, [r2, #0]

  /* creation of moveDistObsTask */
  moveDistObsTaskHandle = osThreadNew(runMoveDistObsTask, NULL, &moveDistObsTask_attributes);
 80010d2:	4a3c      	ldr	r2, [pc, #240]	; (80011c4 <main+0x2cc>)
 80010d4:	2100      	movs	r1, #0
 80010d6:	483c      	ldr	r0, [pc, #240]	; (80011c8 <main+0x2d0>)
 80010d8:	f009 fcd4 	bl	800aa84 <osThreadNew>
 80010dc:	4603      	mov	r3, r0
 80010de:	4a3b      	ldr	r2, [pc, #236]	; (80011cc <main+0x2d4>)
 80010e0:	6013      	str	r3, [r2, #0]

  /* creation of navArdObsTask */
  navArdObsTaskHandle = osThreadNew(runNavArdObsTask, NULL, &navArdObsTask_attributes);
 80010e2:	4a3b      	ldr	r2, [pc, #236]	; (80011d0 <main+0x2d8>)
 80010e4:	2100      	movs	r1, #0
 80010e6:	483b      	ldr	r0, [pc, #236]	; (80011d4 <main+0x2dc>)
 80010e8:	f009 fccc 	bl	800aa84 <osThreadNew>
 80010ec:	4603      	mov	r3, r0
 80010ee:	4a3a      	ldr	r2, [pc, #232]	; (80011d8 <main+0x2e0>)
 80010f0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010f2:	f009 fca1 	bl	800aa38 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010f6:	e7fe      	b.n	80010f6 <main+0x1fe>
 80010f8:	2000024c 	.word	0x2000024c
 80010fc:	200002a0 	.word	0x200002a0
 8001100:	200003c0 	.word	0x200003c0
 8001104:	200002e8 	.word	0x200002e8
 8001108:	20000000 	.word	0x20000000
 800110c:	2000047c 	.word	0x2000047c
 8001110:	20000408 	.word	0x20000408
 8001114:	20000378 	.word	0x20000378
 8001118:	20000330 	.word	0x20000330
 800111c:	200004bc 	.word	0x200004bc
 8001120:	20000488 	.word	0x20000488
 8001124:	20000001 	.word	0x20000001
 8001128:	3f4ccccd 	.word	0x3f4ccccd
 800112c:	3d3851ec 	.word	0x3d3851ec
 8001130:	40066666 	.word	0x40066666
 8001134:	20000508 	.word	0x20000508
 8001138:	200004f4 	.word	0x200004f4
 800113c:	3e99999a 	.word	0x3e99999a
 8001140:	3d4ccccd 	.word	0x3d4ccccd
 8001144:	3f8ccccd 	.word	0x3f8ccccd
 8001148:	2000051c 	.word	0x2000051c
 800114c:	0800e520 	.word	0x0800e520
 8001150:	080032a1 	.word	0x080032a1
 8001154:	2000044c 	.word	0x2000044c
 8001158:	0800e544 	.word	0x0800e544
 800115c:	080032b1 	.word	0x080032b1
 8001160:	20000450 	.word	0x20000450
 8001164:	0800e568 	.word	0x0800e568
 8001168:	080032d5 	.word	0x080032d5
 800116c:	20000454 	.word	0x20000454
 8001170:	0800e58c 	.word	0x0800e58c
 8001174:	08003529 	.word	0x08003529
 8001178:	20000458 	.word	0x20000458
 800117c:	0800e5b0 	.word	0x0800e5b0
 8001180:	0800377d 	.word	0x0800377d
 8001184:	2000045c 	.word	0x2000045c
 8001188:	0800e5d4 	.word	0x0800e5d4
 800118c:	08003b89 	.word	0x08003b89
 8001190:	20000460 	.word	0x20000460
 8001194:	0800e5f8 	.word	0x0800e5f8
 8001198:	08003fa5 	.word	0x08003fa5
 800119c:	20000464 	.word	0x20000464
 80011a0:	0800e61c 	.word	0x0800e61c
 80011a4:	080043b1 	.word	0x080043b1
 80011a8:	20000468 	.word	0x20000468
 80011ac:	0800e640 	.word	0x0800e640
 80011b0:	080047c1 	.word	0x080047c1
 80011b4:	2000046c 	.word	0x2000046c
 80011b8:	0800e664 	.word	0x0800e664
 80011bc:	08004885 	.word	0x08004885
 80011c0:	20000470 	.word	0x20000470
 80011c4:	0800e688 	.word	0x0800e688
 80011c8:	08004e99 	.word	0x08004e99
 80011cc:	20000474 	.word	0x20000474
 80011d0:	0800e6ac 	.word	0x0800e6ac
 80011d4:	08004f89 	.word	0x08004f89
 80011d8:	20000478 	.word	0x20000478

080011dc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b094      	sub	sp, #80	; 0x50
 80011e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e2:	f107 0320 	add.w	r3, r7, #32
 80011e6:	2230      	movs	r2, #48	; 0x30
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f00c fcb4 	bl	800db58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f0:	f107 030c 	add.w	r3, r7, #12
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001200:	2300      	movs	r3, #0
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	4b22      	ldr	r3, [pc, #136]	; (8001290 <SystemClock_Config+0xb4>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	4a21      	ldr	r2, [pc, #132]	; (8001290 <SystemClock_Config+0xb4>)
 800120a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120e:	6413      	str	r3, [r2, #64]	; 0x40
 8001210:	4b1f      	ldr	r3, [pc, #124]	; (8001290 <SystemClock_Config+0xb4>)
 8001212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001214:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001218:	60bb      	str	r3, [r7, #8]
 800121a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800121c:	2300      	movs	r3, #0
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	4b1c      	ldr	r3, [pc, #112]	; (8001294 <SystemClock_Config+0xb8>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a1b      	ldr	r2, [pc, #108]	; (8001294 <SystemClock_Config+0xb8>)
 8001226:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <SystemClock_Config+0xb8>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001238:	2302      	movs	r3, #2
 800123a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800123c:	2301      	movs	r3, #1
 800123e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001240:	2310      	movs	r3, #16
 8001242:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001244:	2300      	movs	r3, #0
 8001246:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001248:	f107 0320 	add.w	r3, r7, #32
 800124c:	4618      	mov	r0, r3
 800124e:	f006 f82f 	bl	80072b0 <HAL_RCC_OscConfig>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001258:	f003 feb0 	bl	8004fbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800125c:	230f      	movs	r3, #15
 800125e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001260:	2300      	movs	r3, #0
 8001262:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001268:	2300      	movs	r3, #0
 800126a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800126c:	2300      	movs	r3, #0
 800126e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001270:	f107 030c 	add.w	r3, r7, #12
 8001274:	2100      	movs	r1, #0
 8001276:	4618      	mov	r0, r3
 8001278:	f006 fa92 	bl	80077a0 <HAL_RCC_ClockConfig>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001282:	f003 fe9b 	bl	8004fbc <Error_Handler>
  }
}
 8001286:	bf00      	nop
 8001288:	3750      	adds	r7, #80	; 0x50
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40023800 	.word	0x40023800
 8001294:	40007000 	.word	0x40007000

08001298 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800129e:	463b      	mov	r3, r7
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 80012aa:	4b21      	ldr	r3, [pc, #132]	; (8001330 <MX_ADC1_Init+0x98>)
 80012ac:	4a21      	ldr	r2, [pc, #132]	; (8001334 <MX_ADC1_Init+0x9c>)
 80012ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012b0:	4b1f      	ldr	r3, [pc, #124]	; (8001330 <MX_ADC1_Init+0x98>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012b6:	4b1e      	ldr	r3, [pc, #120]	; (8001330 <MX_ADC1_Init+0x98>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012bc:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <MX_ADC1_Init+0x98>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012c2:	4b1b      	ldr	r3, [pc, #108]	; (8001330 <MX_ADC1_Init+0x98>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012c8:	4b19      	ldr	r3, [pc, #100]	; (8001330 <MX_ADC1_Init+0x98>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012d0:	4b17      	ldr	r3, [pc, #92]	; (8001330 <MX_ADC1_Init+0x98>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012d6:	4b16      	ldr	r3, [pc, #88]	; (8001330 <MX_ADC1_Init+0x98>)
 80012d8:	4a17      	ldr	r2, [pc, #92]	; (8001338 <MX_ADC1_Init+0xa0>)
 80012da:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012dc:	4b14      	ldr	r3, [pc, #80]	; (8001330 <MX_ADC1_Init+0x98>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <MX_ADC1_Init+0x98>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012e8:	4b11      	ldr	r3, [pc, #68]	; (8001330 <MX_ADC1_Init+0x98>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012f0:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <MX_ADC1_Init+0x98>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f6:	480e      	ldr	r0, [pc, #56]	; (8001330 <MX_ADC1_Init+0x98>)
 80012f8:	f004 fa66 	bl	80057c8 <HAL_ADC_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001302:	f003 fe5b 	bl	8004fbc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_11;
 8001306:	230b      	movs	r3, #11
 8001308:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800130a:	2301      	movs	r3, #1
 800130c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001312:	463b      	mov	r3, r7
 8001314:	4619      	mov	r1, r3
 8001316:	4806      	ldr	r0, [pc, #24]	; (8001330 <MX_ADC1_Init+0x98>)
 8001318:	f004 fa9a 	bl	8005850 <HAL_ADC_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001322:	f003 fe4b 	bl	8004fbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200001bc 	.word	0x200001bc
 8001334:	40012000 	.word	0x40012000
 8001338:	0f000001 	.word	0x0f000001

0800133c <MX_ADC2_Init>:
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001342:	463b      	mov	r3, r7
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc2.Instance = ADC2;
 800134e:	4b21      	ldr	r3, [pc, #132]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001350:	4a21      	ldr	r2, [pc, #132]	; (80013d8 <MX_ADC2_Init+0x9c>)
 8001352:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001354:	4b1f      	ldr	r3, [pc, #124]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001356:	2200      	movs	r2, #0
 8001358:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800135a:	4b1e      	ldr	r3, [pc, #120]	; (80013d4 <MX_ADC2_Init+0x98>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001360:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001362:	2200      	movs	r2, #0
 8001364:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001366:	4b1b      	ldr	r3, [pc, #108]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001368:	2200      	movs	r2, #0
 800136a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800136c:	4b19      	ldr	r3, [pc, #100]	; (80013d4 <MX_ADC2_Init+0x98>)
 800136e:	2200      	movs	r2, #0
 8001370:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001374:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001376:	2200      	movs	r2, #0
 8001378:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800137a:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <MX_ADC2_Init+0x98>)
 800137c:	4a17      	ldr	r2, [pc, #92]	; (80013dc <MX_ADC2_Init+0xa0>)
 800137e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001380:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001388:	2201      	movs	r2, #1
 800138a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800138c:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <MX_ADC2_Init+0x98>)
 800138e:	2200      	movs	r2, #0
 8001390:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001394:	4b0f      	ldr	r3, [pc, #60]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001396:	2201      	movs	r2, #1
 8001398:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800139a:	480e      	ldr	r0, [pc, #56]	; (80013d4 <MX_ADC2_Init+0x98>)
 800139c:	f004 fa14 	bl	80057c8 <HAL_ADC_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80013a6:	f003 fe09 	bl	8004fbc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_12;
 80013aa:	230c      	movs	r3, #12
 80013ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013ae:	2301      	movs	r3, #1
 80013b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013b6:	463b      	mov	r3, r7
 80013b8:	4619      	mov	r1, r3
 80013ba:	4806      	ldr	r0, [pc, #24]	; (80013d4 <MX_ADC2_Init+0x98>)
 80013bc:	f004 fa48 	bl	8005850 <HAL_ADC_ConfigChannel>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80013c6:	f003 fdf9 	bl	8004fbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */
}
 80013ca:	bf00      	nop
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000204 	.word	0x20000204
 80013d8:	40012100 	.word	0x40012100
 80013dc:	0f000001 	.word	0x0f000001

080013e0 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013e4:	4b12      	ldr	r3, [pc, #72]	; (8001430 <MX_I2C1_Init+0x50>)
 80013e6:	4a13      	ldr	r2, [pc, #76]	; (8001434 <MX_I2C1_Init+0x54>)
 80013e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013ea:	4b11      	ldr	r3, [pc, #68]	; (8001430 <MX_I2C1_Init+0x50>)
 80013ec:	4a12      	ldr	r2, [pc, #72]	; (8001438 <MX_I2C1_Init+0x58>)
 80013ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013f0:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <MX_I2C1_Init+0x50>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	; (8001430 <MX_I2C1_Init+0x50>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013fc:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <MX_I2C1_Init+0x50>)
 80013fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001402:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001404:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <MX_I2C1_Init+0x50>)
 8001406:	2200      	movs	r2, #0
 8001408:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800140a:	4b09      	ldr	r3, [pc, #36]	; (8001430 <MX_I2C1_Init+0x50>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001410:	4b07      	ldr	r3, [pc, #28]	; (8001430 <MX_I2C1_Init+0x50>)
 8001412:	2200      	movs	r2, #0
 8001414:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <MX_I2C1_Init+0x50>)
 8001418:	2200      	movs	r2, #0
 800141a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800141c:	4804      	ldr	r0, [pc, #16]	; (8001430 <MX_I2C1_Init+0x50>)
 800141e:	f004 ff5f 	bl	80062e0 <HAL_I2C_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001428:	f003 fdc8 	bl	8004fbc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	2000024c 	.word	0x2000024c
 8001434:	40005400 	.word	0x40005400
 8001438:	000186a0 	.word	0x000186a0

0800143c <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b096      	sub	sp, #88	; 0x58
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001442:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001450:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800145a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
 8001468:	611a      	str	r2, [r3, #16]
 800146a:	615a      	str	r2, [r3, #20]
 800146c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	2220      	movs	r2, #32
 8001472:	2100      	movs	r1, #0
 8001474:	4618      	mov	r0, r3
 8001476:	f00c fb6f 	bl	800db58 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800147a:	4b3d      	ldr	r3, [pc, #244]	; (8001570 <MX_TIM1_Init+0x134>)
 800147c:	4a3d      	ldr	r2, [pc, #244]	; (8001574 <MX_TIM1_Init+0x138>)
 800147e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 8001480:	4b3b      	ldr	r3, [pc, #236]	; (8001570 <MX_TIM1_Init+0x134>)
 8001482:	22a0      	movs	r2, #160	; 0xa0
 8001484:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001486:	4b3a      	ldr	r3, [pc, #232]	; (8001570 <MX_TIM1_Init+0x134>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800148c:	4b38      	ldr	r3, [pc, #224]	; (8001570 <MX_TIM1_Init+0x134>)
 800148e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001492:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001494:	4b36      	ldr	r3, [pc, #216]	; (8001570 <MX_TIM1_Init+0x134>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800149a:	4b35      	ldr	r3, [pc, #212]	; (8001570 <MX_TIM1_Init+0x134>)
 800149c:	2200      	movs	r2, #0
 800149e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014a0:	4b33      	ldr	r3, [pc, #204]	; (8001570 <MX_TIM1_Init+0x134>)
 80014a2:	2280      	movs	r2, #128	; 0x80
 80014a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014a6:	4832      	ldr	r0, [pc, #200]	; (8001570 <MX_TIM1_Init+0x134>)
 80014a8:	f006 fb8c 	bl	8007bc4 <HAL_TIM_Base_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80014b2:	f003 fd83 	bl	8004fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014ba:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014bc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014c0:	4619      	mov	r1, r3
 80014c2:	482b      	ldr	r0, [pc, #172]	; (8001570 <MX_TIM1_Init+0x134>)
 80014c4:	f007 fb92 	bl	8008bec <HAL_TIM_ConfigClockSource>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80014ce:	f003 fd75 	bl	8004fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014d2:	4827      	ldr	r0, [pc, #156]	; (8001570 <MX_TIM1_Init+0x134>)
 80014d4:	f006 fc9e 	bl	8007e14 <HAL_TIM_PWM_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80014de:	f003 fd6d 	bl	8004fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014ee:	4619      	mov	r1, r3
 80014f0:	481f      	ldr	r0, [pc, #124]	; (8001570 <MX_TIM1_Init+0x134>)
 80014f2:	f008 f8df 	bl	80096b4 <HAL_TIMEx_MasterConfigSynchronization>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80014fc:	f003 fd5e 	bl	8004fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001500:	2360      	movs	r3, #96	; 0x60
 8001502:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001508:	2300      	movs	r3, #0
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800150c:	2300      	movs	r3, #0
 800150e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001510:	2300      	movs	r3, #0
 8001512:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001514:	2300      	movs	r3, #0
 8001516:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001518:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151c:	220c      	movs	r2, #12
 800151e:	4619      	mov	r1, r3
 8001520:	4813      	ldr	r0, [pc, #76]	; (8001570 <MX_TIM1_Init+0x134>)
 8001522:	f007 faa1 	bl	8008a68 <HAL_TIM_PWM_ConfigChannel>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 800152c:	f003 fd46 	bl	8004fbc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001534:	2300      	movs	r3, #0
 8001536:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001544:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001548:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800154a:	2300      	movs	r3, #0
 800154c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	4619      	mov	r1, r3
 8001552:	4807      	ldr	r0, [pc, #28]	; (8001570 <MX_TIM1_Init+0x134>)
 8001554:	f008 f92a 	bl	80097ac <HAL_TIMEx_ConfigBreakDeadTime>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800155e:	f003 fd2d 	bl	8004fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001562:	4803      	ldr	r0, [pc, #12]	; (8001570 <MX_TIM1_Init+0x134>)
 8001564:	f003 ff38 	bl	80053d8 <HAL_TIM_MspPostInit>
}
 8001568:	bf00      	nop
 800156a:	3758      	adds	r7, #88	; 0x58
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	200002a0 	.word	0x200002a0
 8001574:	40010000 	.word	0x40010000

08001578 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08c      	sub	sp, #48	; 0x30
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800157e:	f107 030c 	add.w	r3, r7, #12
 8001582:	2224      	movs	r2, #36	; 0x24
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f00c fae6 	bl	800db58 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001594:	4b21      	ldr	r3, [pc, #132]	; (800161c <MX_TIM2_Init+0xa4>)
 8001596:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800159a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800159c:	4b1f      	ldr	r3, [pc, #124]	; (800161c <MX_TIM2_Init+0xa4>)
 800159e:	2200      	movs	r2, #0
 80015a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a2:	4b1e      	ldr	r3, [pc, #120]	; (800161c <MX_TIM2_Init+0xa4>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80015a8:	4b1c      	ldr	r3, [pc, #112]	; (800161c <MX_TIM2_Init+0xa4>)
 80015aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b0:	4b1a      	ldr	r3, [pc, #104]	; (800161c <MX_TIM2_Init+0xa4>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b6:	4b19      	ldr	r3, [pc, #100]	; (800161c <MX_TIM2_Init+0xa4>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015bc:	2303      	movs	r3, #3
 80015be:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015c4:	2301      	movs	r3, #1
 80015c6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80015cc:	230a      	movs	r3, #10
 80015ce:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015d0:	2300      	movs	r3, #0
 80015d2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015d4:	2301      	movs	r3, #1
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015d8:	2300      	movs	r3, #0
 80015da:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80015dc:	230a      	movs	r3, #10
 80015de:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80015e0:	f107 030c 	add.w	r3, r7, #12
 80015e4:	4619      	mov	r1, r3
 80015e6:	480d      	ldr	r0, [pc, #52]	; (800161c <MX_TIM2_Init+0xa4>)
 80015e8:	f006 ff66 	bl	80084b8 <HAL_TIM_Encoder_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80015f2:	f003 fce3 	bl	8004fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	4619      	mov	r1, r3
 8001602:	4806      	ldr	r0, [pc, #24]	; (800161c <MX_TIM2_Init+0xa4>)
 8001604:	f008 f856 	bl	80096b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800160e:	f003 fcd5 	bl	8004fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
}
 8001612:	bf00      	nop
 8001614:	3730      	adds	r7, #48	; 0x30
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200002e8 	.word	0x200002e8

08001620 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08a      	sub	sp, #40	; 0x28
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001626:	f107 0318 	add.w	r3, r7, #24
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]
 8001632:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001634:	f107 0310 	add.w	r3, r7, #16
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800163e:	463b      	mov	r3, r7
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	609a      	str	r2, [r3, #8]
 8001648:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800164a:	4b2b      	ldr	r3, [pc, #172]	; (80016f8 <MX_TIM3_Init+0xd8>)
 800164c:	4a2b      	ldr	r2, [pc, #172]	; (80016fc <MX_TIM3_Init+0xdc>)
 800164e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16 - 1;
 8001650:	4b29      	ldr	r3, [pc, #164]	; (80016f8 <MX_TIM3_Init+0xd8>)
 8001652:	220f      	movs	r2, #15
 8001654:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001656:	4b28      	ldr	r3, [pc, #160]	; (80016f8 <MX_TIM3_Init+0xd8>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800165c:	4b26      	ldr	r3, [pc, #152]	; (80016f8 <MX_TIM3_Init+0xd8>)
 800165e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001662:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001664:	4b24      	ldr	r3, [pc, #144]	; (80016f8 <MX_TIM3_Init+0xd8>)
 8001666:	2200      	movs	r2, #0
 8001668:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166a:	4b23      	ldr	r3, [pc, #140]	; (80016f8 <MX_TIM3_Init+0xd8>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001670:	4821      	ldr	r0, [pc, #132]	; (80016f8 <MX_TIM3_Init+0xd8>)
 8001672:	f006 faa7 	bl	8007bc4 <HAL_TIM_Base_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 800167c:	f003 fc9e 	bl	8004fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001680:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001684:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001686:	f107 0318 	add.w	r3, r7, #24
 800168a:	4619      	mov	r1, r3
 800168c:	481a      	ldr	r0, [pc, #104]	; (80016f8 <MX_TIM3_Init+0xd8>)
 800168e:	f007 faad 	bl	8008bec <HAL_TIM_ConfigClockSource>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001698:	f003 fc90 	bl	8004fbc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800169c:	4816      	ldr	r0, [pc, #88]	; (80016f8 <MX_TIM3_Init+0xd8>)
 800169e:	f006 fcdb 	bl	8008058 <HAL_TIM_IC_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80016a8:	f003 fc88 	bl	8004fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ac:	2300      	movs	r3, #0
 80016ae:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016b4:	f107 0310 	add.w	r3, r7, #16
 80016b8:	4619      	mov	r1, r3
 80016ba:	480f      	ldr	r0, [pc, #60]	; (80016f8 <MX_TIM3_Init+0xd8>)
 80016bc:	f007 fffa 	bl	80096b4 <HAL_TIMEx_MasterConfigSynchronization>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80016c6:	f003 fc79 	bl	8004fbc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80016ca:	230a      	movs	r3, #10
 80016cc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80016ce:	2301      	movs	r3, #1
 80016d0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80016da:	463b      	mov	r3, r7
 80016dc:	2204      	movs	r2, #4
 80016de:	4619      	mov	r1, r3
 80016e0:	4805      	ldr	r0, [pc, #20]	; (80016f8 <MX_TIM3_Init+0xd8>)
 80016e2:	f007 f925 	bl	8008930 <HAL_TIM_IC_ConfigChannel>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80016ec:	f003 fc66 	bl	8004fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
}
 80016f0:	bf00      	nop
 80016f2:	3728      	adds	r7, #40	; 0x28
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000330 	.word	0x20000330
 80016fc:	40000400 	.word	0x40000400

08001700 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001706:	463b      	mov	r3, r7
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <MX_TIM6_Init+0x64>)
 8001710:	4a15      	ldr	r2, [pc, #84]	; (8001768 <MX_TIM6_Init+0x68>)
 8001712:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16 - 1;
 8001714:	4b13      	ldr	r3, [pc, #76]	; (8001764 <MX_TIM6_Init+0x64>)
 8001716:	220f      	movs	r2, #15
 8001718:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171a:	4b12      	ldr	r3, [pc, #72]	; (8001764 <MX_TIM6_Init+0x64>)
 800171c:	2200      	movs	r2, #0
 800171e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001720:	4b10      	ldr	r3, [pc, #64]	; (8001764 <MX_TIM6_Init+0x64>)
 8001722:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001726:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001728:	4b0e      	ldr	r3, [pc, #56]	; (8001764 <MX_TIM6_Init+0x64>)
 800172a:	2200      	movs	r2, #0
 800172c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800172e:	480d      	ldr	r0, [pc, #52]	; (8001764 <MX_TIM6_Init+0x64>)
 8001730:	f006 fa48 	bl	8007bc4 <HAL_TIM_Base_Init>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800173a:	f003 fc3f 	bl	8004fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001746:	463b      	mov	r3, r7
 8001748:	4619      	mov	r1, r3
 800174a:	4806      	ldr	r0, [pc, #24]	; (8001764 <MX_TIM6_Init+0x64>)
 800174c:	f007 ffb2 	bl	80096b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001756:	f003 fc31 	bl	8004fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000378 	.word	0x20000378
 8001768:	40001000 	.word	0x40001000

0800176c <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b096      	sub	sp, #88	; 0x58
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001772:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001780:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800178a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]
 800179a:	615a      	str	r2, [r3, #20]
 800179c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	2220      	movs	r2, #32
 80017a2:	2100      	movs	r1, #0
 80017a4:	4618      	mov	r0, r3
 80017a6:	f00c f9d7 	bl	800db58 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80017aa:	4b43      	ldr	r3, [pc, #268]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017ac:	4a43      	ldr	r2, [pc, #268]	; (80018bc <MX_TIM8_Init+0x150>)
 80017ae:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80017b0:	4b41      	ldr	r3, [pc, #260]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b6:	4b40      	ldr	r3, [pc, #256]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 80017bc:	4b3e      	ldr	r3, [pc, #248]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017be:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80017c2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c4:	4b3c      	ldr	r3, [pc, #240]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80017ca:	4b3b      	ldr	r3, [pc, #236]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d0:	4b39      	ldr	r3, [pc, #228]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80017d6:	4838      	ldr	r0, [pc, #224]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017d8:	f006 f9f4 	bl	8007bc4 <HAL_TIM_Base_Init>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80017e2:	f003 fbeb 	bl	8004fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ea:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80017ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017f0:	4619      	mov	r1, r3
 80017f2:	4831      	ldr	r0, [pc, #196]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017f4:	f007 f9fa 	bl	8008bec <HAL_TIM_ConfigClockSource>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80017fe:	f003 fbdd 	bl	8004fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001802:	482d      	ldr	r0, [pc, #180]	; (80018b8 <MX_TIM8_Init+0x14c>)
 8001804:	f006 fb06 	bl	8007e14 <HAL_TIM_PWM_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800180e:	f003 fbd5 	bl	8004fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001812:	2300      	movs	r3, #0
 8001814:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001816:	2300      	movs	r3, #0
 8001818:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800181a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800181e:	4619      	mov	r1, r3
 8001820:	4825      	ldr	r0, [pc, #148]	; (80018b8 <MX_TIM8_Init+0x14c>)
 8001822:	f007 ff47 	bl	80096b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800182c:	f003 fbc6 	bl	8004fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001830:	2360      	movs	r3, #96	; 0x60
 8001832:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001838:	2300      	movs	r3, #0
 800183a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800183c:	2300      	movs	r3, #0
 800183e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001840:	2300      	movs	r3, #0
 8001842:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001844:	2300      	movs	r3, #0
 8001846:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001848:	2300      	movs	r3, #0
 800184a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800184c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001850:	2200      	movs	r2, #0
 8001852:	4619      	mov	r1, r3
 8001854:	4818      	ldr	r0, [pc, #96]	; (80018b8 <MX_TIM8_Init+0x14c>)
 8001856:	f007 f907 	bl	8008a68 <HAL_TIM_PWM_ConfigChannel>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001860:	f003 fbac 	bl	8004fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001864:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001868:	2204      	movs	r2, #4
 800186a:	4619      	mov	r1, r3
 800186c:	4812      	ldr	r0, [pc, #72]	; (80018b8 <MX_TIM8_Init+0x14c>)
 800186e:	f007 f8fb 	bl	8008a68 <HAL_TIM_PWM_ConfigChannel>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001878:	f003 fba0 	bl	8004fbc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800187c:	2300      	movs	r3, #0
 800187e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001890:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001894:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001896:	2300      	movs	r3, #0
 8001898:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800189a:	1d3b      	adds	r3, r7, #4
 800189c:	4619      	mov	r1, r3
 800189e:	4806      	ldr	r0, [pc, #24]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80018a0:	f007 ff84 	bl	80097ac <HAL_TIMEx_ConfigBreakDeadTime>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 80018aa:	f003 fb87 	bl	8004fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
}
 80018ae:	bf00      	nop
 80018b0:	3758      	adds	r7, #88	; 0x58
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200003c0 	.word	0x200003c0
 80018bc:	40010400 	.word	0x40010400

080018c0 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018c6:	4a12      	ldr	r2, [pc, #72]	; (8001910 <MX_USART3_UART_Init+0x50>)
 80018c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80018ca:	4b10      	ldr	r3, [pc, #64]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018d2:	4b0e      	ldr	r3, [pc, #56]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018de:	4b0b      	ldr	r3, [pc, #44]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80018e4:	4b09      	ldr	r3, [pc, #36]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018e6:	220c      	movs	r2, #12
 80018e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ea:	4b08      	ldr	r3, [pc, #32]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018f6:	4805      	ldr	r0, [pc, #20]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018f8:	f007 ffbe 	bl	8009878 <HAL_UART_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001902:	f003 fb5b 	bl	8004fbc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	20000408 	.word	0x20000408
 8001910:	40004800 	.word	0x40004800

08001914 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b08a      	sub	sp, #40	; 0x28
 8001918:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191a:	f107 0314 	add.w	r3, r7, #20
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	605a      	str	r2, [r3, #4]
 8001924:	609a      	str	r2, [r3, #8]
 8001926:	60da      	str	r2, [r3, #12]
 8001928:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	4b38      	ldr	r3, [pc, #224]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	4a37      	ldr	r2, [pc, #220]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001934:	f043 0310 	orr.w	r3, r3, #16
 8001938:	6313      	str	r3, [r2, #48]	; 0x30
 800193a:	4b35      	ldr	r3, [pc, #212]	; (8001a10 <MX_GPIO_Init+0xfc>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	f003 0310 	and.w	r3, r3, #16
 8001942:	613b      	str	r3, [r7, #16]
 8001944:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	4b31      	ldr	r3, [pc, #196]	; (8001a10 <MX_GPIO_Init+0xfc>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	4a30      	ldr	r2, [pc, #192]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001950:	f043 0304 	orr.w	r3, r3, #4
 8001954:	6313      	str	r3, [r2, #48]	; 0x30
 8001956:	4b2e      	ldr	r3, [pc, #184]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	f003 0304 	and.w	r3, r3, #4
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	4b2a      	ldr	r3, [pc, #168]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a29      	ldr	r2, [pc, #164]	; (8001a10 <MX_GPIO_Init+0xfc>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b27      	ldr	r3, [pc, #156]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	4b23      	ldr	r3, [pc, #140]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	4a22      	ldr	r2, [pc, #136]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001988:	f043 0302 	orr.w	r3, r3, #2
 800198c:	6313      	str	r3, [r2, #48]	; 0x30
 800198e:	4b20      	ldr	r3, [pc, #128]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin | OLED_SDA_Pin | OLED_RST_Pin | OLED_DC_Pin | LED3_Pin | US_Trig_Pin, GPIO_PIN_RESET);
 800199a:	2200      	movs	r2, #0
 800199c:	f44f 615e 	mov.w	r1, #3552	; 0xde0
 80019a0:	481c      	ldr	r0, [pc, #112]	; (8001a14 <MX_GPIO_Init+0x100>)
 80019a2:	f004 fc83 	bl	80062ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin | AIN1_Pin | BIN1_Pin | BIN2_Pin, GPIO_PIN_RESET);
 80019a6:	2200      	movs	r2, #0
 80019a8:	213c      	movs	r1, #60	; 0x3c
 80019aa:	481b      	ldr	r0, [pc, #108]	; (8001a18 <MX_GPIO_Init+0x104>)
 80019ac:	f004 fc7e 	bl	80062ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin US_Trig_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin | OLED_SDA_Pin | OLED_RST_Pin | OLED_DC_Pin | LED3_Pin | US_Trig_Pin;
 80019b0:	f44f 635e 	mov.w	r3, #3552	; 0xde0
 80019b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b6:	2301      	movs	r3, #1
 80019b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019be:	2300      	movs	r3, #0
 80019c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019c2:	f107 0314 	add.w	r3, r7, #20
 80019c6:	4619      	mov	r1, r3
 80019c8:	4812      	ldr	r0, [pc, #72]	; (8001a14 <MX_GPIO_Init+0x100>)
 80019ca:	f004 fad3 	bl	8005f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin | AIN1_Pin;
 80019ce:	230c      	movs	r3, #12
 80019d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d2:	2301      	movs	r3, #1
 80019d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019da:	2302      	movs	r3, #2
 80019dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019de:	f107 0314 	add.w	r3, r7, #20
 80019e2:	4619      	mov	r1, r3
 80019e4:	480c      	ldr	r0, [pc, #48]	; (8001a18 <MX_GPIO_Init+0x104>)
 80019e6:	f004 fac5 	bl	8005f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = BIN1_Pin | BIN2_Pin;
 80019ea:	2330      	movs	r3, #48	; 0x30
 80019ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ee:	2301      	movs	r3, #1
 80019f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f6:	2300      	movs	r3, #0
 80019f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	4619      	mov	r1, r3
 8001a00:	4805      	ldr	r0, [pc, #20]	; (8001a18 <MX_GPIO_Init+0x104>)
 8001a02:	f004 fab7 	bl	8005f74 <HAL_GPIO_Init>
}
 8001a06:	bf00      	nop
 8001a08:	3728      	adds	r7, #40	; 0x28
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40023800 	.word	0x40023800
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40020000 	.word	0x40020000
 8001a1c:	00000000 	.word	0x00000000

08001a20 <HAL_TIM_IC_CaptureCallback>:
uint32_t IC_Val2 = 0;
uint32_t US_diff = 0;
uint8_t Is_First_Captured = 0; // is the first value captured ?

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) // if the interrupt source is channel2
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	7f1b      	ldrb	r3, [r3, #28]
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	f040 808c 	bne.w	8001b4a <HAL_TIM_IC_CaptureCallback+0x12a>
  {
    if (Is_First_Captured == 0) // if the first value is not captured
 8001a32:	4b4b      	ldr	r3, [pc, #300]	; (8001b60 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d11a      	bne.n	8001a70 <HAL_TIM_IC_CaptureCallback+0x50>
    {
      IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
 8001a3a:	2104      	movs	r1, #4
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f007 f99d 	bl	8008d7c <HAL_TIM_ReadCapturedValue>
 8001a42:	4603      	mov	r3, r0
 8001a44:	4a47      	ldr	r2, [pc, #284]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001a46:	6013      	str	r3, [r2, #0]
      Is_First_Captured = 1;                                    // set the first captured as true
 8001a48:	4b45      	ldr	r3, [pc, #276]	; (8001b60 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]
      // Now change the polarity to falling edge
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6a1a      	ldr	r2, [r3, #32]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001a5c:	621a      	str	r2, [r3, #32]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	6a1a      	ldr	r2, [r3, #32]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f042 0220 	orr.w	r2, r2, #32
 8001a6c:	621a      	str	r2, [r3, #32]
      // set polarity to rising edge
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
      __HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC2);
    }
  }
}
 8001a6e:	e06c      	b.n	8001b4a <HAL_TIM_IC_CaptureCallback+0x12a>
    else if (Is_First_Captured == 1) // if the first is already captured
 8001a70:	4b3b      	ldr	r3, [pc, #236]	; (8001b60 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d168      	bne.n	8001b4a <HAL_TIM_IC_CaptureCallback+0x12a>
      IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read second value
 8001a78:	2104      	movs	r1, #4
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f007 f97e 	bl	8008d7c <HAL_TIM_ReadCapturedValue>
 8001a80:	4603      	mov	r3, r0
 8001a82:	4a39      	ldr	r2, [pc, #228]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001a84:	6013      	str	r3, [r2, #0]
      __HAL_TIM_SET_COUNTER(htim, 0);                           // reset the counter
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	625a      	str	r2, [r3, #36]	; 0x24
      if (IC_Val2 > IC_Val1)
 8001a8e:	4b36      	ldr	r3, [pc, #216]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	4b34      	ldr	r3, [pc, #208]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d90c      	bls.n	8001ab4 <HAL_TIM_IC_CaptureCallback+0x94>
        obsDist_US = IC_Val2 - IC_Val1;
 8001a9a:	4b33      	ldr	r3, [pc, #204]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	4b31      	ldr	r3, [pc, #196]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	ee07 3a90 	vmov	s15, r3
 8001aa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aac:	4b2f      	ldr	r3, [pc, #188]	; (8001b6c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001aae:	edc3 7a00 	vstr	s15, [r3]
 8001ab2:	e014      	b.n	8001ade <HAL_TIM_IC_CaptureCallback+0xbe>
      else if (IC_Val1 > IC_Val2)
 8001ab4:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	4b2b      	ldr	r3, [pc, #172]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d90e      	bls.n	8001ade <HAL_TIM_IC_CaptureCallback+0xbe>
        obsDist_US = (0xffff - IC_Val1) + IC_Val2;
 8001ac0:	4b29      	ldr	r3, [pc, #164]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4b27      	ldr	r3, [pc, #156]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001ace:	33ff      	adds	r3, #255	; 0xff
 8001ad0:	ee07 3a90 	vmov	s15, r3
 8001ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ad8:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001ada:	edc3 7a00 	vstr	s15, [r3]
      obsDist_US = obsDist_US * .034 / 2;
 8001ade:	4b23      	ldr	r3, [pc, #140]	; (8001b6c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fd28 	bl	8000538 <__aeabi_f2d>
 8001ae8:	a31b      	add	r3, pc, #108	; (adr r3, 8001b58 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aee:	f7fe fd7b 	bl	80005e8 <__aeabi_dmul>
 8001af2:	4602      	mov	r2, r0
 8001af4:	460b      	mov	r3, r1
 8001af6:	4610      	mov	r0, r2
 8001af8:	4619      	mov	r1, r3
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b02:	f7fe fe9b 	bl	800083c <__aeabi_ddiv>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f7ff f825 	bl	8000b5c <__aeabi_d2f>
 8001b12:	4603      	mov	r3, r0
 8001b14:	4a15      	ldr	r2, [pc, #84]	; (8001b6c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001b16:	6013      	str	r3, [r2, #0]
      Is_First_Captured = 0; // set it back to false
 8001b18:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6a1a      	ldr	r2, [r3, #32]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001b2c:	621a      	str	r2, [r3, #32]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	6a12      	ldr	r2, [r2, #32]
 8001b38:	621a      	str	r2, [r3, #32]
      __HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC2);
 8001b3a:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68da      	ldr	r2, [r3, #12]
 8001b40:	4b0b      	ldr	r3, [pc, #44]	; (8001b70 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f022 0204 	bic.w	r2, r2, #4
 8001b48:	60da      	str	r2, [r3, #12]
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	f3af 8000 	nop.w
 8001b58:	b020c49c 	.word	0xb020c49c
 8001b5c:	3fa16872 	.word	0x3fa16872
 8001b60:	2000053c 	.word	0x2000053c
 8001b64:	20000534 	.word	0x20000534
 8001b68:	20000538 	.word	0x20000538
 8001b6c:	20000530 	.word	0x20000530
 8001b70:	20000330 	.word	0x20000330

08001b74 <HAL_UART_RxCpltCallback>:
int targetD = 5;
uint8_t tempDir = 1;
int8_t step = 0;
uint8_t turnMode = 2;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  // TODO: add delimeter at end of command
  //  prevent unused argument(s) compilation warning
  UNUSED(huart);
  int val;

  val = (aRxBuffer[2] - 48) * 10 + (aRxBuffer[3] - 48);
 8001b7c:	4b94      	ldr	r3, [pc, #592]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001b7e:	789b      	ldrb	r3, [r3, #2]
 8001b80:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001b84:	4613      	mov	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4413      	add	r3, r2
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	4b90      	ldr	r3, [pc, #576]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001b90:	78db      	ldrb	r3, [r3, #3]
 8001b92:	3b30      	subs	r3, #48	; 0x30
 8001b94:	4413      	add	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]
  if (aRxBuffer[4] >= '0' && aRxBuffer[4] <= '9')
 8001b98:	4b8d      	ldr	r3, [pc, #564]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001b9a:	791b      	ldrb	r3, [r3, #4]
 8001b9c:	2b2f      	cmp	r3, #47	; 0x2f
 8001b9e:	d90e      	bls.n	8001bbe <HAL_UART_RxCpltCallback+0x4a>
 8001ba0:	4b8b      	ldr	r3, [pc, #556]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001ba2:	791b      	ldrb	r3, [r3, #4]
 8001ba4:	2b39      	cmp	r3, #57	; 0x39
 8001ba6:	d80a      	bhi.n	8001bbe <HAL_UART_RxCpltCallback+0x4a>
    // val += (aRxBuffer[4] - 48) * 100;
    val = val * 10 + (aRxBuffer[4] - 48);
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	4613      	mov	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4413      	add	r3, r2
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	4b86      	ldr	r3, [pc, #536]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001bb6:	791b      	ldrb	r3, [r3, #4]
 8001bb8:	3b30      	subs	r3, #48	; 0x30
 8001bba:	4413      	add	r3, r2
 8001bbc:	60fb      	str	r3, [r7, #12]

  manualMode = 0;
 8001bbe:	4b85      	ldr	r3, [pc, #532]	; (8001dd4 <HAL_UART_RxCpltCallback+0x260>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	701a      	strb	r2, [r3, #0]

  if (aRxBuffer[0] == 'S' && aRxBuffer[1] == 'T')
 8001bc4:	4b82      	ldr	r3, [pc, #520]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b53      	cmp	r3, #83	; 0x53
 8001bca:	d159      	bne.n	8001c80 <HAL_UART_RxCpltCallback+0x10c>
 8001bcc:	4b80      	ldr	r3, [pc, #512]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001bce:	785b      	ldrb	r3, [r3, #1]
 8001bd0:	2b54      	cmp	r3, #84	; 0x54
 8001bd2:	d155      	bne.n	8001c80 <HAL_UART_RxCpltCallback+0x10c>
  { // only STOP can preempt any greedy task
    //		__ADD_COMMAND(cQueue, 0, 0); // stop
    __ON_TASK_END(&htim8, prevTask, curTask);
 8001bd4:	4b80      	ldr	r3, [pc, #512]	; (8001dd8 <HAL_UART_RxCpltCallback+0x264>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	635a      	str	r2, [r3, #52]	; 0x34
 8001bdc:	4b7e      	ldr	r3, [pc, #504]	; (8001dd8 <HAL_UART_RxCpltCallback+0x264>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2200      	movs	r2, #0
 8001be2:	639a      	str	r2, [r3, #56]	; 0x38
 8001be4:	4b7d      	ldr	r3, [pc, #500]	; (8001ddc <HAL_UART_RxCpltCallback+0x268>)
 8001be6:	781a      	ldrb	r2, [r3, #0]
 8001be8:	4b7d      	ldr	r3, [pc, #500]	; (8001de0 <HAL_UART_RxCpltCallback+0x26c>)
 8001bea:	701a      	strb	r2, [r3, #0]
 8001bec:	4b7b      	ldr	r3, [pc, #492]	; (8001ddc <HAL_UART_RxCpltCallback+0x268>)
 8001bee:	220b      	movs	r2, #11
 8001bf0:	701a      	strb	r2, [r3, #0]
    angleNow = 0;
 8001bf2:	4b7c      	ldr	r3, [pc, #496]	; (8001de4 <HAL_UART_RxCpltCallback+0x270>)
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 8001bfa:	4b7b      	ldr	r3, [pc, #492]	; (8001de8 <HAL_UART_RxCpltCallback+0x274>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	801a      	strh	r2, [r3, #0]
    PIDConfigReset(&pidTSlow);
 8001c00:	487a      	ldr	r0, [pc, #488]	; (8001dec <HAL_UART_RxCpltCallback+0x278>)
 8001c02:	f000 fc46 	bl	8002492 <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 8001c06:	487a      	ldr	r0, [pc, #488]	; (8001df0 <HAL_UART_RxCpltCallback+0x27c>)
 8001c08:	f000 fc43 	bl	8002492 <PIDConfigReset>
    PIDConfigReset(&pidFast);
 8001c0c:	4879      	ldr	r0, [pc, #484]	; (8001df4 <HAL_UART_RxCpltCallback+0x280>)
 8001c0e:	f000 fc40 	bl	8002492 <PIDConfigReset>
    curDistTick = 0;
 8001c12:	4b79      	ldr	r3, [pc, #484]	; (8001df8 <HAL_UART_RxCpltCallback+0x284>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	801a      	strh	r2, [r3, #0]
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001c18:	4b78      	ldr	r3, [pc, #480]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c1a:	781a      	ldrb	r2, [r3, #0]
 8001c1c:	4b77      	ldr	r3, [pc, #476]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c1e:	785b      	ldrb	r3, [r3, #1]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d112      	bne.n	8001c4a <HAL_UART_RxCpltCallback+0xd6>
    {
      __CLEAR_CURCMD(curCmd);
 8001c24:	4b76      	ldr	r3, [pc, #472]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001c26:	2264      	movs	r2, #100	; 0x64
 8001c28:	701a      	strb	r2, [r3, #0]
 8001c2a:	4b75      	ldr	r3, [pc, #468]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8001c30:	4a74      	ldr	r2, [pc, #464]	; (8001e04 <HAL_UART_RxCpltCallback+0x290>)
 8001c32:	210f      	movs	r1, #15
 8001c34:	4874      	ldr	r0, [pc, #464]	; (8001e08 <HAL_UART_RxCpltCallback+0x294>)
 8001c36:	f00b ff5b 	bl	800daf0 <sniprintf>
 8001c3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c3e:	2206      	movs	r2, #6
 8001c40:	4972      	ldr	r1, [pc, #456]	; (8001e0c <HAL_UART_RxCpltCallback+0x298>)
 8001c42:	4873      	ldr	r0, [pc, #460]	; (8001e10 <HAL_UART_RxCpltCallback+0x29c>)
 8001c44:	f007 fe65 	bl	8009912 <HAL_UART_Transmit>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001c48:	e3c5      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
    }
    else
    {
      __READ_COMMAND(cQueue, curCmd, rxMsg);
 8001c4a:	4b6c      	ldr	r3, [pc, #432]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c4c:	785b      	ldrb	r3, [r3, #1]
 8001c4e:	4a6c      	ldr	r2, [pc, #432]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001c50:	496a      	ldr	r1, [pc, #424]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	440b      	add	r3, r1
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	6013      	str	r3, [r2, #0]
 8001c5a:	4b68      	ldr	r3, [pc, #416]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c5c:	785b      	ldrb	r3, [r3, #1]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	4a66      	ldr	r2, [pc, #408]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c62:	7892      	ldrb	r2, [r2, #2]
 8001c64:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c68:	fb01 f202 	mul.w	r2, r1, r2
 8001c6c:	1a9b      	subs	r3, r3, r2
 8001c6e:	b2da      	uxtb	r2, r3
 8001c70:	4b62      	ldr	r3, [pc, #392]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c72:	705a      	strb	r2, [r3, #1]
 8001c74:	4a67      	ldr	r2, [pc, #412]	; (8001e14 <HAL_UART_RxCpltCallback+0x2a0>)
 8001c76:	210f      	movs	r1, #15
 8001c78:	4863      	ldr	r0, [pc, #396]	; (8001e08 <HAL_UART_RxCpltCallback+0x294>)
 8001c7a:	f00b ff39 	bl	800daf0 <sniprintf>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001c7e:	e3aa      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
    }
  }
  else if (aRxBuffer[0] == 'R' && aRxBuffer[1] == 'S')
 8001c80:	4b53      	ldr	r3, [pc, #332]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b52      	cmp	r3, #82	; 0x52
 8001c86:	d161      	bne.n	8001d4c <HAL_UART_RxCpltCallback+0x1d8>
 8001c88:	4b51      	ldr	r3, [pc, #324]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001c8a:	785b      	ldrb	r3, [r3, #1]
 8001c8c:	2b53      	cmp	r3, #83	; 0x53
 8001c8e:	d15d      	bne.n	8001d4c <HAL_UART_RxCpltCallback+0x1d8>
  {
    __ON_TASK_END(&htim8, prevTask, curTask);
 8001c90:	4b51      	ldr	r3, [pc, #324]	; (8001dd8 <HAL_UART_RxCpltCallback+0x264>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2200      	movs	r2, #0
 8001c96:	635a      	str	r2, [r3, #52]	; 0x34
 8001c98:	4b4f      	ldr	r3, [pc, #316]	; (8001dd8 <HAL_UART_RxCpltCallback+0x264>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	639a      	str	r2, [r3, #56]	; 0x38
 8001ca0:	4b4e      	ldr	r3, [pc, #312]	; (8001ddc <HAL_UART_RxCpltCallback+0x268>)
 8001ca2:	781a      	ldrb	r2, [r3, #0]
 8001ca4:	4b4e      	ldr	r3, [pc, #312]	; (8001de0 <HAL_UART_RxCpltCallback+0x26c>)
 8001ca6:	701a      	strb	r2, [r3, #0]
 8001ca8:	4b4c      	ldr	r3, [pc, #304]	; (8001ddc <HAL_UART_RxCpltCallback+0x268>)
 8001caa:	220b      	movs	r2, #11
 8001cac:	701a      	strb	r2, [r3, #0]
    angleNow = 0;
 8001cae:	4b4d      	ldr	r3, [pc, #308]	; (8001de4 <HAL_UART_RxCpltCallback+0x270>)
 8001cb0:	f04f 0200 	mov.w	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 8001cb6:	4b4c      	ldr	r3, [pc, #304]	; (8001de8 <HAL_UART_RxCpltCallback+0x274>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	801a      	strh	r2, [r3, #0]
    __RESET_SERVO_TURN(&htim1);
 8001cbc:	4b56      	ldr	r3, [pc, #344]	; (8001e18 <HAL_UART_RxCpltCallback+0x2a4>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2291      	movs	r2, #145	; 0x91
 8001cc2:	641a      	str	r2, [r3, #64]	; 0x40
 8001cc4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001cc8:	f003 fd5a 	bl	8005780 <HAL_Delay>
    PIDConfigReset(&pidTSlow);
 8001ccc:	4847      	ldr	r0, [pc, #284]	; (8001dec <HAL_UART_RxCpltCallback+0x278>)
 8001cce:	f000 fbe0 	bl	8002492 <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 8001cd2:	4847      	ldr	r0, [pc, #284]	; (8001df0 <HAL_UART_RxCpltCallback+0x27c>)
 8001cd4:	f000 fbdd 	bl	8002492 <PIDConfigReset>
    PIDConfigReset(&pidFast);
 8001cd8:	4846      	ldr	r0, [pc, #280]	; (8001df4 <HAL_UART_RxCpltCallback+0x280>)
 8001cda:	f000 fbda 	bl	8002492 <PIDConfigReset>
    curDistTick = 0;
 8001cde:	4b46      	ldr	r3, [pc, #280]	; (8001df8 <HAL_UART_RxCpltCallback+0x284>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	801a      	strh	r2, [r3, #0]
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001ce4:	4b45      	ldr	r3, [pc, #276]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001ce6:	781a      	ldrb	r2, [r3, #0]
 8001ce8:	4b44      	ldr	r3, [pc, #272]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001cea:	785b      	ldrb	r3, [r3, #1]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d112      	bne.n	8001d16 <HAL_UART_RxCpltCallback+0x1a2>
    {
      __CLEAR_CURCMD(curCmd);
 8001cf0:	4b43      	ldr	r3, [pc, #268]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001cf2:	2264      	movs	r2, #100	; 0x64
 8001cf4:	701a      	strb	r2, [r3, #0]
 8001cf6:	4b42      	ldr	r3, [pc, #264]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8001cfc:	4a41      	ldr	r2, [pc, #260]	; (8001e04 <HAL_UART_RxCpltCallback+0x290>)
 8001cfe:	210f      	movs	r1, #15
 8001d00:	4841      	ldr	r0, [pc, #260]	; (8001e08 <HAL_UART_RxCpltCallback+0x294>)
 8001d02:	f00b fef5 	bl	800daf0 <sniprintf>
 8001d06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d0a:	2206      	movs	r2, #6
 8001d0c:	493f      	ldr	r1, [pc, #252]	; (8001e0c <HAL_UART_RxCpltCallback+0x298>)
 8001d0e:	4840      	ldr	r0, [pc, #256]	; (8001e10 <HAL_UART_RxCpltCallback+0x29c>)
 8001d10:	f007 fdff 	bl	8009912 <HAL_UART_Transmit>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001d14:	e35f      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
    }
    else
    {
      __READ_COMMAND(cQueue, curCmd, rxMsg);
 8001d16:	4b39      	ldr	r3, [pc, #228]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d18:	785b      	ldrb	r3, [r3, #1]
 8001d1a:	4a39      	ldr	r2, [pc, #228]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001d1c:	4937      	ldr	r1, [pc, #220]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	440b      	add	r3, r1
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	4b35      	ldr	r3, [pc, #212]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d28:	785b      	ldrb	r3, [r3, #1]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	4a33      	ldr	r2, [pc, #204]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d2e:	7892      	ldrb	r2, [r2, #2]
 8001d30:	fb93 f1f2 	sdiv	r1, r3, r2
 8001d34:	fb01 f202 	mul.w	r2, r1, r2
 8001d38:	1a9b      	subs	r3, r3, r2
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	4b2f      	ldr	r3, [pc, #188]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d3e:	705a      	strb	r2, [r3, #1]
 8001d40:	4a34      	ldr	r2, [pc, #208]	; (8001e14 <HAL_UART_RxCpltCallback+0x2a0>)
 8001d42:	210f      	movs	r1, #15
 8001d44:	4830      	ldr	r0, [pc, #192]	; (8001e08 <HAL_UART_RxCpltCallback+0x294>)
 8001d46:	f00b fed3 	bl	800daf0 <sniprintf>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001d4a:	e344      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
    }
  }
  else if (aRxBuffer[0] == 'F' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S'))
 8001d4c:	4b20      	ldr	r3, [pc, #128]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b46      	cmp	r3, #70	; 0x46
 8001d52:	d165      	bne.n	8001e20 <HAL_UART_RxCpltCallback+0x2ac>
 8001d54:	4b1e      	ldr	r3, [pc, #120]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d56:	785b      	ldrb	r3, [r3, #1]
 8001d58:	2b57      	cmp	r3, #87	; 0x57
 8001d5a:	d003      	beq.n	8001d64 <HAL_UART_RxCpltCallback+0x1f0>
 8001d5c:	4b1c      	ldr	r3, [pc, #112]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d5e:	785b      	ldrb	r3, [r3, #1]
 8001d60:	2b53      	cmp	r3, #83	; 0x53
 8001d62:	d15d      	bne.n	8001e20 <HAL_UART_RxCpltCallback+0x2ac>
  { // FW or FS
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001d64:	4b1a      	ldr	r3, [pc, #104]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d66:	789b      	ldrb	r3, [r3, #2]
 8001d68:	2b2d      	cmp	r3, #45	; 0x2d
 8001d6a:	d105      	bne.n	8001d78 <HAL_UART_RxCpltCallback+0x204>
 8001d6c:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d6e:	78db      	ldrb	r3, [r3, #3]
 8001d70:	2b2d      	cmp	r3, #45	; 0x2d
 8001d72:	d101      	bne.n	8001d78 <HAL_UART_RxCpltCallback+0x204>
 8001d74:	2301      	movs	r3, #1
 8001d76:	e000      	b.n	8001d7a <HAL_UART_RxCpltCallback+0x206>
 8001d78:	2300      	movs	r3, #0
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <HAL_UART_RxCpltCallback+0x260>)
 8001d7e:	701a      	strb	r2, [r3, #0]
    moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001d80:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d82:	785b      	ldrb	r3, [r3, #1]
 8001d84:	2b53      	cmp	r3, #83	; 0x53
 8001d86:	bf14      	ite	ne
 8001d88:	2301      	movne	r3, #1
 8001d8a:	2300      	moveq	r3, #0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	461a      	mov	r2, r3
 8001d90:	4b22      	ldr	r3, [pc, #136]	; (8001e1c <HAL_UART_RxCpltCallback+0x2a8>)
 8001d92:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 1, val);
 8001d94:	4b19      	ldr	r3, [pc, #100]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4a18      	ldr	r2, [pc, #96]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4413      	add	r3, r2
 8001d9e:	2201      	movs	r2, #1
 8001da0:	711a      	strb	r2, [r3, #4]
 8001da2:	4b16      	ldr	r3, [pc, #88]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	b291      	uxth	r1, r2
 8001daa:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	460a      	mov	r2, r1
 8001db2:	80da      	strh	r2, [r3, #6]
 8001db4:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	3301      	adds	r3, #1
 8001dba:	4a10      	ldr	r2, [pc, #64]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001dbc:	7892      	ldrb	r2, [r2, #2]
 8001dbe:	fb93 f1f2 	sdiv	r1, r3, r2
 8001dc2:	fb01 f202 	mul.w	r2, r1, r2
 8001dc6:	1a9b      	subs	r3, r3, r2
 8001dc8:	b2da      	uxtb	r2, r3
 8001dca:	4b0c      	ldr	r3, [pc, #48]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001dcc:	701a      	strb	r2, [r3, #0]
 8001dce:	e302      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
 8001dd0:	2000047c 	.word	0x2000047c
 8001dd4:	200004d0 	.word	0x200004d0
 8001dd8:	200003c0 	.word	0x200003c0
 8001ddc:	20000134 	.word	0x20000134
 8001de0:	20000135 	.word	0x20000135
 8001de4:	200004d8 	.word	0x200004d8
 8001de8:	200004de 	.word	0x200004de
 8001dec:	20000508 	.word	0x20000508
 8001df0:	200004f4 	.word	0x200004f4
 8001df4:	2000051c 	.word	0x2000051c
 8001df8:	200004ec 	.word	0x200004ec
 8001dfc:	20000488 	.word	0x20000488
 8001e00:	200004bc 	.word	0x200004bc
 8001e04:	0800e4f0 	.word	0x0800e4f0
 8001e08:	200004c0 	.word	0x200004c0
 8001e0c:	0800e4f8 	.word	0x0800e4f8
 8001e10:	20000408 	.word	0x20000408
 8001e14:	0800e500 	.word	0x0800e500
 8001e18:	200002a0 	.word	0x200002a0
 8001e1c:	20000136 	.word	0x20000136
  }
  else if (aRxBuffer[0] == 'B' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S'))
 8001e20:	4b96      	ldr	r3, [pc, #600]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b42      	cmp	r3, #66	; 0x42
 8001e26:	d13d      	bne.n	8001ea4 <HAL_UART_RxCpltCallback+0x330>
 8001e28:	4b94      	ldr	r3, [pc, #592]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e2a:	785b      	ldrb	r3, [r3, #1]
 8001e2c:	2b57      	cmp	r3, #87	; 0x57
 8001e2e:	d003      	beq.n	8001e38 <HAL_UART_RxCpltCallback+0x2c4>
 8001e30:	4b92      	ldr	r3, [pc, #584]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e32:	785b      	ldrb	r3, [r3, #1]
 8001e34:	2b53      	cmp	r3, #83	; 0x53
 8001e36:	d135      	bne.n	8001ea4 <HAL_UART_RxCpltCallback+0x330>
  { // BW or BS
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001e38:	4b90      	ldr	r3, [pc, #576]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e3a:	789b      	ldrb	r3, [r3, #2]
 8001e3c:	2b2d      	cmp	r3, #45	; 0x2d
 8001e3e:	d105      	bne.n	8001e4c <HAL_UART_RxCpltCallback+0x2d8>
 8001e40:	4b8e      	ldr	r3, [pc, #568]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e42:	78db      	ldrb	r3, [r3, #3]
 8001e44:	2b2d      	cmp	r3, #45	; 0x2d
 8001e46:	d101      	bne.n	8001e4c <HAL_UART_RxCpltCallback+0x2d8>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <HAL_UART_RxCpltCallback+0x2da>
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	b2da      	uxtb	r2, r3
 8001e50:	4b8b      	ldr	r3, [pc, #556]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001e52:	701a      	strb	r2, [r3, #0]
    moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001e54:	4b89      	ldr	r3, [pc, #548]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e56:	785b      	ldrb	r3, [r3, #1]
 8001e58:	2b53      	cmp	r3, #83	; 0x53
 8001e5a:	bf14      	ite	ne
 8001e5c:	2301      	movne	r3, #1
 8001e5e:	2300      	moveq	r3, #0
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	461a      	mov	r2, r3
 8001e64:	4b87      	ldr	r3, [pc, #540]	; (8002084 <HAL_UART_RxCpltCallback+0x510>)
 8001e66:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 2, val);
 8001e68:	4b87      	ldr	r3, [pc, #540]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4a86      	ldr	r2, [pc, #536]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4413      	add	r3, r2
 8001e72:	2202      	movs	r2, #2
 8001e74:	711a      	strb	r2, [r3, #4]
 8001e76:	4b84      	ldr	r3, [pc, #528]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	b291      	uxth	r1, r2
 8001e7e:	4a82      	ldr	r2, [pc, #520]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	4413      	add	r3, r2
 8001e84:	460a      	mov	r2, r1
 8001e86:	80da      	strh	r2, [r3, #6]
 8001e88:	4b7f      	ldr	r3, [pc, #508]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	4a7e      	ldr	r2, [pc, #504]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e90:	7892      	ldrb	r2, [r2, #2]
 8001e92:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e96:	fb01 f202 	mul.w	r2, r1, r2
 8001e9a:	1a9b      	subs	r3, r3, r2
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	4b7a      	ldr	r3, [pc, #488]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001ea0:	701a      	strb	r2, [r3, #0]
 8001ea2:	e298      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  }

  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'L')
 8001ea4:	4b75      	ldr	r3, [pc, #468]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b46      	cmp	r3, #70	; 0x46
 8001eaa:	d136      	bne.n	8001f1a <HAL_UART_RxCpltCallback+0x3a6>
 8001eac:	4b73      	ldr	r3, [pc, #460]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001eae:	785b      	ldrb	r3, [r3, #1]
 8001eb0:	2b4c      	cmp	r3, #76	; 0x4c
 8001eb2:	d132      	bne.n	8001f1a <HAL_UART_RxCpltCallback+0x3a6>
  { // FL
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001eb4:	4b71      	ldr	r3, [pc, #452]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001eb6:	789b      	ldrb	r3, [r3, #2]
 8001eb8:	2b2d      	cmp	r3, #45	; 0x2d
 8001eba:	d105      	bne.n	8001ec8 <HAL_UART_RxCpltCallback+0x354>
 8001ebc:	4b6f      	ldr	r3, [pc, #444]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001ebe:	78db      	ldrb	r3, [r3, #3]
 8001ec0:	2b2d      	cmp	r3, #45	; 0x2d
 8001ec2:	d101      	bne.n	8001ec8 <HAL_UART_RxCpltCallback+0x354>
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e000      	b.n	8001eca <HAL_UART_RxCpltCallback+0x356>
 8001ec8:	2300      	movs	r3, #0
 8001eca:	b2da      	uxtb	r2, r3
 8001ecc:	4b6c      	ldr	r3, [pc, #432]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001ece:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 3 + (manualMode ? 0 : 4), val);
 8001ed0:	4b6b      	ldr	r3, [pc, #428]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <HAL_UART_RxCpltCallback+0x368>
 8001ed8:	2103      	movs	r1, #3
 8001eda:	e000      	b.n	8001ede <HAL_UART_RxCpltCallback+0x36a>
 8001edc:	2107      	movs	r1, #7
 8001ede:	4b6a      	ldr	r3, [pc, #424]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	4a69      	ldr	r2, [pc, #420]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	460a      	mov	r2, r1
 8001eea:	711a      	strb	r2, [r3, #4]
 8001eec:	4b66      	ldr	r3, [pc, #408]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	68fa      	ldr	r2, [r7, #12]
 8001ef2:	b291      	uxth	r1, r2
 8001ef4:	4a64      	ldr	r2, [pc, #400]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4413      	add	r3, r2
 8001efa:	460a      	mov	r2, r1
 8001efc:	80da      	strh	r2, [r3, #6]
 8001efe:	4b62      	ldr	r3, [pc, #392]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	3301      	adds	r3, #1
 8001f04:	4a60      	ldr	r2, [pc, #384]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f06:	7892      	ldrb	r2, [r2, #2]
 8001f08:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f0c:	fb01 f202 	mul.w	r2, r1, r2
 8001f10:	1a9b      	subs	r3, r3, r2
 8001f12:	b2da      	uxtb	r2, r3
 8001f14:	4b5c      	ldr	r3, [pc, #368]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f16:	701a      	strb	r2, [r3, #0]
 8001f18:	e25d      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'R')
 8001f1a:	4b58      	ldr	r3, [pc, #352]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b46      	cmp	r3, #70	; 0x46
 8001f20:	d136      	bne.n	8001f90 <HAL_UART_RxCpltCallback+0x41c>
 8001f22:	4b56      	ldr	r3, [pc, #344]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f24:	785b      	ldrb	r3, [r3, #1]
 8001f26:	2b52      	cmp	r3, #82	; 0x52
 8001f28:	d132      	bne.n	8001f90 <HAL_UART_RxCpltCallback+0x41c>
  { // FR
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001f2a:	4b54      	ldr	r3, [pc, #336]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f2c:	789b      	ldrb	r3, [r3, #2]
 8001f2e:	2b2d      	cmp	r3, #45	; 0x2d
 8001f30:	d105      	bne.n	8001f3e <HAL_UART_RxCpltCallback+0x3ca>
 8001f32:	4b52      	ldr	r3, [pc, #328]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f34:	78db      	ldrb	r3, [r3, #3]
 8001f36:	2b2d      	cmp	r3, #45	; 0x2d
 8001f38:	d101      	bne.n	8001f3e <HAL_UART_RxCpltCallback+0x3ca>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <HAL_UART_RxCpltCallback+0x3cc>
 8001f3e:	2300      	movs	r3, #0
 8001f40:	b2da      	uxtb	r2, r3
 8001f42:	4b4f      	ldr	r3, [pc, #316]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001f44:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 4 + (manualMode ? 0 : 4), val);
 8001f46:	4b4e      	ldr	r3, [pc, #312]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <HAL_UART_RxCpltCallback+0x3de>
 8001f4e:	2104      	movs	r1, #4
 8001f50:	e000      	b.n	8001f54 <HAL_UART_RxCpltCallback+0x3e0>
 8001f52:	2108      	movs	r1, #8
 8001f54:	4b4c      	ldr	r3, [pc, #304]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	4a4b      	ldr	r2, [pc, #300]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	460a      	mov	r2, r1
 8001f60:	711a      	strb	r2, [r3, #4]
 8001f62:	4b49      	ldr	r3, [pc, #292]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	68fa      	ldr	r2, [r7, #12]
 8001f68:	b291      	uxth	r1, r2
 8001f6a:	4a47      	ldr	r2, [pc, #284]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	460a      	mov	r2, r1
 8001f72:	80da      	strh	r2, [r3, #6]
 8001f74:	4b44      	ldr	r3, [pc, #272]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	4a43      	ldr	r2, [pc, #268]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f7c:	7892      	ldrb	r2, [r2, #2]
 8001f7e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f82:	fb01 f202 	mul.w	r2, r1, r2
 8001f86:	1a9b      	subs	r3, r3, r2
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	4b3f      	ldr	r3, [pc, #252]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f8c:	701a      	strb	r2, [r3, #0]
 8001f8e:	e222      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'L')
 8001f90:	4b3a      	ldr	r3, [pc, #232]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b42      	cmp	r3, #66	; 0x42
 8001f96:	d136      	bne.n	8002006 <HAL_UART_RxCpltCallback+0x492>
 8001f98:	4b38      	ldr	r3, [pc, #224]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f9a:	785b      	ldrb	r3, [r3, #1]
 8001f9c:	2b4c      	cmp	r3, #76	; 0x4c
 8001f9e:	d132      	bne.n	8002006 <HAL_UART_RxCpltCallback+0x492>
  { // BL
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001fa0:	4b36      	ldr	r3, [pc, #216]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001fa2:	789b      	ldrb	r3, [r3, #2]
 8001fa4:	2b2d      	cmp	r3, #45	; 0x2d
 8001fa6:	d105      	bne.n	8001fb4 <HAL_UART_RxCpltCallback+0x440>
 8001fa8:	4b34      	ldr	r3, [pc, #208]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001faa:	78db      	ldrb	r3, [r3, #3]
 8001fac:	2b2d      	cmp	r3, #45	; 0x2d
 8001fae:	d101      	bne.n	8001fb4 <HAL_UART_RxCpltCallback+0x440>
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e000      	b.n	8001fb6 <HAL_UART_RxCpltCallback+0x442>
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	4b31      	ldr	r3, [pc, #196]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001fba:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 5 + (manualMode ? 0 : 4), val);
 8001fbc:	4b30      	ldr	r3, [pc, #192]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <HAL_UART_RxCpltCallback+0x454>
 8001fc4:	2105      	movs	r1, #5
 8001fc6:	e000      	b.n	8001fca <HAL_UART_RxCpltCallback+0x456>
 8001fc8:	2109      	movs	r1, #9
 8001fca:	4b2f      	ldr	r3, [pc, #188]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	4a2e      	ldr	r2, [pc, #184]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	460a      	mov	r2, r1
 8001fd6:	711a      	strb	r2, [r3, #4]
 8001fd8:	4b2b      	ldr	r3, [pc, #172]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	b291      	uxth	r1, r2
 8001fe0:	4a29      	ldr	r2, [pc, #164]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	4413      	add	r3, r2
 8001fe6:	460a      	mov	r2, r1
 8001fe8:	80da      	strh	r2, [r3, #6]
 8001fea:	4b27      	ldr	r3, [pc, #156]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	4a25      	ldr	r2, [pc, #148]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001ff2:	7892      	ldrb	r2, [r2, #2]
 8001ff4:	fb93 f1f2 	sdiv	r1, r3, r2
 8001ff8:	fb01 f202 	mul.w	r2, r1, r2
 8001ffc:	1a9b      	subs	r3, r3, r2
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	4b21      	ldr	r3, [pc, #132]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002002:	701a      	strb	r2, [r3, #0]
 8002004:	e1e7      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'R')
 8002006:	4b1d      	ldr	r3, [pc, #116]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b42      	cmp	r3, #66	; 0x42
 800200c:	d13e      	bne.n	800208c <HAL_UART_RxCpltCallback+0x518>
 800200e:	4b1b      	ldr	r3, [pc, #108]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8002010:	785b      	ldrb	r3, [r3, #1]
 8002012:	2b52      	cmp	r3, #82	; 0x52
 8002014:	d13a      	bne.n	800208c <HAL_UART_RxCpltCallback+0x518>
  { // BR
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8002016:	4b19      	ldr	r3, [pc, #100]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8002018:	789b      	ldrb	r3, [r3, #2]
 800201a:	2b2d      	cmp	r3, #45	; 0x2d
 800201c:	d105      	bne.n	800202a <HAL_UART_RxCpltCallback+0x4b6>
 800201e:	4b17      	ldr	r3, [pc, #92]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8002020:	78db      	ldrb	r3, [r3, #3]
 8002022:	2b2d      	cmp	r3, #45	; 0x2d
 8002024:	d101      	bne.n	800202a <HAL_UART_RxCpltCallback+0x4b6>
 8002026:	2301      	movs	r3, #1
 8002028:	e000      	b.n	800202c <HAL_UART_RxCpltCallback+0x4b8>
 800202a:	2300      	movs	r3, #0
 800202c:	b2da      	uxtb	r2, r3
 800202e:	4b14      	ldr	r3, [pc, #80]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8002030:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 6 + (manualMode ? 0 : 4), val);
 8002032:	4b13      	ldr	r3, [pc, #76]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <HAL_UART_RxCpltCallback+0x4ca>
 800203a:	2106      	movs	r1, #6
 800203c:	e000      	b.n	8002040 <HAL_UART_RxCpltCallback+0x4cc>
 800203e:	210a      	movs	r1, #10
 8002040:	4b11      	ldr	r3, [pc, #68]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	4a10      	ldr	r2, [pc, #64]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	460a      	mov	r2, r1
 800204c:	711a      	strb	r2, [r3, #4]
 800204e:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	b291      	uxth	r1, r2
 8002056:	4a0c      	ldr	r2, [pc, #48]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4413      	add	r3, r2
 800205c:	460a      	mov	r2, r1
 800205e:	80da      	strh	r2, [r3, #6]
 8002060:	4b09      	ldr	r3, [pc, #36]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	3301      	adds	r3, #1
 8002066:	4a08      	ldr	r2, [pc, #32]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002068:	7892      	ldrb	r2, [r2, #2]
 800206a:	fb93 f1f2 	sdiv	r1, r3, r2
 800206e:	fb01 f202 	mul.w	r2, r1, r2
 8002072:	1a9b      	subs	r3, r3, r2
 8002074:	b2da      	uxtb	r2, r3
 8002076:	4b04      	ldr	r3, [pc, #16]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002078:	701a      	strb	r2, [r3, #0]
 800207a:	e1ac      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
 800207c:	2000047c 	.word	0x2000047c
 8002080:	200004d0 	.word	0x200004d0
 8002084:	20000136 	.word	0x20000136
 8002088:	20000488 	.word	0x20000488
  }
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'L')
 800208c:	4b97      	ldr	r3, [pc, #604]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	2b54      	cmp	r3, #84	; 0x54
 8002092:	d121      	bne.n	80020d8 <HAL_UART_RxCpltCallback+0x564>
 8002094:	4b95      	ldr	r3, [pc, #596]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 8002096:	785b      	ldrb	r3, [r3, #1]
 8002098:	2b4c      	cmp	r3, #76	; 0x4c
 800209a:	d11d      	bne.n	80020d8 <HAL_UART_RxCpltCallback+0x564>
    __ADD_COMMAND(cQueue, 11, val); // TL turn left max
 800209c:	4b94      	ldr	r3, [pc, #592]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	4a93      	ldr	r2, [pc, #588]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	4413      	add	r3, r2
 80020a6:	220b      	movs	r2, #11
 80020a8:	711a      	strb	r2, [r3, #4]
 80020aa:	4b91      	ldr	r3, [pc, #580]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	b291      	uxth	r1, r2
 80020b2:	4a8f      	ldr	r2, [pc, #572]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	4413      	add	r3, r2
 80020b8:	460a      	mov	r2, r1
 80020ba:	80da      	strh	r2, [r3, #6]
 80020bc:	4b8c      	ldr	r3, [pc, #560]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	4a8b      	ldr	r2, [pc, #556]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020c4:	7892      	ldrb	r2, [r2, #2]
 80020c6:	fb93 f1f2 	sdiv	r1, r3, r2
 80020ca:	fb01 f202 	mul.w	r2, r1, r2
 80020ce:	1a9b      	subs	r3, r3, r2
 80020d0:	b2da      	uxtb	r2, r3
 80020d2:	4b87      	ldr	r3, [pc, #540]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020d4:	701a      	strb	r2, [r3, #0]
 80020d6:	e17e      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'R')
 80020d8:	4b84      	ldr	r3, [pc, #528]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2b54      	cmp	r3, #84	; 0x54
 80020de:	d121      	bne.n	8002124 <HAL_UART_RxCpltCallback+0x5b0>
 80020e0:	4b82      	ldr	r3, [pc, #520]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80020e2:	785b      	ldrb	r3, [r3, #1]
 80020e4:	2b52      	cmp	r3, #82	; 0x52
 80020e6:	d11d      	bne.n	8002124 <HAL_UART_RxCpltCallback+0x5b0>
    __ADD_COMMAND(cQueue, 12, val); // TR turn right max
 80020e8:	4b81      	ldr	r3, [pc, #516]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	4a80      	ldr	r2, [pc, #512]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	220c      	movs	r2, #12
 80020f4:	711a      	strb	r2, [r3, #4]
 80020f6:	4b7e      	ldr	r3, [pc, #504]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	68fa      	ldr	r2, [r7, #12]
 80020fc:	b291      	uxth	r1, r2
 80020fe:	4a7c      	ldr	r2, [pc, #496]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	460a      	mov	r2, r1
 8002106:	80da      	strh	r2, [r3, #6]
 8002108:	4b79      	ldr	r3, [pc, #484]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	3301      	adds	r3, #1
 800210e:	4a78      	ldr	r2, [pc, #480]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002110:	7892      	ldrb	r2, [r2, #2]
 8002112:	fb93 f1f2 	sdiv	r1, r3, r2
 8002116:	fb01 f202 	mul.w	r2, r1, r2
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	b2da      	uxtb	r2, r3
 800211e:	4b74      	ldr	r3, [pc, #464]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002120:	701a      	strb	r2, [r3, #0]
 8002122:	e158      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'I' && aRxBuffer[1] == 'R')
 8002124:	4b71      	ldr	r3, [pc, #452]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b49      	cmp	r3, #73	; 0x49
 800212a:	d121      	bne.n	8002170 <HAL_UART_RxCpltCallback+0x5fc>
 800212c:	4b6f      	ldr	r3, [pc, #444]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 800212e:	785b      	ldrb	r3, [r3, #1]
 8002130:	2b52      	cmp	r3, #82	; 0x52
 8002132:	d11d      	bne.n	8002170 <HAL_UART_RxCpltCallback+0x5fc>
    __ADD_COMMAND(cQueue, 13, val); // test IR sensor
 8002134:	4b6e      	ldr	r3, [pc, #440]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	4a6d      	ldr	r2, [pc, #436]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	4413      	add	r3, r2
 800213e:	220d      	movs	r2, #13
 8002140:	711a      	strb	r2, [r3, #4]
 8002142:	4b6b      	ldr	r3, [pc, #428]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	b291      	uxth	r1, r2
 800214a:	4a69      	ldr	r2, [pc, #420]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	4413      	add	r3, r2
 8002150:	460a      	mov	r2, r1
 8002152:	80da      	strh	r2, [r3, #6]
 8002154:	4b66      	ldr	r3, [pc, #408]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	3301      	adds	r3, #1
 800215a:	4a65      	ldr	r2, [pc, #404]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800215c:	7892      	ldrb	r2, [r2, #2]
 800215e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002162:	fb01 f202 	mul.w	r2, r1, r2
 8002166:	1a9b      	subs	r3, r3, r2
 8002168:	b2da      	uxtb	r2, r3
 800216a:	4b61      	ldr	r3, [pc, #388]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800216c:	701a      	strb	r2, [r3, #0]
 800216e:	e132      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'D' && aRxBuffer[1] == 'T')
 8002170:	4b5e      	ldr	r3, [pc, #376]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b44      	cmp	r3, #68	; 0x44
 8002176:	d121      	bne.n	80021bc <HAL_UART_RxCpltCallback+0x648>
 8002178:	4b5c      	ldr	r3, [pc, #368]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 800217a:	785b      	ldrb	r3, [r3, #1]
 800217c:	2b54      	cmp	r3, #84	; 0x54
 800217e:	d11d      	bne.n	80021bc <HAL_UART_RxCpltCallback+0x648>
    __ADD_COMMAND(cQueue, 14, val); // DT move until specified distance from obstacle
 8002180:	4b5b      	ldr	r3, [pc, #364]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	4a5a      	ldr	r2, [pc, #360]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	220e      	movs	r2, #14
 800218c:	711a      	strb	r2, [r3, #4]
 800218e:	4b58      	ldr	r3, [pc, #352]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	b291      	uxth	r1, r2
 8002196:	4a56      	ldr	r2, [pc, #344]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	4413      	add	r3, r2
 800219c:	460a      	mov	r2, r1
 800219e:	80da      	strh	r2, [r3, #6]
 80021a0:	4b53      	ldr	r3, [pc, #332]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	3301      	adds	r3, #1
 80021a6:	4a52      	ldr	r2, [pc, #328]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021a8:	7892      	ldrb	r2, [r2, #2]
 80021aa:	fb93 f1f2 	sdiv	r1, r3, r2
 80021ae:	fb01 f202 	mul.w	r2, r1, r2
 80021b2:	1a9b      	subs	r3, r3, r2
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	4b4e      	ldr	r3, [pc, #312]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021b8:	701a      	strb	r2, [r3, #0]
 80021ba:	e10c      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'Z' && aRxBuffer[1] == 'Z')
 80021bc:	4b4b      	ldr	r3, [pc, #300]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	2b5a      	cmp	r3, #90	; 0x5a
 80021c2:	d121      	bne.n	8002208 <HAL_UART_RxCpltCallback+0x694>
 80021c4:	4b49      	ldr	r3, [pc, #292]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80021c6:	785b      	ldrb	r3, [r3, #1]
 80021c8:	2b5a      	cmp	r3, #90	; 0x5a
 80021ca:	d11d      	bne.n	8002208 <HAL_UART_RxCpltCallback+0x694>
    __ADD_COMMAND(cQueue, 15, val); // ZZ buzzer
 80021cc:	4b48      	ldr	r3, [pc, #288]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	4a47      	ldr	r2, [pc, #284]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4413      	add	r3, r2
 80021d6:	220f      	movs	r2, #15
 80021d8:	711a      	strb	r2, [r3, #4]
 80021da:	4b45      	ldr	r3, [pc, #276]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	b291      	uxth	r1, r2
 80021e2:	4a43      	ldr	r2, [pc, #268]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	460a      	mov	r2, r1
 80021ea:	80da      	strh	r2, [r3, #6]
 80021ec:	4b40      	ldr	r3, [pc, #256]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	3301      	adds	r3, #1
 80021f2:	4a3f      	ldr	r2, [pc, #252]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021f4:	7892      	ldrb	r2, [r2, #2]
 80021f6:	fb93 f1f2 	sdiv	r1, r3, r2
 80021fa:	fb01 f202 	mul.w	r2, r1, r2
 80021fe:	1a9b      	subs	r3, r3, r2
 8002200:	b2da      	uxtb	r2, r3
 8002202:	4b3b      	ldr	r3, [pc, #236]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002204:	701a      	strb	r2, [r3, #0]
 8002206:	e0e6      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'W' && aRxBuffer[1] == 'X')
 8002208:	4b38      	ldr	r3, [pc, #224]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	2b57      	cmp	r3, #87	; 0x57
 800220e:	d121      	bne.n	8002254 <HAL_UART_RxCpltCallback+0x6e0>
 8002210:	4b36      	ldr	r3, [pc, #216]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 8002212:	785b      	ldrb	r3, [r3, #1]
 8002214:	2b58      	cmp	r3, #88	; 0x58
 8002216:	d11d      	bne.n	8002254 <HAL_UART_RxCpltCallback+0x6e0>
    __ADD_COMMAND(cQueue, 16, val); // WN fastest path
 8002218:	4b35      	ldr	r3, [pc, #212]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	4a34      	ldr	r2, [pc, #208]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	2210      	movs	r2, #16
 8002224:	711a      	strb	r2, [r3, #4]
 8002226:	4b32      	ldr	r3, [pc, #200]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	b291      	uxth	r1, r2
 800222e:	4a30      	ldr	r2, [pc, #192]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	460a      	mov	r2, r1
 8002236:	80da      	strh	r2, [r3, #6]
 8002238:	4b2d      	ldr	r3, [pc, #180]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	3301      	adds	r3, #1
 800223e:	4a2c      	ldr	r2, [pc, #176]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002240:	7892      	ldrb	r2, [r2, #2]
 8002242:	fb93 f1f2 	sdiv	r1, r3, r2
 8002246:	fb01 f202 	mul.w	r2, r1, r2
 800224a:	1a9b      	subs	r3, r3, r2
 800224c:	b2da      	uxtb	r2, r3
 800224e:	4b28      	ldr	r3, [pc, #160]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002250:	701a      	strb	r2, [r3, #0]
 8002252:	e0c0      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'W' && aRxBuffer[1] == 'N')
 8002254:	4b25      	ldr	r3, [pc, #148]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2b57      	cmp	r3, #87	; 0x57
 800225a:	d121      	bne.n	80022a0 <HAL_UART_RxCpltCallback+0x72c>
 800225c:	4b23      	ldr	r3, [pc, #140]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 800225e:	785b      	ldrb	r3, [r3, #1]
 8002260:	2b4e      	cmp	r3, #78	; 0x4e
 8002262:	d11d      	bne.n	80022a0 <HAL_UART_RxCpltCallback+0x72c>
    __ADD_COMMAND(cQueue, 17, val); // WN fastest path v2
 8002264:	4b22      	ldr	r3, [pc, #136]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	4a21      	ldr	r2, [pc, #132]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	4413      	add	r3, r2
 800226e:	2211      	movs	r2, #17
 8002270:	711a      	strb	r2, [r3, #4]
 8002272:	4b1f      	ldr	r3, [pc, #124]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	b291      	uxth	r1, r2
 800227a:	4a1d      	ldr	r2, [pc, #116]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	460a      	mov	r2, r1
 8002282:	80da      	strh	r2, [r3, #6]
 8002284:	4b1a      	ldr	r3, [pc, #104]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	3301      	adds	r3, #1
 800228a:	4a19      	ldr	r2, [pc, #100]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800228c:	7892      	ldrb	r2, [r2, #2]
 800228e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002292:	fb01 f202 	mul.w	r2, r1, r2
 8002296:	1a9b      	subs	r3, r3, r2
 8002298:	b2da      	uxtb	r2, r3
 800229a:	4b15      	ldr	r3, [pc, #84]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800229c:	701a      	strb	r2, [r3, #0]
 800229e:	e09a      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'A')
 80022a0:	4b12      	ldr	r3, [pc, #72]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	2b46      	cmp	r3, #70	; 0x46
 80022a6:	d125      	bne.n	80022f4 <HAL_UART_RxCpltCallback+0x780>
 80022a8:	4b10      	ldr	r3, [pc, #64]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80022aa:	785b      	ldrb	r3, [r3, #1]
 80022ac:	2b41      	cmp	r3, #65	; 0x41
 80022ae:	d121      	bne.n	80022f4 <HAL_UART_RxCpltCallback+0x780>
    __ADD_COMMAND(cQueue, 88, val); // forward anti-clockwise rotation with variable
 80022b0:	4b0f      	ldr	r3, [pc, #60]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	4a0e      	ldr	r2, [pc, #56]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	4413      	add	r3, r2
 80022ba:	2258      	movs	r2, #88	; 0x58
 80022bc:	711a      	strb	r2, [r3, #4]
 80022be:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	b291      	uxth	r1, r2
 80022c6:	4a0a      	ldr	r2, [pc, #40]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	460a      	mov	r2, r1
 80022ce:	80da      	strh	r2, [r3, #6]
 80022d0:	4b07      	ldr	r3, [pc, #28]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	3301      	adds	r3, #1
 80022d6:	4a06      	ldr	r2, [pc, #24]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022d8:	7892      	ldrb	r2, [r2, #2]
 80022da:	fb93 f1f2 	sdiv	r1, r3, r2
 80022de:	fb01 f202 	mul.w	r2, r1, r2
 80022e2:	1a9b      	subs	r3, r3, r2
 80022e4:	b2da      	uxtb	r2, r3
 80022e6:	4b02      	ldr	r3, [pc, #8]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022e8:	701a      	strb	r2, [r3, #0]
 80022ea:	e074      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
 80022ec:	2000047c 	.word	0x2000047c
 80022f0:	20000488 	.word	0x20000488
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'C')
 80022f4:	4b4f      	ldr	r3, [pc, #316]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b46      	cmp	r3, #70	; 0x46
 80022fa:	d121      	bne.n	8002340 <HAL_UART_RxCpltCallback+0x7cc>
 80022fc:	4b4d      	ldr	r3, [pc, #308]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 80022fe:	785b      	ldrb	r3, [r3, #1]
 8002300:	2b43      	cmp	r3, #67	; 0x43
 8002302:	d11d      	bne.n	8002340 <HAL_UART_RxCpltCallback+0x7cc>
    __ADD_COMMAND(cQueue, 89, val); // forward clockwise rotation with variable
 8002304:	4b4c      	ldr	r3, [pc, #304]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	4a4b      	ldr	r2, [pc, #300]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	4413      	add	r3, r2
 800230e:	2259      	movs	r2, #89	; 0x59
 8002310:	711a      	strb	r2, [r3, #4]
 8002312:	4b49      	ldr	r3, [pc, #292]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	b291      	uxth	r1, r2
 800231a:	4a47      	ldr	r2, [pc, #284]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	460a      	mov	r2, r1
 8002322:	80da      	strh	r2, [r3, #6]
 8002324:	4b44      	ldr	r3, [pc, #272]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	3301      	adds	r3, #1
 800232a:	4a43      	ldr	r2, [pc, #268]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800232c:	7892      	ldrb	r2, [r2, #2]
 800232e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002332:	fb01 f202 	mul.w	r2, r1, r2
 8002336:	1a9b      	subs	r3, r3, r2
 8002338:	b2da      	uxtb	r2, r3
 800233a:	4b3f      	ldr	r3, [pc, #252]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800233c:	701a      	strb	r2, [r3, #0]
 800233e:	e04a      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'A')
 8002340:	4b3c      	ldr	r3, [pc, #240]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b42      	cmp	r3, #66	; 0x42
 8002346:	d121      	bne.n	800238c <HAL_UART_RxCpltCallback+0x818>
 8002348:	4b3a      	ldr	r3, [pc, #232]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 800234a:	785b      	ldrb	r3, [r3, #1]
 800234c:	2b41      	cmp	r3, #65	; 0x41
 800234e:	d11d      	bne.n	800238c <HAL_UART_RxCpltCallback+0x818>
    __ADD_COMMAND(cQueue, 90, val); // backward anti-clockwise rotation with variable
 8002350:	4b39      	ldr	r3, [pc, #228]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	4a38      	ldr	r2, [pc, #224]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	225a      	movs	r2, #90	; 0x5a
 800235c:	711a      	strb	r2, [r3, #4]
 800235e:	4b36      	ldr	r3, [pc, #216]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	b291      	uxth	r1, r2
 8002366:	4a34      	ldr	r2, [pc, #208]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	4413      	add	r3, r2
 800236c:	460a      	mov	r2, r1
 800236e:	80da      	strh	r2, [r3, #6]
 8002370:	4b31      	ldr	r3, [pc, #196]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	3301      	adds	r3, #1
 8002376:	4a30      	ldr	r2, [pc, #192]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002378:	7892      	ldrb	r2, [r2, #2]
 800237a:	fb93 f1f2 	sdiv	r1, r3, r2
 800237e:	fb01 f202 	mul.w	r2, r1, r2
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	b2da      	uxtb	r2, r3
 8002386:	4b2c      	ldr	r3, [pc, #176]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002388:	701a      	strb	r2, [r3, #0]
 800238a:	e024      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'C')
 800238c:	4b29      	ldr	r3, [pc, #164]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b42      	cmp	r3, #66	; 0x42
 8002392:	d120      	bne.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
 8002394:	4b27      	ldr	r3, [pc, #156]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 8002396:	785b      	ldrb	r3, [r3, #1]
 8002398:	2b43      	cmp	r3, #67	; 0x43
 800239a:	d11c      	bne.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
    __ADD_COMMAND(cQueue, 91, val); // backward clockwise rotation with variable
 800239c:	4b26      	ldr	r3, [pc, #152]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	4a25      	ldr	r2, [pc, #148]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	4413      	add	r3, r2
 80023a6:	225b      	movs	r2, #91	; 0x5b
 80023a8:	711a      	strb	r2, [r3, #4]
 80023aa:	4b23      	ldr	r3, [pc, #140]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	b291      	uxth	r1, r2
 80023b2:	4a21      	ldr	r2, [pc, #132]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	460a      	mov	r2, r1
 80023ba:	80da      	strh	r2, [r3, #6]
 80023bc:	4b1e      	ldr	r3, [pc, #120]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	3301      	adds	r3, #1
 80023c2:	4a1d      	ldr	r2, [pc, #116]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023c4:	7892      	ldrb	r2, [r2, #2]
 80023c6:	fb93 f1f2 	sdiv	r1, r3, r2
 80023ca:	fb01 f202 	mul.w	r2, r1, r2
 80023ce:	1a9b      	subs	r3, r3, r2
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	4b19      	ldr	r3, [pc, #100]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023d4:	701a      	strb	r2, [r3, #0]

  if (!__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80023d6:	4b18      	ldr	r3, [pc, #96]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023d8:	781a      	ldrb	r2, [r3, #0]
 80023da:	4b17      	ldr	r3, [pc, #92]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023dc:	785b      	ldrb	r3, [r3, #1]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d019      	beq.n	8002416 <HAL_UART_RxCpltCallback+0x8a2>
  {
    __READ_COMMAND(cQueue, curCmd, rxMsg);
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023e4:	785b      	ldrb	r3, [r3, #1]
 80023e6:	4a15      	ldr	r2, [pc, #84]	; (800243c <HAL_UART_RxCpltCallback+0x8c8>)
 80023e8:	4913      	ldr	r1, [pc, #76]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	440b      	add	r3, r1
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	4b11      	ldr	r3, [pc, #68]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023f4:	785b      	ldrb	r3, [r3, #1]
 80023f6:	3301      	adds	r3, #1
 80023f8:	4a0f      	ldr	r2, [pc, #60]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023fa:	7892      	ldrb	r2, [r2, #2]
 80023fc:	fb93 f1f2 	sdiv	r1, r3, r2
 8002400:	fb01 f202 	mul.w	r2, r1, r2
 8002404:	1a9b      	subs	r3, r3, r2
 8002406:	b2da      	uxtb	r2, r3
 8002408:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800240a:	705a      	strb	r2, [r3, #1]
 800240c:	4a0c      	ldr	r2, [pc, #48]	; (8002440 <HAL_UART_RxCpltCallback+0x8cc>)
 800240e:	210f      	movs	r1, #15
 8002410:	480c      	ldr	r0, [pc, #48]	; (8002444 <HAL_UART_RxCpltCallback+0x8d0>)
 8002412:	f00b fb6d 	bl	800daf0 <sniprintf>
  }

  // clear aRx buffer
  __HAL_UART_FLUSH_DRREGISTER(&huart3);
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <HAL_UART_RxCpltCallback+0x8d4>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 800241c:	4b0b      	ldr	r3, [pc, #44]	; (800244c <HAL_UART_RxCpltCallback+0x8d8>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	b29b      	uxth	r3, r3
 8002422:	461a      	mov	r2, r3
 8002424:	4903      	ldr	r1, [pc, #12]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 8002426:	4808      	ldr	r0, [pc, #32]	; (8002448 <HAL_UART_RxCpltCallback+0x8d4>)
 8002428:	f007 fb05 	bl	8009a36 <HAL_UART_Receive_IT>
}
 800242c:	bf00      	nop
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	2000047c 	.word	0x2000047c
 8002438:	20000488 	.word	0x20000488
 800243c:	200004bc 	.word	0x200004bc
 8002440:	0800e500 	.word	0x0800e500
 8002444:	200004c0 	.word	0x200004c0
 8002448:	20000408 	.word	0x20000408
 800244c:	20000000 	.word	0x20000000

08002450 <PIDConfigInit>:

// pid
void PIDConfigInit(PIDConfig *cfg, const float Kp, const float Ki, const float Kd)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	ed87 0a02 	vstr	s0, [r7, #8]
 800245c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002460:	ed87 1a00 	vstr	s2, [r7]
  cfg->Kp = Kp;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	601a      	str	r2, [r3, #0]
  cfg->Ki = Ki;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	605a      	str	r2, [r3, #4]
  cfg->Kd = Kd;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	609a      	str	r2, [r3, #8]
  cfg->ek1 = 0;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f04f 0200 	mov.w	r2, #0
 800247c:	60da      	str	r2, [r3, #12]
  cfg->ekSum = 0;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	611a      	str	r2, [r3, #16]
}
 8002486:	bf00      	nop
 8002488:	3714      	adds	r7, #20
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <PIDConfigReset>:

void PIDConfigReset(PIDConfig *cfg)
{
 8002492:	b480      	push	{r7}
 8002494:	b083      	sub	sp, #12
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  cfg->ek1 = 0;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f04f 0200 	mov.w	r2, #0
 80024a0:	60da      	str	r2, [r3, #12]
  cfg->ekSum = 0;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	611a      	str	r2, [r3, #16]
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
	...

080024b8 <HCSR04_Read>:

void HCSR04_Read(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET);
 80024bc:	2200      	movs	r2, #0
 80024be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024c2:	481a      	ldr	r0, [pc, #104]	; (800252c <HCSR04_Read+0x74>)
 80024c4:	f003 fef2 	bl	80062ac <HAL_GPIO_WritePin>
  __delay_us(&htim6, 50);
 80024c8:	4b19      	ldr	r3, [pc, #100]	; (8002530 <HCSR04_Read+0x78>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2200      	movs	r2, #0
 80024ce:	625a      	str	r2, [r3, #36]	; 0x24
 80024d0:	4b17      	ldr	r3, [pc, #92]	; (8002530 <HCSR04_Read+0x78>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d6:	2b31      	cmp	r3, #49	; 0x31
 80024d8:	d9fa      	bls.n	80024d0 <HCSR04_Read+0x18>
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_SET);   // pull the TRIG pin HIGH
 80024da:	2201      	movs	r2, #1
 80024dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024e0:	4812      	ldr	r0, [pc, #72]	; (800252c <HCSR04_Read+0x74>)
 80024e2:	f003 fee3 	bl	80062ac <HAL_GPIO_WritePin>
  __delay_us(&htim6, 10);                                            // wait for 10 us
 80024e6:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HCSR04_Read+0x78>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2200      	movs	r2, #0
 80024ec:	625a      	str	r2, [r3, #36]	; 0x24
 80024ee:	4b10      	ldr	r3, [pc, #64]	; (8002530 <HCSR04_Read+0x78>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f4:	2b09      	cmp	r3, #9
 80024f6:	d9fa      	bls.n	80024ee <HCSR04_Read+0x36>
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET); // pull the TRIG pin low
 80024f8:	2200      	movs	r2, #0
 80024fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024fe:	480b      	ldr	r0, [pc, #44]	; (800252c <HCSR04_Read+0x74>)
 8002500:	f003 fed4 	bl	80062ac <HAL_GPIO_WritePin>
  __delay_us(&htim6, 50);
 8002504:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <HCSR04_Read+0x78>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2200      	movs	r2, #0
 800250a:	625a      	str	r2, [r3, #36]	; 0x24
 800250c:	4b08      	ldr	r3, [pc, #32]	; (8002530 <HCSR04_Read+0x78>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002512:	2b31      	cmp	r3, #49	; 0x31
 8002514:	d9fa      	bls.n	800250c <HCSR04_Read+0x54>
  __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC2);
 8002516:	4b07      	ldr	r3, [pc, #28]	; (8002534 <HCSR04_Read+0x7c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HCSR04_Read+0x7c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f042 0204 	orr.w	r2, r2, #4
 8002524:	60da      	str	r2, [r3, #12]
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40021000 	.word	0x40021000
 8002530:	20000378 	.word	0x20000378
 8002534:	20000330 	.word	0x20000330

08002538 <StraightLineMove>:

int8_t dir = 1;
int correction = 0;

void StraightLineMove(const uint8_t speedMode)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af04      	add	r7, sp, #16
 800253e:	4603      	mov	r3, r0
 8002540:	71fb      	strb	r3, [r7, #7]

  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ); // polling
 8002542:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002546:	9302      	str	r3, [sp, #8]
 8002548:	2302      	movs	r3, #2
 800254a:	9301      	str	r3, [sp, #4]
 800254c:	4ba9      	ldr	r3, [pc, #676]	; (80027f4 <StraightLineMove+0x2bc>)
 800254e:	9300      	str	r3, [sp, #0]
 8002550:	2301      	movs	r3, #1
 8002552:	2237      	movs	r2, #55	; 0x37
 8002554:	21d0      	movs	r1, #208	; 0xd0
 8002556:	48a8      	ldr	r0, [pc, #672]	; (80027f8 <StraightLineMove+0x2c0>)
 8002558:	f004 f900 	bl	800675c <HAL_I2C_Mem_Read>
 800255c:	4ba5      	ldr	r3, [pc, #660]	; (80027f4 <StraightLineMove+0x2bc>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	021b      	lsls	r3, r3, #8
 8002562:	b21a      	sxth	r2, r3
 8002564:	4ba3      	ldr	r3, [pc, #652]	; (80027f4 <StraightLineMove+0x2bc>)
 8002566:	785b      	ldrb	r3, [r3, #1]
 8002568:	b21b      	sxth	r3, r3
 800256a:	4313      	orrs	r3, r2
 800256c:	b21a      	sxth	r2, r3
 800256e:	4ba3      	ldr	r3, [pc, #652]	; (80027fc <StraightLineMove+0x2c4>)
 8002570:	801a      	strh	r2, [r3, #0]
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);
 8002572:	4ba3      	ldr	r3, [pc, #652]	; (8002800 <StraightLineMove+0x2c8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0310 	and.w	r3, r3, #16
 800257c:	2b10      	cmp	r3, #16
 800257e:	bf0c      	ite	eq
 8002580:	2301      	moveq	r3, #1
 8002582:	2300      	movne	r3, #0
 8002584:	b2db      	uxtb	r3, r3
 8002586:	b25a      	sxtb	r2, r3
 8002588:	4b9e      	ldr	r3, [pc, #632]	; (8002804 <StraightLineMove+0x2cc>)
 800258a:	701a      	strb	r2, [r3, #0]
  angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;s
 800258c:	4b9b      	ldr	r3, [pc, #620]	; (80027fc <StraightLineMove+0x2c4>)
 800258e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002592:	f113 0f04 	cmn.w	r3, #4
 8002596:	db04      	blt.n	80025a2 <StraightLineMove+0x6a>
 8002598:	4b98      	ldr	r3, [pc, #608]	; (80027fc <StraightLineMove+0x2c4>)
 800259a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800259e:	2b0b      	cmp	r3, #11
 80025a0:	dd07      	ble.n	80025b2 <StraightLineMove+0x7a>
 80025a2:	4b96      	ldr	r3, [pc, #600]	; (80027fc <StraightLineMove+0x2c4>)
 80025a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025a8:	ee07 3a90 	vmov	s15, r3
 80025ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025b0:	e001      	b.n	80025b6 <StraightLineMove+0x7e>
 80025b2:	eddf 7a95 	vldr	s15, [pc, #596]	; 8002808 <StraightLineMove+0x2d0>
 80025b6:	4b95      	ldr	r3, [pc, #596]	; (800280c <StraightLineMove+0x2d4>)
 80025b8:	ed93 7a00 	vldr	s14, [r3]
 80025bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80025c0:	4b92      	ldr	r3, [pc, #584]	; (800280c <StraightLineMove+0x2d4>)
 80025c2:	edc3 7a00 	vstr	s15, [r3]

  if (speedMode == SPEED_MODE_T)
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d164      	bne.n	8002696 <StraightLineMove+0x15e>
    __PID_SPEED_T(pidTSlow, angleNow, correction, dir, newDutyL, newDutyR);
 80025cc:	4b90      	ldr	r3, [pc, #576]	; (8002810 <StraightLineMove+0x2d8>)
 80025ce:	ed93 7a00 	vldr	s14, [r3]
 80025d2:	4b8e      	ldr	r3, [pc, #568]	; (800280c <StraightLineMove+0x2d4>)
 80025d4:	edd3 7a00 	vldr	s15, [r3]
 80025d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025dc:	4b8c      	ldr	r3, [pc, #560]	; (8002810 <StraightLineMove+0x2d8>)
 80025de:	edd3 6a01 	vldr	s13, [r3, #4]
 80025e2:	4b8b      	ldr	r3, [pc, #556]	; (8002810 <StraightLineMove+0x2d8>)
 80025e4:	edd3 7a04 	vldr	s15, [r3, #16]
 80025e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025f0:	4b87      	ldr	r3, [pc, #540]	; (8002810 <StraightLineMove+0x2d8>)
 80025f2:	edd3 6a02 	vldr	s13, [r3, #8]
 80025f6:	4b86      	ldr	r3, [pc, #536]	; (8002810 <StraightLineMove+0x2d8>)
 80025f8:	ed93 6a03 	vldr	s12, [r3, #12]
 80025fc:	4b83      	ldr	r3, [pc, #524]	; (800280c <StraightLineMove+0x2d4>)
 80025fe:	edd3 7a00 	vldr	s15, [r3]
 8002602:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002606:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800260a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800260e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002612:	ee17 2a90 	vmov	r2, s15
 8002616:	4b7f      	ldr	r3, [pc, #508]	; (8002814 <StraightLineMove+0x2dc>)
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	4b7c      	ldr	r3, [pc, #496]	; (800280c <StraightLineMove+0x2d4>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a7c      	ldr	r2, [pc, #496]	; (8002810 <StraightLineMove+0x2d8>)
 8002620:	60d3      	str	r3, [r2, #12]
 8002622:	4b7b      	ldr	r3, [pc, #492]	; (8002810 <StraightLineMove+0x2d8>)
 8002624:	ed93 7a04 	vldr	s14, [r3, #16]
 8002628:	4b78      	ldr	r3, [pc, #480]	; (800280c <StraightLineMove+0x2d4>)
 800262a:	edd3 7a00 	vldr	s15, [r3]
 800262e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002632:	4b77      	ldr	r3, [pc, #476]	; (8002810 <StraightLineMove+0x2d8>)
 8002634:	edc3 7a04 	vstr	s15, [r3, #16]
 8002638:	4b76      	ldr	r3, [pc, #472]	; (8002814 <StraightLineMove+0x2dc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002640:	dc06      	bgt.n	8002650 <StraightLineMove+0x118>
 8002642:	4b74      	ldr	r3, [pc, #464]	; (8002814 <StraightLineMove+0x2dc>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a74      	ldr	r2, [pc, #464]	; (8002818 <StraightLineMove+0x2e0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	bfb8      	it	lt
 800264c:	4613      	movlt	r3, r2
 800264e:	e001      	b.n	8002654 <StraightLineMove+0x11c>
 8002650:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002654:	4a6f      	ldr	r2, [pc, #444]	; (8002814 <StraightLineMove+0x2dc>)
 8002656:	6013      	str	r3, [r2, #0]
 8002658:	4b6a      	ldr	r3, [pc, #424]	; (8002804 <StraightLineMove+0x2cc>)
 800265a:	f993 3000 	ldrsb.w	r3, [r3]
 800265e:	b29a      	uxth	r2, r3
 8002660:	4b6c      	ldr	r3, [pc, #432]	; (8002814 <StraightLineMove+0x2dc>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	b29b      	uxth	r3, r3
 8002666:	fb12 f303 	smulbb	r3, r2, r3
 800266a:	b29b      	uxth	r3, r3
 800266c:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8002670:	b29a      	uxth	r2, r3
 8002672:	4b6a      	ldr	r3, [pc, #424]	; (800281c <StraightLineMove+0x2e4>)
 8002674:	801a      	strh	r2, [r3, #0]
 8002676:	4b63      	ldr	r3, [pc, #396]	; (8002804 <StraightLineMove+0x2cc>)
 8002678:	f993 3000 	ldrsb.w	r3, [r3]
 800267c:	b29a      	uxth	r2, r3
 800267e:	4b65      	ldr	r3, [pc, #404]	; (8002814 <StraightLineMove+0x2dc>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	b29b      	uxth	r3, r3
 8002684:	fb12 f303 	smulbb	r3, r2, r3
 8002688:	b29b      	uxth	r3, r3
 800268a:	f5c3 6396 	rsb	r3, r3, #1200	; 0x4b0
 800268e:	b29a      	uxth	r2, r3
 8002690:	4b63      	ldr	r3, [pc, #396]	; (8002820 <StraightLineMove+0x2e8>)
 8002692:	801a      	strh	r2, [r3, #0]
 8002694:	e0ef      	b.n	8002876 <StraightLineMove+0x33e>
  else if (speedMode == SPEED_MODE_2)
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	2b02      	cmp	r3, #2
 800269a:	d165      	bne.n	8002768 <StraightLineMove+0x230>
    __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 800269c:	4b61      	ldr	r3, [pc, #388]	; (8002824 <StraightLineMove+0x2ec>)
 800269e:	ed93 7a00 	vldr	s14, [r3]
 80026a2:	4b5a      	ldr	r3, [pc, #360]	; (800280c <StraightLineMove+0x2d4>)
 80026a4:	edd3 7a00 	vldr	s15, [r3]
 80026a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ac:	4b5d      	ldr	r3, [pc, #372]	; (8002824 <StraightLineMove+0x2ec>)
 80026ae:	edd3 6a01 	vldr	s13, [r3, #4]
 80026b2:	4b5c      	ldr	r3, [pc, #368]	; (8002824 <StraightLineMove+0x2ec>)
 80026b4:	edd3 7a04 	vldr	s15, [r3, #16]
 80026b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026c0:	4b58      	ldr	r3, [pc, #352]	; (8002824 <StraightLineMove+0x2ec>)
 80026c2:	edd3 6a02 	vldr	s13, [r3, #8]
 80026c6:	4b57      	ldr	r3, [pc, #348]	; (8002824 <StraightLineMove+0x2ec>)
 80026c8:	ed93 6a03 	vldr	s12, [r3, #12]
 80026cc:	4b4f      	ldr	r3, [pc, #316]	; (800280c <StraightLineMove+0x2d4>)
 80026ce:	edd3 7a00 	vldr	s15, [r3]
 80026d2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80026d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026e2:	ee17 2a90 	vmov	r2, s15
 80026e6:	4b4b      	ldr	r3, [pc, #300]	; (8002814 <StraightLineMove+0x2dc>)
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	4b48      	ldr	r3, [pc, #288]	; (800280c <StraightLineMove+0x2d4>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a4d      	ldr	r2, [pc, #308]	; (8002824 <StraightLineMove+0x2ec>)
 80026f0:	60d3      	str	r3, [r2, #12]
 80026f2:	4b4c      	ldr	r3, [pc, #304]	; (8002824 <StraightLineMove+0x2ec>)
 80026f4:	ed93 7a04 	vldr	s14, [r3, #16]
 80026f8:	4b44      	ldr	r3, [pc, #272]	; (800280c <StraightLineMove+0x2d4>)
 80026fa:	edd3 7a00 	vldr	s15, [r3]
 80026fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002702:	4b48      	ldr	r3, [pc, #288]	; (8002824 <StraightLineMove+0x2ec>)
 8002704:	edc3 7a04 	vstr	s15, [r3, #16]
 8002708:	4b42      	ldr	r3, [pc, #264]	; (8002814 <StraightLineMove+0x2dc>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002710:	dc06      	bgt.n	8002720 <StraightLineMove+0x1e8>
 8002712:	4b40      	ldr	r3, [pc, #256]	; (8002814 <StraightLineMove+0x2dc>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a44      	ldr	r2, [pc, #272]	; (8002828 <StraightLineMove+0x2f0>)
 8002718:	4293      	cmp	r3, r2
 800271a:	bfb8      	it	lt
 800271c:	4613      	movlt	r3, r2
 800271e:	e001      	b.n	8002724 <StraightLineMove+0x1ec>
 8002720:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002724:	4a3b      	ldr	r2, [pc, #236]	; (8002814 <StraightLineMove+0x2dc>)
 8002726:	6013      	str	r3, [r2, #0]
 8002728:	4b36      	ldr	r3, [pc, #216]	; (8002804 <StraightLineMove+0x2cc>)
 800272a:	f993 3000 	ldrsb.w	r3, [r3]
 800272e:	b29a      	uxth	r2, r3
 8002730:	4b38      	ldr	r3, [pc, #224]	; (8002814 <StraightLineMove+0x2dc>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	b29b      	uxth	r3, r3
 8002736:	fb12 f303 	smulbb	r3, r2, r3
 800273a:	b29b      	uxth	r3, r3
 800273c:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002740:	b29a      	uxth	r2, r3
 8002742:	4b36      	ldr	r3, [pc, #216]	; (800281c <StraightLineMove+0x2e4>)
 8002744:	801a      	strh	r2, [r3, #0]
 8002746:	4b2f      	ldr	r3, [pc, #188]	; (8002804 <StraightLineMove+0x2cc>)
 8002748:	f993 3000 	ldrsb.w	r3, [r3]
 800274c:	b29a      	uxth	r2, r3
 800274e:	4b31      	ldr	r3, [pc, #196]	; (8002814 <StraightLineMove+0x2dc>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	b29b      	uxth	r3, r3
 8002754:	fb12 f303 	smulbb	r3, r2, r3
 8002758:	b29b      	uxth	r3, r3
 800275a:	f5c3 633b 	rsb	r3, r3, #2992	; 0xbb0
 800275e:	3308      	adds	r3, #8
 8002760:	b29a      	uxth	r2, r3
 8002762:	4b2f      	ldr	r3, [pc, #188]	; (8002820 <StraightLineMove+0x2e8>)
 8002764:	801a      	strh	r2, [r3, #0]
 8002766:	e086      	b.n	8002876 <StraightLineMove+0x33e>
  else if (speedMode == SPEED_MODE_1)
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	2b01      	cmp	r3, #1
 800276c:	f040 8083 	bne.w	8002876 <StraightLineMove+0x33e>
    __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002770:	4b2e      	ldr	r3, [pc, #184]	; (800282c <StraightLineMove+0x2f4>)
 8002772:	ed93 7a00 	vldr	s14, [r3]
 8002776:	4b25      	ldr	r3, [pc, #148]	; (800280c <StraightLineMove+0x2d4>)
 8002778:	edd3 7a00 	vldr	s15, [r3]
 800277c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002780:	4b2a      	ldr	r3, [pc, #168]	; (800282c <StraightLineMove+0x2f4>)
 8002782:	edd3 6a01 	vldr	s13, [r3, #4]
 8002786:	4b29      	ldr	r3, [pc, #164]	; (800282c <StraightLineMove+0x2f4>)
 8002788:	edd3 7a04 	vldr	s15, [r3, #16]
 800278c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002790:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002794:	4b25      	ldr	r3, [pc, #148]	; (800282c <StraightLineMove+0x2f4>)
 8002796:	edd3 6a02 	vldr	s13, [r3, #8]
 800279a:	4b24      	ldr	r3, [pc, #144]	; (800282c <StraightLineMove+0x2f4>)
 800279c:	ed93 6a03 	vldr	s12, [r3, #12]
 80027a0:	4b1a      	ldr	r3, [pc, #104]	; (800280c <StraightLineMove+0x2d4>)
 80027a2:	edd3 7a00 	vldr	s15, [r3]
 80027a6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80027aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027b6:	ee17 2a90 	vmov	r2, s15
 80027ba:	4b16      	ldr	r3, [pc, #88]	; (8002814 <StraightLineMove+0x2dc>)
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	4b13      	ldr	r3, [pc, #76]	; (800280c <StraightLineMove+0x2d4>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a1a      	ldr	r2, [pc, #104]	; (800282c <StraightLineMove+0x2f4>)
 80027c4:	60d3      	str	r3, [r2, #12]
 80027c6:	4b19      	ldr	r3, [pc, #100]	; (800282c <StraightLineMove+0x2f4>)
 80027c8:	ed93 7a04 	vldr	s14, [r3, #16]
 80027cc:	4b0f      	ldr	r3, [pc, #60]	; (800280c <StraightLineMove+0x2d4>)
 80027ce:	edd3 7a00 	vldr	s15, [r3]
 80027d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027d6:	4b15      	ldr	r3, [pc, #84]	; (800282c <StraightLineMove+0x2f4>)
 80027d8:	edc3 7a04 	vstr	s15, [r3, #16]
 80027dc:	4b0d      	ldr	r3, [pc, #52]	; (8002814 <StraightLineMove+0x2dc>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80027e4:	dc24      	bgt.n	8002830 <StraightLineMove+0x2f8>
 80027e6:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <StraightLineMove+0x2dc>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a0f      	ldr	r2, [pc, #60]	; (8002828 <StraightLineMove+0x2f0>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	bfb8      	it	lt
 80027f0:	4613      	movlt	r3, r2
 80027f2:	e01f      	b.n	8002834 <StraightLineMove+0x2fc>
 80027f4:	200004dc 	.word	0x200004dc
 80027f8:	2000024c 	.word	0x2000024c
 80027fc:	200004de 	.word	0x200004de
 8002800:	200002e8 	.word	0x200002e8
 8002804:	2000013c 	.word	0x2000013c
 8002808:	00000000 	.word	0x00000000
 800280c:	200004d8 	.word	0x200004d8
 8002810:	20000508 	.word	0x20000508
 8002814:	20000544 	.word	0x20000544
 8002818:	fffffda8 	.word	0xfffffda8
 800281c:	200004e0 	.word	0x200004e0
 8002820:	200004e2 	.word	0x200004e2
 8002824:	2000051c 	.word	0x2000051c
 8002828:	fffffd44 	.word	0xfffffd44
 800282c:	200004f4 	.word	0x200004f4
 8002830:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002834:	4a17      	ldr	r2, [pc, #92]	; (8002894 <StraightLineMove+0x35c>)
 8002836:	6013      	str	r3, [r2, #0]
 8002838:	4b17      	ldr	r3, [pc, #92]	; (8002898 <StraightLineMove+0x360>)
 800283a:	f993 3000 	ldrsb.w	r3, [r3]
 800283e:	b29a      	uxth	r2, r3
 8002840:	4b14      	ldr	r3, [pc, #80]	; (8002894 <StraightLineMove+0x35c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	b29b      	uxth	r3, r3
 8002846:	fb12 f303 	smulbb	r3, r2, r3
 800284a:	b29b      	uxth	r3, r3
 800284c:	f603 03fc 	addw	r3, r3, #2300	; 0x8fc
 8002850:	b29a      	uxth	r2, r3
 8002852:	4b12      	ldr	r3, [pc, #72]	; (800289c <StraightLineMove+0x364>)
 8002854:	801a      	strh	r2, [r3, #0]
 8002856:	4b10      	ldr	r3, [pc, #64]	; (8002898 <StraightLineMove+0x360>)
 8002858:	f993 3000 	ldrsb.w	r3, [r3]
 800285c:	b29a      	uxth	r2, r3
 800285e:	4b0d      	ldr	r3, [pc, #52]	; (8002894 <StraightLineMove+0x35c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	b29b      	uxth	r3, r3
 8002864:	fb12 f303 	smulbb	r3, r2, r3
 8002868:	b29b      	uxth	r3, r3
 800286a:	f5c3 630f 	rsb	r3, r3, #2288	; 0x8f0
 800286e:	330c      	adds	r3, #12
 8002870:	b29a      	uxth	r2, r3
 8002872:	4b0b      	ldr	r3, [pc, #44]	; (80028a0 <StraightLineMove+0x368>)
 8002874:	801a      	strh	r2, [r3, #0]

  __SET_MOTOR_DUTY(&htim8, newDutyL, newDutyR);
 8002876:	4b09      	ldr	r3, [pc, #36]	; (800289c <StraightLineMove+0x364>)
 8002878:	881a      	ldrh	r2, [r3, #0]
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <StraightLineMove+0x36c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	635a      	str	r2, [r3, #52]	; 0x34
 8002880:	4b07      	ldr	r3, [pc, #28]	; (80028a0 <StraightLineMove+0x368>)
 8002882:	881a      	ldrh	r2, [r3, #0]
 8002884:	4b07      	ldr	r3, [pc, #28]	; (80028a4 <StraightLineMove+0x36c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	639a      	str	r2, [r3, #56]	; 0x38
}
 800288a:	bf00      	nop
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20000544 	.word	0x20000544
 8002898:	2000013c 	.word	0x2000013c
 800289c:	200004e0 	.word	0x200004e0
 80028a0:	200004e2 	.word	0x200004e2
 80028a4:	200003c0 	.word	0x200003c0

080028a8 <RobotMoveDist>:

void RobotMoveDist(float *targetDist, const uint8_t dir, const uint8_t speedMode)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	70fb      	strb	r3, [r7, #3]
 80028b4:	4613      	mov	r3, r2
 80028b6:	70bb      	strb	r3, [r7, #2]
  angleNow = 0;
 80028b8:	4ba3      	ldr	r3, [pc, #652]	; (8002b48 <RobotMoveDist+0x2a0>)
 80028ba:	f04f 0200 	mov.w	r2, #0
 80028be:	601a      	str	r2, [r3, #0]
  gyroZ = 0; // reset angle for PID
 80028c0:	4ba2      	ldr	r3, [pc, #648]	; (8002b4c <RobotMoveDist+0x2a4>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	801a      	strh	r2, [r3, #0]
  PIDConfigReset(&pidTSlow);
 80028c6:	48a2      	ldr	r0, [pc, #648]	; (8002b50 <RobotMoveDist+0x2a8>)
 80028c8:	f7ff fde3 	bl	8002492 <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 80028cc:	48a1      	ldr	r0, [pc, #644]	; (8002b54 <RobotMoveDist+0x2ac>)
 80028ce:	f7ff fde0 	bl	8002492 <PIDConfigReset>
  PIDConfigReset(&pidFast);
 80028d2:	48a1      	ldr	r0, [pc, #644]	; (8002b58 <RobotMoveDist+0x2b0>)
 80028d4:	f7ff fddd 	bl	8002492 <PIDConfigReset>
  curDistTick = 0;
 80028d8:	4ba0      	ldr	r3, [pc, #640]	; (8002b5c <RobotMoveDist+0x2b4>)
 80028da:	2200      	movs	r2, #0
 80028dc:	801a      	strh	r2, [r3, #0]
  dist_dL = 0;
 80028de:	4ba0      	ldr	r3, [pc, #640]	; (8002b60 <RobotMoveDist+0x2b8>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	801a      	strh	r2, [r3, #0]
  curDistTick = 0;
 80028e4:	4b9d      	ldr	r3, [pc, #628]	; (8002b5c <RobotMoveDist+0x2b4>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	801a      	strh	r2, [r3, #0]

  // char distBuf[70];

  __GET_TARGETTICK(*targetDist, targetDistTick);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fd fe22 	bl	8000538 <__aeabi_f2d>
 80028f4:	a38e      	add	r3, pc, #568	; (adr r3, 8002b30 <RobotMoveDist+0x288>)
 80028f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fa:	f7fd fe75 	bl	80005e8 <__aeabi_dmul>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	4610      	mov	r0, r2
 8002904:	4619      	mov	r1, r3
 8002906:	a38c      	add	r3, pc, #560	; (adr r3, 8002b38 <RobotMoveDist+0x290>)
 8002908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800290c:	f7fd fcb4 	bl	8000278 <__aeabi_dsub>
 8002910:	4602      	mov	r2, r0
 8002912:	460b      	mov	r3, r1
 8002914:	4610      	mov	r0, r2
 8002916:	4619      	mov	r1, r3
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	4b91      	ldr	r3, [pc, #580]	; (8002b64 <RobotMoveDist+0x2bc>)
 800291e:	f7fd ff8d 	bl	800083c <__aeabi_ddiv>
 8002922:	4602      	mov	r2, r0
 8002924:	460b      	mov	r3, r1
 8002926:	4610      	mov	r0, r2
 8002928:	4619      	mov	r1, r3
 800292a:	f04f 0200 	mov.w	r2, #0
 800292e:	4b8e      	ldr	r3, [pc, #568]	; (8002b68 <RobotMoveDist+0x2c0>)
 8002930:	f7fd fe5a 	bl	80005e8 <__aeabi_dmul>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4610      	mov	r0, r2
 800293a:	4619      	mov	r1, r3
 800293c:	f04f 0200 	mov.w	r2, #0
 8002940:	4b8a      	ldr	r3, [pc, #552]	; (8002b6c <RobotMoveDist+0x2c4>)
 8002942:	f7fd fc99 	bl	8000278 <__aeabi_dsub>
 8002946:	4602      	mov	r2, r0
 8002948:	460b      	mov	r3, r1
 800294a:	4610      	mov	r0, r2
 800294c:	4619      	mov	r1, r3
 800294e:	f7fe f8e5 	bl	8000b1c <__aeabi_d2uiz>
 8002952:	4603      	mov	r3, r0
 8002954:	b29a      	uxth	r2, r3
 8002956:	4b86      	ldr	r3, [pc, #536]	; (8002b70 <RobotMoveDist+0x2c8>)
 8002958:	801a      	strh	r2, [r3, #0]

  last_curTask_tick = HAL_GetTick();
 800295a:	f002 ff05 	bl	8005768 <HAL_GetTick>
 800295e:	4603      	mov	r3, r0
 8002960:	4a84      	ldr	r2, [pc, #528]	; (8002b74 <RobotMoveDist+0x2cc>)
 8002962:	6013      	str	r3, [r2, #0]
  __SET_MOTOR_DIRECTION(dir);
 8002964:	78fb      	ldrb	r3, [r7, #3]
 8002966:	2b00      	cmp	r3, #0
 8002968:	bf0c      	ite	eq
 800296a:	2301      	moveq	r3, #1
 800296c:	2300      	movne	r3, #0
 800296e:	b2db      	uxtb	r3, r3
 8002970:	461a      	mov	r2, r3
 8002972:	2104      	movs	r1, #4
 8002974:	4880      	ldr	r0, [pc, #512]	; (8002b78 <RobotMoveDist+0x2d0>)
 8002976:	f003 fc99 	bl	80062ac <HAL_GPIO_WritePin>
 800297a:	78fb      	ldrb	r3, [r7, #3]
 800297c:	2b00      	cmp	r3, #0
 800297e:	bf14      	ite	ne
 8002980:	2301      	movne	r3, #1
 8002982:	2300      	moveq	r3, #0
 8002984:	b2db      	uxtb	r3, r3
 8002986:	461a      	mov	r2, r3
 8002988:	2108      	movs	r1, #8
 800298a:	487b      	ldr	r0, [pc, #492]	; (8002b78 <RobotMoveDist+0x2d0>)
 800298c:	f003 fc8e 	bl	80062ac <HAL_GPIO_WritePin>
 8002990:	78fb      	ldrb	r3, [r7, #3]
 8002992:	2b00      	cmp	r3, #0
 8002994:	bf0c      	ite	eq
 8002996:	2301      	moveq	r3, #1
 8002998:	2300      	movne	r3, #0
 800299a:	b2db      	uxtb	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	2120      	movs	r1, #32
 80029a0:	4875      	ldr	r0, [pc, #468]	; (8002b78 <RobotMoveDist+0x2d0>)
 80029a2:	f003 fc83 	bl	80062ac <HAL_GPIO_WritePin>
 80029a6:	78fb      	ldrb	r3, [r7, #3]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	bf14      	ite	ne
 80029ac:	2301      	movne	r3, #1
 80029ae:	2300      	moveq	r3, #0
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	461a      	mov	r2, r3
 80029b4:	2110      	movs	r1, #16
 80029b6:	4870      	ldr	r0, [pc, #448]	; (8002b78 <RobotMoveDist+0x2d0>)
 80029b8:	f003 fc78 	bl	80062ac <HAL_GPIO_WritePin>
  __SET_ENCODER_LAST_TICK(&htim2, lastDistTick_L);
 80029bc:	4b6f      	ldr	r3, [pc, #444]	; (8002b7c <RobotMoveDist+0x2d4>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c2:	b29a      	uxth	r2, r3
 80029c4:	4b6e      	ldr	r3, [pc, #440]	; (8002b80 <RobotMoveDist+0x2d8>)
 80029c6:	801a      	strh	r2, [r3, #0]
  do
  {

    __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 80029c8:	4b6c      	ldr	r3, [pc, #432]	; (8002b7c <RobotMoveDist+0x2d4>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	4b6a      	ldr	r3, [pc, #424]	; (8002b7c <RobotMoveDist+0x2d4>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0310 	and.w	r3, r3, #16
 80029da:	2b10      	cmp	r3, #16
 80029dc:	d117      	bne.n	8002a0e <RobotMoveDist+0x166>
 80029de:	4b68      	ldr	r3, [pc, #416]	; (8002b80 <RobotMoveDist+0x2d8>)
 80029e0:	881b      	ldrh	r3, [r3, #0]
 80029e2:	461a      	mov	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d806      	bhi.n	80029f8 <RobotMoveDist+0x150>
 80029ea:	4b65      	ldr	r3, [pc, #404]	; (8002b80 <RobotMoveDist+0x2d8>)
 80029ec:	881a      	ldrh	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	e007      	b.n	8002a08 <RobotMoveDist+0x160>
 80029f8:	4b61      	ldr	r3, [pc, #388]	; (8002b80 <RobotMoveDist+0x2d8>)
 80029fa:	881a      	ldrh	r2, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	3b01      	subs	r3, #1
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	4a55      	ldr	r2, [pc, #340]	; (8002b60 <RobotMoveDist+0x2b8>)
 8002a0a:	8013      	strh	r3, [r2, #0]
 8002a0c:	e016      	b.n	8002a3c <RobotMoveDist+0x194>
 8002a0e:	4b5c      	ldr	r3, [pc, #368]	; (8002b80 <RobotMoveDist+0x2d8>)
 8002a10:	881b      	ldrh	r3, [r3, #0]
 8002a12:	461a      	mov	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d306      	bcc.n	8002a28 <RobotMoveDist+0x180>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	4b58      	ldr	r3, [pc, #352]	; (8002b80 <RobotMoveDist+0x2d8>)
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	e007      	b.n	8002a38 <RobotMoveDist+0x190>
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	b29a      	uxth	r2, r3
 8002a2c:	4b54      	ldr	r3, [pc, #336]	; (8002b80 <RobotMoveDist+0x2d8>)
 8002a2e:	881b      	ldrh	r3, [r3, #0]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	3b01      	subs	r3, #1
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	4a49      	ldr	r2, [pc, #292]	; (8002b60 <RobotMoveDist+0x2b8>)
 8002a3a:	8013      	strh	r3, [r2, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	4b4f      	ldr	r3, [pc, #316]	; (8002b80 <RobotMoveDist+0x2d8>)
 8002a42:	801a      	strh	r2, [r3, #0]
    curDistTick += dist_dL;
 8002a44:	4b45      	ldr	r3, [pc, #276]	; (8002b5c <RobotMoveDist+0x2b4>)
 8002a46:	881a      	ldrh	r2, [r3, #0]
 8002a48:	4b45      	ldr	r3, [pc, #276]	; (8002b60 <RobotMoveDist+0x2b8>)
 8002a4a:	881b      	ldrh	r3, [r3, #0]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	4b42      	ldr	r3, [pc, #264]	; (8002b5c <RobotMoveDist+0x2b4>)
 8002a52:	801a      	strh	r2, [r3, #0]

    // sprintf(distBuf, "curtick: %d lasttick: %d dl: %d tar: %d cur: %d \r\n", 0, lastDistTick_L, dist_dL, targetDistTick, curDistTick);

    // HAL_UART_Transmit(&huart3, distBuf, strlen(distBuf), 0xFFFF);

    if (curDistTick >= targetDistTick)
 8002a54:	4b41      	ldr	r3, [pc, #260]	; (8002b5c <RobotMoveDist+0x2b4>)
 8002a56:	881a      	ldrh	r2, [r3, #0]
 8002a58:	4b45      	ldr	r3, [pc, #276]	; (8002b70 <RobotMoveDist+0x2c8>)
 8002a5a:	881b      	ldrh	r3, [r3, #0]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	f080 80a6 	bcs.w	8002bae <RobotMoveDist+0x306>
      break;

    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002a62:	f002 fe81 	bl	8005768 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	4b42      	ldr	r3, [pc, #264]	; (8002b74 <RobotMoveDist+0x2cc>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b09      	cmp	r3, #9
 8002a70:	d9aa      	bls.n	80029c8 <RobotMoveDist+0x120>
    {
      if (speedMode == SPEED_MODE_T)
 8002a72:	78bb      	ldrb	r3, [r7, #2]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d103      	bne.n	8002a80 <RobotMoveDist+0x1d8>
      {
        StraightLineMove(SPEED_MODE_T);
 8002a78:	2000      	movs	r0, #0
 8002a7a:	f7ff fd5d 	bl	8002538 <StraightLineMove>
 8002a7e:	e090      	b.n	8002ba2 <RobotMoveDist+0x2fa>
      }
      else
      {
        speedScale = abs(curDistTick - targetDistTick) / 990; // start to slow down at last 990 ticks (15cm)
 8002a80:	4b36      	ldr	r3, [pc, #216]	; (8002b5c <RobotMoveDist+0x2b4>)
 8002a82:	881b      	ldrh	r3, [r3, #0]
 8002a84:	461a      	mov	r2, r3
 8002a86:	4b3a      	ldr	r3, [pc, #232]	; (8002b70 <RobotMoveDist+0x2c8>)
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	bfb8      	it	lt
 8002a90:	425b      	neglt	r3, r3
 8002a92:	4a3c      	ldr	r2, [pc, #240]	; (8002b84 <RobotMoveDist+0x2dc>)
 8002a94:	fb82 1203 	smull	r1, r2, r2, r3
 8002a98:	11d2      	asrs	r2, r2, #7
 8002a9a:	17db      	asrs	r3, r3, #31
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	ee07 3a90 	vmov	s15, r3
 8002aa2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aa6:	4b38      	ldr	r3, [pc, #224]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002aa8:	edc3 7a00 	vstr	s15, [r3]
        if (speedMode == SPEED_MODE_1)
 8002aac:	78bb      	ldrb	r3, [r7, #2]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d11e      	bne.n	8002af0 <RobotMoveDist+0x248>
          speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8002ab2:	4b35      	ldr	r3, [pc, #212]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002ab4:	edd3 7a00 	vldr	s15, [r3]
 8002ab8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002abc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ac4:	dd02      	ble.n	8002acc <RobotMoveDist+0x224>
 8002ac6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002aca:	e00e      	b.n	8002aea <RobotMoveDist+0x242>
 8002acc:	4b2e      	ldr	r3, [pc, #184]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002ace:	edd3 7a00 	vldr	s15, [r3]
 8002ad2:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8002ad6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ade:	d502      	bpl.n	8002ae6 <RobotMoveDist+0x23e>
 8002ae0:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 8002ae4:	e001      	b.n	8002aea <RobotMoveDist+0x242>
 8002ae6:	4b28      	ldr	r3, [pc, #160]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a27      	ldr	r2, [pc, #156]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002aec:	6013      	str	r3, [r2, #0]
 8002aee:	e053      	b.n	8002b98 <RobotMoveDist+0x2f0>
        else if (speedMode == SPEED_MODE_2)
 8002af0:	78bb      	ldrb	r3, [r7, #2]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d150      	bne.n	8002b98 <RobotMoveDist+0x2f0>
          speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 8002af6:	4b24      	ldr	r3, [pc, #144]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002af8:	edd3 7a00 	vldr	s15, [r3]
 8002afc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b08:	dd02      	ble.n	8002b10 <RobotMoveDist+0x268>
 8002b0a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002b0e:	e041      	b.n	8002b94 <RobotMoveDist+0x2ec>
 8002b10:	4b1d      	ldr	r3, [pc, #116]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7fd fd0f 	bl	8000538 <__aeabi_f2d>
 8002b1a:	a309      	add	r3, pc, #36	; (adr r3, 8002b40 <RobotMoveDist+0x298>)
 8002b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b20:	f7fd ffd4 	bl	8000acc <__aeabi_dcmplt>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d032      	beq.n	8002b90 <RobotMoveDist+0x2e8>
 8002b2a:	4b18      	ldr	r3, [pc, #96]	; (8002b8c <RobotMoveDist+0x2e4>)
 8002b2c:	e032      	b.n	8002b94 <RobotMoveDist+0x2ec>
 8002b2e:	bf00      	nop
 8002b30:	fc66b22a 	.word	0xfc66b22a
 8002b34:	3ff266ac 	.word	0x3ff266ac
 8002b38:	bb2526f8 	.word	0xbb2526f8
 8002b3c:	3feee3d4 	.word	0x3feee3d4
 8002b40:	9999999a 	.word	0x9999999a
 8002b44:	3fd99999 	.word	0x3fd99999
 8002b48:	200004d8 	.word	0x200004d8
 8002b4c:	200004de 	.word	0x200004de
 8002b50:	20000508 	.word	0x20000508
 8002b54:	200004f4 	.word	0x200004f4
 8002b58:	2000051c 	.word	0x2000051c
 8002b5c:	200004ec 	.word	0x200004ec
 8002b60:	200004f0 	.word	0x200004f0
 8002b64:	40340000 	.word	0x40340000
 8002b68:	4094a000 	.word	0x4094a000
 8002b6c:	40240000 	.word	0x40240000
 8002b70:	200004ee 	.word	0x200004ee
 8002b74:	200004e4 	.word	0x200004e4
 8002b78:	40020000 	.word	0x40020000
 8002b7c:	200002e8 	.word	0x200002e8
 8002b80:	200004f2 	.word	0x200004f2
 8002b84:	21195767 	.word	0x21195767
 8002b88:	20000138 	.word	0x20000138
 8002b8c:	3ecccccd 	.word	0x3ecccccd
 8002b90:	4b0d      	ldr	r3, [pc, #52]	; (8002bc8 <RobotMoveDist+0x320>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a0c      	ldr	r2, [pc, #48]	; (8002bc8 <RobotMoveDist+0x320>)
 8002b96:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(speedMode, &speedScale);
 8002b98:	78bb      	ldrb	r3, [r7, #2]
 8002b9a:	490b      	ldr	r1, [pc, #44]	; (8002bc8 <RobotMoveDist+0x320>)
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f000 f819 	bl	8002bd4 <StraightLineMoveSpeedScale>
      }

      last_curTask_tick = HAL_GetTick();
 8002ba2:	f002 fde1 	bl	8005768 <HAL_GetTick>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	4a08      	ldr	r2, [pc, #32]	; (8002bcc <RobotMoveDist+0x324>)
 8002baa:	6013      	str	r3, [r2, #0]
    __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 8002bac:	e70c      	b.n	80029c8 <RobotMoveDist+0x120>
      break;
 8002bae:	bf00      	nop
    }
  } while (1);
  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8002bb0:	4b07      	ldr	r3, [pc, #28]	; (8002bd0 <RobotMoveDist+0x328>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	635a      	str	r2, [r3, #52]	; 0x34
 8002bb8:	4b05      	ldr	r3, [pc, #20]	; (8002bd0 <RobotMoveDist+0x328>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002bc0:	bf00      	nop
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	20000138 	.word	0x20000138
 8002bcc:	200004e4 	.word	0x200004e4
 8002bd0:	200003c0 	.word	0x200003c0

08002bd4 <StraightLineMoveSpeedScale>:

void StraightLineMoveSpeedScale(const uint8_t speedMode, float *speedScale)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af04      	add	r7, sp, #16
 8002bda:	4603      	mov	r3, r0
 8002bdc:	6039      	str	r1, [r7, #0]
 8002bde:	71fb      	strb	r3, [r7, #7]
  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);            // polling
 8002be0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002be4:	9302      	str	r3, [sp, #8]
 8002be6:	2302      	movs	r3, #2
 8002be8:	9301      	str	r3, [sp, #4]
 8002bea:	4b9b      	ldr	r3, [pc, #620]	; (8002e58 <StraightLineMoveSpeedScale+0x284>)
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	2301      	movs	r3, #1
 8002bf0:	2237      	movs	r2, #55	; 0x37
 8002bf2:	21d0      	movs	r1, #208	; 0xd0
 8002bf4:	4899      	ldr	r0, [pc, #612]	; (8002e5c <StraightLineMoveSpeedScale+0x288>)
 8002bf6:	f003 fdb1 	bl	800675c <HAL_I2C_Mem_Read>
 8002bfa:	4b97      	ldr	r3, [pc, #604]	; (8002e58 <StraightLineMoveSpeedScale+0x284>)
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	021b      	lsls	r3, r3, #8
 8002c00:	b21a      	sxth	r2, r3
 8002c02:	4b95      	ldr	r3, [pc, #596]	; (8002e58 <StraightLineMoveSpeedScale+0x284>)
 8002c04:	785b      	ldrb	r3, [r3, #1]
 8002c06:	b21b      	sxth	r3, r3
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	b21a      	sxth	r2, r3
 8002c0c:	4b94      	ldr	r3, [pc, #592]	; (8002e60 <StraightLineMoveSpeedScale+0x28c>)
 8002c0e:	801a      	strh	r2, [r3, #0]
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2) ? 1 : -1;  // use only one of the wheel to determine car direction
 8002c10:	4b94      	ldr	r3, [pc, #592]	; (8002e64 <StraightLineMoveSpeedScale+0x290>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0310 	and.w	r3, r3, #16
 8002c1a:	2b10      	cmp	r3, #16
 8002c1c:	d101      	bne.n	8002c22 <StraightLineMoveSpeedScale+0x4e>
 8002c1e:	2201      	movs	r2, #1
 8002c20:	e001      	b.n	8002c26 <StraightLineMoveSpeedScale+0x52>
 8002c22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c26:	4b90      	ldr	r3, [pc, #576]	; (8002e68 <StraightLineMoveSpeedScale+0x294>)
 8002c28:	701a      	strb	r2, [r3, #0]
  angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 8002c2a:	4b8d      	ldr	r3, [pc, #564]	; (8002e60 <StraightLineMoveSpeedScale+0x28c>)
 8002c2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c30:	f113 0f04 	cmn.w	r3, #4
 8002c34:	db04      	blt.n	8002c40 <StraightLineMoveSpeedScale+0x6c>
 8002c36:	4b8a      	ldr	r3, [pc, #552]	; (8002e60 <StraightLineMoveSpeedScale+0x28c>)
 8002c38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c3c:	2b0b      	cmp	r3, #11
 8002c3e:	dd07      	ble.n	8002c50 <StraightLineMoveSpeedScale+0x7c>
 8002c40:	4b87      	ldr	r3, [pc, #540]	; (8002e60 <StraightLineMoveSpeedScale+0x28c>)
 8002c42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c46:	ee07 3a90 	vmov	s15, r3
 8002c4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c4e:	e001      	b.n	8002c54 <StraightLineMoveSpeedScale+0x80>
 8002c50:	eddf 7a86 	vldr	s15, [pc, #536]	; 8002e6c <StraightLineMoveSpeedScale+0x298>
 8002c54:	4b86      	ldr	r3, [pc, #536]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002c56:	ed93 7a00 	vldr	s14, [r3]
 8002c5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c5e:	4b84      	ldr	r3, [pc, #528]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002c60:	edc3 7a00 	vstr	s15, [r3]
  if (speedMode == SPEED_MODE_1)
 8002c64:	79fb      	ldrb	r3, [r7, #7]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d165      	bne.n	8002d36 <StraightLineMoveSpeedScale+0x162>
    __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002c6a:	4b82      	ldr	r3, [pc, #520]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002c6c:	ed93 7a00 	vldr	s14, [r3]
 8002c70:	4b7f      	ldr	r3, [pc, #508]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002c72:	edd3 7a00 	vldr	s15, [r3]
 8002c76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c7a:	4b7e      	ldr	r3, [pc, #504]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002c7c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002c80:	4b7c      	ldr	r3, [pc, #496]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002c82:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c8e:	4b79      	ldr	r3, [pc, #484]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002c90:	edd3 6a02 	vldr	s13, [r3, #8]
 8002c94:	4b77      	ldr	r3, [pc, #476]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002c96:	ed93 6a03 	vldr	s12, [r3, #12]
 8002c9a:	4b75      	ldr	r3, [pc, #468]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002c9c:	edd3 7a00 	vldr	s15, [r3]
 8002ca0:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ca4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cb0:	ee17 2a90 	vmov	r2, s15
 8002cb4:	4b70      	ldr	r3, [pc, #448]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	4b6d      	ldr	r3, [pc, #436]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a6d      	ldr	r2, [pc, #436]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002cbe:	60d3      	str	r3, [r2, #12]
 8002cc0:	4b6c      	ldr	r3, [pc, #432]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002cc2:	ed93 7a04 	vldr	s14, [r3, #16]
 8002cc6:	4b6a      	ldr	r3, [pc, #424]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002cc8:	edd3 7a00 	vldr	s15, [r3]
 8002ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cd0:	4b68      	ldr	r3, [pc, #416]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002cd2:	edc3 7a04 	vstr	s15, [r3, #16]
 8002cd6:	4b68      	ldr	r3, [pc, #416]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002cde:	dc06      	bgt.n	8002cee <StraightLineMoveSpeedScale+0x11a>
 8002ce0:	4b65      	ldr	r3, [pc, #404]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a65      	ldr	r2, [pc, #404]	; (8002e7c <StraightLineMoveSpeedScale+0x2a8>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	bfb8      	it	lt
 8002cea:	4613      	movlt	r3, r2
 8002cec:	e001      	b.n	8002cf2 <StraightLineMoveSpeedScale+0x11e>
 8002cee:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002cf2:	4a61      	ldr	r2, [pc, #388]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002cf4:	6013      	str	r3, [r2, #0]
 8002cf6:	4b5c      	ldr	r3, [pc, #368]	; (8002e68 <StraightLineMoveSpeedScale+0x294>)
 8002cf8:	f993 3000 	ldrsb.w	r3, [r3]
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	4b5e      	ldr	r3, [pc, #376]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	fb12 f303 	smulbb	r3, r2, r3
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	f603 03fc 	addw	r3, r3, #2300	; 0x8fc
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	4b5b      	ldr	r3, [pc, #364]	; (8002e80 <StraightLineMoveSpeedScale+0x2ac>)
 8002d12:	801a      	strh	r2, [r3, #0]
 8002d14:	4b54      	ldr	r3, [pc, #336]	; (8002e68 <StraightLineMoveSpeedScale+0x294>)
 8002d16:	f993 3000 	ldrsb.w	r3, [r3]
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	4b56      	ldr	r3, [pc, #344]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	fb12 f303 	smulbb	r3, r2, r3
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	f5c3 630f 	rsb	r3, r3, #2288	; 0x8f0
 8002d2c:	330c      	adds	r3, #12
 8002d2e:	b29a      	uxth	r2, r3
 8002d30:	4b54      	ldr	r3, [pc, #336]	; (8002e84 <StraightLineMoveSpeedScale+0x2b0>)
 8002d32:	801a      	strh	r2, [r3, #0]
 8002d34:	e067      	b.n	8002e06 <StraightLineMoveSpeedScale+0x232>
  else if (speedMode == SPEED_MODE_2)
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d164      	bne.n	8002e06 <StraightLineMoveSpeedScale+0x232>
    __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 8002d3c:	4b52      	ldr	r3, [pc, #328]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d3e:	ed93 7a00 	vldr	s14, [r3]
 8002d42:	4b4b      	ldr	r3, [pc, #300]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002d44:	edd3 7a00 	vldr	s15, [r3]
 8002d48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d4c:	4b4e      	ldr	r3, [pc, #312]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d4e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002d52:	4b4d      	ldr	r3, [pc, #308]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d54:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d60:	4b49      	ldr	r3, [pc, #292]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d62:	edd3 6a02 	vldr	s13, [r3, #8]
 8002d66:	4b48      	ldr	r3, [pc, #288]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d68:	ed93 6a03 	vldr	s12, [r3, #12]
 8002d6c:	4b40      	ldr	r3, [pc, #256]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002d6e:	edd3 7a00 	vldr	s15, [r3]
 8002d72:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d82:	ee17 2a90 	vmov	r2, s15
 8002d86:	4b3c      	ldr	r3, [pc, #240]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002d88:	601a      	str	r2, [r3, #0]
 8002d8a:	4b39      	ldr	r3, [pc, #228]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a3e      	ldr	r2, [pc, #248]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d90:	60d3      	str	r3, [r2, #12]
 8002d92:	4b3d      	ldr	r3, [pc, #244]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d94:	ed93 7a04 	vldr	s14, [r3, #16]
 8002d98:	4b35      	ldr	r3, [pc, #212]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002d9a:	edd3 7a00 	vldr	s15, [r3]
 8002d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002da2:	4b39      	ldr	r3, [pc, #228]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002da4:	edc3 7a04 	vstr	s15, [r3, #16]
 8002da8:	4b33      	ldr	r3, [pc, #204]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002db0:	dc06      	bgt.n	8002dc0 <StraightLineMoveSpeedScale+0x1ec>
 8002db2:	4b31      	ldr	r3, [pc, #196]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a31      	ldr	r2, [pc, #196]	; (8002e7c <StraightLineMoveSpeedScale+0x2a8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	bfb8      	it	lt
 8002dbc:	4613      	movlt	r3, r2
 8002dbe:	e001      	b.n	8002dc4 <StraightLineMoveSpeedScale+0x1f0>
 8002dc0:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002dc4:	4a2c      	ldr	r2, [pc, #176]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002dc6:	6013      	str	r3, [r2, #0]
 8002dc8:	4b27      	ldr	r3, [pc, #156]	; (8002e68 <StraightLineMoveSpeedScale+0x294>)
 8002dca:	f993 3000 	ldrsb.w	r3, [r3]
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	4b29      	ldr	r3, [pc, #164]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	fb12 f303 	smulbb	r3, r2, r3
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	4b27      	ldr	r3, [pc, #156]	; (8002e80 <StraightLineMoveSpeedScale+0x2ac>)
 8002de4:	801a      	strh	r2, [r3, #0]
 8002de6:	4b20      	ldr	r3, [pc, #128]	; (8002e68 <StraightLineMoveSpeedScale+0x294>)
 8002de8:	f993 3000 	ldrsb.w	r3, [r3]
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	4b22      	ldr	r3, [pc, #136]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	fb12 f303 	smulbb	r3, r2, r3
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	f5c3 633b 	rsb	r3, r3, #2992	; 0xbb0
 8002dfe:	3308      	adds	r3, #8
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	4b20      	ldr	r3, [pc, #128]	; (8002e84 <StraightLineMoveSpeedScale+0x2b0>)
 8002e04:	801a      	strh	r2, [r3, #0]

  __SET_MOTOR_DUTY(&htim8, newDutyL * (*speedScale), newDutyR * (*speedScale));
 8002e06:	4b1e      	ldr	r3, [pc, #120]	; (8002e80 <StraightLineMoveSpeedScale+0x2ac>)
 8002e08:	881b      	ldrh	r3, [r3, #0]
 8002e0a:	ee07 3a90 	vmov	s15, r3
 8002e0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	edd3 7a00 	vldr	s15, [r3]
 8002e18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e1c:	4b1b      	ldr	r3, [pc, #108]	; (8002e8c <StraightLineMoveSpeedScale+0x2b8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e24:	ee17 2a90 	vmov	r2, s15
 8002e28:	635a      	str	r2, [r3, #52]	; 0x34
 8002e2a:	4b16      	ldr	r3, [pc, #88]	; (8002e84 <StraightLineMoveSpeedScale+0x2b0>)
 8002e2c:	881b      	ldrh	r3, [r3, #0]
 8002e2e:	ee07 3a90 	vmov	s15, r3
 8002e32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	edd3 7a00 	vldr	s15, [r3]
 8002e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e40:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <StraightLineMoveSpeedScale+0x2b8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e48:	ee17 2a90 	vmov	r2, s15
 8002e4c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002e4e:	bf00      	nop
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	200004dc 	.word	0x200004dc
 8002e5c:	2000024c 	.word	0x2000024c
 8002e60:	200004de 	.word	0x200004de
 8002e64:	200002e8 	.word	0x200002e8
 8002e68:	2000013c 	.word	0x2000013c
 8002e6c:	00000000 	.word	0x00000000
 8002e70:	200004d8 	.word	0x200004d8
 8002e74:	200004f4 	.word	0x200004f4
 8002e78:	20000544 	.word	0x20000544
 8002e7c:	fffffd44 	.word	0xfffffd44
 8002e80:	200004e0 	.word	0x200004e0
 8002e84:	200004e2 	.word	0x200004e2
 8002e88:	2000051c 	.word	0x2000051c
 8002e8c:	200003c0 	.word	0x200003c0

08002e90 <RobotTurn>:

void RobotTurn(float *targetAngle)
{
 8002e90:	b5b0      	push	{r4, r5, r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af04      	add	r7, sp, #16
 8002e96:	6078      	str	r0, [r7, #4]
  angleNow = 0;
 8002e98:	4b4b      	ldr	r3, [pc, #300]	; (8002fc8 <RobotTurn+0x138>)
 8002e9a:	f04f 0200 	mov.w	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 8002ea0:	4b4a      	ldr	r3, [pc, #296]	; (8002fcc <RobotTurn+0x13c>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	801a      	strh	r2, [r3, #0]
  last_curTask_tick = HAL_GetTick();
 8002ea6:	f002 fc5f 	bl	8005768 <HAL_GetTick>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	4a48      	ldr	r2, [pc, #288]	; (8002fd0 <RobotTurn+0x140>)
 8002eae:	6013      	str	r3, [r2, #0]
  do
  {
    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002eb0:	f002 fc5a 	bl	8005768 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	4b46      	ldr	r3, [pc, #280]	; (8002fd0 <RobotTurn+0x140>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b09      	cmp	r3, #9
 8002ebe:	d9f7      	bls.n	8002eb0 <RobotTurn+0x20>
    { // sample gyro every 5ms
      __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);
 8002ec0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ec4:	9302      	str	r3, [sp, #8]
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	9301      	str	r3, [sp, #4]
 8002eca:	4b42      	ldr	r3, [pc, #264]	; (8002fd4 <RobotTurn+0x144>)
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	2301      	movs	r3, #1
 8002ed0:	2237      	movs	r2, #55	; 0x37
 8002ed2:	21d0      	movs	r1, #208	; 0xd0
 8002ed4:	4840      	ldr	r0, [pc, #256]	; (8002fd8 <RobotTurn+0x148>)
 8002ed6:	f003 fc41 	bl	800675c <HAL_I2C_Mem_Read>
 8002eda:	4b3e      	ldr	r3, [pc, #248]	; (8002fd4 <RobotTurn+0x144>)
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	021b      	lsls	r3, r3, #8
 8002ee0:	b21a      	sxth	r2, r3
 8002ee2:	4b3c      	ldr	r3, [pc, #240]	; (8002fd4 <RobotTurn+0x144>)
 8002ee4:	785b      	ldrb	r3, [r3, #1]
 8002ee6:	b21b      	sxth	r3, r3
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	b21a      	sxth	r2, r3
 8002eec:	4b37      	ldr	r3, [pc, #220]	; (8002fcc <RobotTurn+0x13c>)
 8002eee:	801a      	strh	r2, [r3, #0]
      angleNow += gyroZ / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 8002ef0:	4b35      	ldr	r3, [pc, #212]	; (8002fc8 <RobotTurn+0x138>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7fd fb1f 	bl	8000538 <__aeabi_f2d>
 8002efa:	4604      	mov	r4, r0
 8002efc:	460d      	mov	r5, r1
 8002efe:	4b33      	ldr	r3, [pc, #204]	; (8002fcc <RobotTurn+0x13c>)
 8002f00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7fd fb05 	bl	8000514 <__aeabi_i2d>
 8002f0a:	a32b      	add	r3, pc, #172	; (adr r3, 8002fb8 <RobotTurn+0x128>)
 8002f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f10:	f7fd fc94 	bl	800083c <__aeabi_ddiv>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4610      	mov	r0, r2
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	a328      	add	r3, pc, #160	; (adr r3, 8002fc0 <RobotTurn+0x130>)
 8002f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f22:	f7fd fb61 	bl	80005e8 <__aeabi_dmul>
 8002f26:	4602      	mov	r2, r0
 8002f28:	460b      	mov	r3, r1
 8002f2a:	4620      	mov	r0, r4
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	f7fd f9a5 	bl	800027c <__adddf3>
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	4610      	mov	r0, r2
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f7fd fe0f 	bl	8000b5c <__aeabi_d2f>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	4a21      	ldr	r2, [pc, #132]	; (8002fc8 <RobotTurn+0x138>)
 8002f42:	6013      	str	r3, [r2, #0]
      if (abs(angleNow - *targetAngle) < 0.01)
 8002f44:	4b20      	ldr	r3, [pc, #128]	; (8002fc8 <RobotTurn+0x138>)
 8002f46:	ed93 7a00 	vldr	s14, [r3]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	edd3 7a00 	vldr	s15, [r3]
 8002f50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f58:	ee17 3a90 	vmov	r3, s15
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	db0d      	blt.n	8002f7c <RobotTurn+0xec>
 8002f60:	4b19      	ldr	r3, [pc, #100]	; (8002fc8 <RobotTurn+0x138>)
 8002f62:	ed93 7a00 	vldr	s14, [r3]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	edd3 7a00 	vldr	s15, [r3]
 8002f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f74:	ee17 3a90 	vmov	r3, s15
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	dd05      	ble.n	8002f88 <RobotTurn+0xf8>
        break;
      last_curTask_tick = HAL_GetTick();
 8002f7c:	f002 fbf4 	bl	8005768 <HAL_GetTick>
 8002f80:	4603      	mov	r3, r0
 8002f82:	4a13      	ldr	r2, [pc, #76]	; (8002fd0 <RobotTurn+0x140>)
 8002f84:	6013      	str	r3, [r2, #0]
    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002f86:	e793      	b.n	8002eb0 <RobotTurn+0x20>
        break;
 8002f88:	bf00      	nop
    }
  } while (1);
  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8002f8a:	4b14      	ldr	r3, [pc, #80]	; (8002fdc <RobotTurn+0x14c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	635a      	str	r2, [r3, #52]	; 0x34
 8002f92:	4b12      	ldr	r3, [pc, #72]	; (8002fdc <RobotTurn+0x14c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2200      	movs	r2, #0
 8002f98:	639a      	str	r2, [r3, #56]	; 0x38
  __RESET_SERVO_TURN(&htim1);
 8002f9a:	4b11      	ldr	r3, [pc, #68]	; (8002fe0 <RobotTurn+0x150>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2291      	movs	r2, #145	; 0x91
 8002fa0:	641a      	str	r2, [r3, #64]	; 0x40
 8002fa2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002fa6:	f002 fbeb 	bl	8005780 <HAL_Delay>
}
 8002faa:	bf00      	nop
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bdb0      	pop	{r4, r5, r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	f3af 8000 	nop.w
 8002fb8:	66666666 	.word	0x66666666
 8002fbc:	40306666 	.word	0x40306666
 8002fc0:	47ae147b 	.word	0x47ae147b
 8002fc4:	3f847ae1 	.word	0x3f847ae1
 8002fc8:	200004d8 	.word	0x200004d8
 8002fcc:	200004de 	.word	0x200004de
 8002fd0:	200004e4 	.word	0x200004e4
 8002fd4:	200004dc 	.word	0x200004dc
 8002fd8:	2000024c 	.word	0x2000024c
 8002fdc:	200003c0 	.word	0x200003c0
 8002fe0:	200002a0 	.word	0x200002a0
 8002fe4:	00000000 	.word	0x00000000

08002fe8 <RobotMoveDistObstacle>:
}

// RobotMoveDistObstacle must be called within a task(eg. runFastestPath) and not within an interrupt(eg. UART, EXTI)
// else osDelay won't work and TRI's timer interrupt can't be given chance to update obsDist_US
void RobotMoveDistObstacle(float *targetDist, const uint8_t speedMode)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	70fb      	strb	r3, [r7, #3]
  angleNow = 0;
 8002ff4:	4b9c      	ldr	r3, [pc, #624]	; (8003268 <RobotMoveDistObstacle+0x280>)
 8002ff6:	f04f 0200 	mov.w	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 8002ffc:	4b9b      	ldr	r3, [pc, #620]	; (800326c <RobotMoveDistObstacle+0x284>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	801a      	strh	r2, [r3, #0]
  PIDConfigReset(&pidTSlow);
 8003002:	489b      	ldr	r0, [pc, #620]	; (8003270 <RobotMoveDistObstacle+0x288>)
 8003004:	f7ff fa45 	bl	8002492 <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 8003008:	489a      	ldr	r0, [pc, #616]	; (8003274 <RobotMoveDistObstacle+0x28c>)
 800300a:	f7ff fa42 	bl	8002492 <PIDConfigReset>
  PIDConfigReset(&pidFast);
 800300e:	489a      	ldr	r0, [pc, #616]	; (8003278 <RobotMoveDistObstacle+0x290>)
 8003010:	f7ff fa3f 	bl	8002492 <PIDConfigReset>
  obsDist_US = 1000;
 8003014:	4b99      	ldr	r3, [pc, #612]	; (800327c <RobotMoveDistObstacle+0x294>)
 8003016:	4a9a      	ldr	r2, [pc, #616]	; (8003280 <RobotMoveDistObstacle+0x298>)
 8003018:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 800301a:	2104      	movs	r1, #4
 800301c:	4899      	ldr	r0, [pc, #612]	; (8003284 <RobotMoveDistObstacle+0x29c>)
 800301e:	f005 f875 	bl	800810c <HAL_TIM_IC_Start_IT>
  last_curTask_tick = HAL_GetTick();
 8003022:	f002 fba1 	bl	8005768 <HAL_GetTick>
 8003026:	4603      	mov	r3, r0
 8003028:	4a97      	ldr	r2, [pc, #604]	; (8003288 <RobotMoveDistObstacle+0x2a0>)
 800302a:	6013      	str	r3, [r2, #0]
    // HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_SET);   // pull the TRIG pin HIGH
    // __delay_us(&htim6, 10);                                            // wait for 10us
    // HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET); // pull the TRIG pin low
    // __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC2);

    HCSR04_Read();
 800302c:	f7ff fa44 	bl	80024b8 <HCSR04_Read>

    osDelay(10); // give timer interrupt chance to update obsDist_US value
 8003030:	200a      	movs	r0, #10
 8003032:	f007 fdb9 	bl	800aba8 <osDelay>
    if (abs(*targetDist - obsDist_US) < 0.1)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	ed93 7a00 	vldr	s14, [r3]
 800303c:	4b8f      	ldr	r3, [pc, #572]	; (800327c <RobotMoveDistObstacle+0x294>)
 800303e:	edd3 7a00 	vldr	s15, [r3]
 8003042:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003046:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800304a:	ee17 3a90 	vmov	r3, s15
 800304e:	2b00      	cmp	r3, #0
 8003050:	db0e      	blt.n	8003070 <RobotMoveDistObstacle+0x88>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	ed93 7a00 	vldr	s14, [r3]
 8003058:	4b88      	ldr	r3, [pc, #544]	; (800327c <RobotMoveDistObstacle+0x294>)
 800305a:	edd3 7a00 	vldr	s15, [r3]
 800305e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003062:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003066:	ee17 3a90 	vmov	r3, s15
 800306a:	2b00      	cmp	r3, #0
 800306c:	f340 80e6 	ble.w	800323c <RobotMoveDistObstacle+0x254>
      break;
    __SET_MOTOR_DIRECTION(obsDist_US >= *targetDist);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	ed93 7a00 	vldr	s14, [r3]
 8003076:	4b81      	ldr	r3, [pc, #516]	; (800327c <RobotMoveDistObstacle+0x294>)
 8003078:	edd3 7a00 	vldr	s15, [r3]
 800307c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003084:	bf94      	ite	ls
 8003086:	2301      	movls	r3, #1
 8003088:	2300      	movhi	r3, #0
 800308a:	b2db      	uxtb	r3, r3
 800308c:	f083 0301 	eor.w	r3, r3, #1
 8003090:	b2db      	uxtb	r3, r3
 8003092:	b2db      	uxtb	r3, r3
 8003094:	461a      	mov	r2, r3
 8003096:	2104      	movs	r1, #4
 8003098:	487c      	ldr	r0, [pc, #496]	; (800328c <RobotMoveDistObstacle+0x2a4>)
 800309a:	f003 f907 	bl	80062ac <HAL_GPIO_WritePin>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	ed93 7a00 	vldr	s14, [r3]
 80030a4:	4b75      	ldr	r3, [pc, #468]	; (800327c <RobotMoveDistObstacle+0x294>)
 80030a6:	edd3 7a00 	vldr	s15, [r3]
 80030aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b2:	bf94      	ite	ls
 80030b4:	2301      	movls	r3, #1
 80030b6:	2300      	movhi	r3, #0
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	461a      	mov	r2, r3
 80030bc:	2108      	movs	r1, #8
 80030be:	4873      	ldr	r0, [pc, #460]	; (800328c <RobotMoveDistObstacle+0x2a4>)
 80030c0:	f003 f8f4 	bl	80062ac <HAL_GPIO_WritePin>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	ed93 7a00 	vldr	s14, [r3]
 80030ca:	4b6c      	ldr	r3, [pc, #432]	; (800327c <RobotMoveDistObstacle+0x294>)
 80030cc:	edd3 7a00 	vldr	s15, [r3]
 80030d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d8:	bf94      	ite	ls
 80030da:	2301      	movls	r3, #1
 80030dc:	2300      	movhi	r3, #0
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	f083 0301 	eor.w	r3, r3, #1
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	461a      	mov	r2, r3
 80030ea:	2120      	movs	r1, #32
 80030ec:	4867      	ldr	r0, [pc, #412]	; (800328c <RobotMoveDistObstacle+0x2a4>)
 80030ee:	f003 f8dd 	bl	80062ac <HAL_GPIO_WritePin>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	ed93 7a00 	vldr	s14, [r3]
 80030f8:	4b60      	ldr	r3, [pc, #384]	; (800327c <RobotMoveDistObstacle+0x294>)
 80030fa:	edd3 7a00 	vldr	s15, [r3]
 80030fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003106:	bf94      	ite	ls
 8003108:	2301      	movls	r3, #1
 800310a:	2300      	movhi	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	461a      	mov	r2, r3
 8003110:	2110      	movs	r1, #16
 8003112:	485e      	ldr	r0, [pc, #376]	; (800328c <RobotMoveDistObstacle+0x2a4>)
 8003114:	f003 f8ca 	bl	80062ac <HAL_GPIO_WritePin>
    if (HAL_GetTick() - last_curTask_tick >= 20)
 8003118:	f002 fb26 	bl	8005768 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	4b5a      	ldr	r3, [pc, #360]	; (8003288 <RobotMoveDistObstacle+0x2a0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b13      	cmp	r3, #19
 8003126:	d981      	bls.n	800302c <RobotMoveDistObstacle+0x44>
    {
      //		  speedScale = 1;
      if (speedMode == SPEED_MODE_1)
 8003128:	78fb      	ldrb	r3, [r7, #3]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d13f      	bne.n	80031ae <RobotMoveDistObstacle+0x1c6>
      {
        speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 800312e:	4b53      	ldr	r3, [pc, #332]	; (800327c <RobotMoveDistObstacle+0x294>)
 8003130:	ed93 7a00 	vldr	s14, [r3]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	edd3 7a00 	vldr	s15, [r3]
 800313a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800313e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003142:	ee17 3a90 	vmov	r3, s15
 8003146:	2b00      	cmp	r3, #0
 8003148:	bfb8      	it	lt
 800314a:	425b      	neglt	r3, r3
 800314c:	4a50      	ldr	r2, [pc, #320]	; (8003290 <RobotMoveDistObstacle+0x2a8>)
 800314e:	fb82 1203 	smull	r1, r2, r2, r3
 8003152:	441a      	add	r2, r3
 8003154:	10d2      	asrs	r2, r2, #3
 8003156:	17db      	asrs	r3, r3, #31
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	ee07 3a90 	vmov	s15, r3
 800315e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003162:	4b4c      	ldr	r3, [pc, #304]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 8003164:	edc3 7a00 	vstr	s15, [r3]
        speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8003168:	4b4a      	ldr	r3, [pc, #296]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 800316a:	edd3 7a00 	vldr	s15, [r3]
 800316e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003172:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800317a:	dd02      	ble.n	8003182 <RobotMoveDistObstacle+0x19a>
 800317c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003180:	e00e      	b.n	80031a0 <RobotMoveDistObstacle+0x1b8>
 8003182:	4b44      	ldr	r3, [pc, #272]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 8003184:	edd3 7a00 	vldr	s15, [r3]
 8003188:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 800318c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003194:	d502      	bpl.n	800319c <RobotMoveDistObstacle+0x1b4>
 8003196:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 800319a:	e001      	b.n	80031a0 <RobotMoveDistObstacle+0x1b8>
 800319c:	4b3d      	ldr	r3, [pc, #244]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a3c      	ldr	r2, [pc, #240]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 80031a2:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(SPEED_MODE_1, &speedScale);
 80031a4:	493b      	ldr	r1, [pc, #236]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 80031a6:	2001      	movs	r0, #1
 80031a8:	f7ff fd14 	bl	8002bd4 <StraightLineMoveSpeedScale>
 80031ac:	e040      	b.n	8003230 <RobotMoveDistObstacle+0x248>
      }
      else
      {
        speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 80031ae:	4b33      	ldr	r3, [pc, #204]	; (800327c <RobotMoveDistObstacle+0x294>)
 80031b0:	ed93 7a00 	vldr	s14, [r3]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	edd3 7a00 	vldr	s15, [r3]
 80031ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031c2:	ee17 3a90 	vmov	r3, s15
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	bfb8      	it	lt
 80031ca:	425b      	neglt	r3, r3
 80031cc:	4a30      	ldr	r2, [pc, #192]	; (8003290 <RobotMoveDistObstacle+0x2a8>)
 80031ce:	fb82 1203 	smull	r1, r2, r2, r3
 80031d2:	441a      	add	r2, r3
 80031d4:	10d2      	asrs	r2, r2, #3
 80031d6:	17db      	asrs	r3, r3, #31
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	ee07 3a90 	vmov	s15, r3
 80031de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031e2:	4b2c      	ldr	r3, [pc, #176]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 80031e4:	edc3 7a00 	vstr	s15, [r3]
        speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 80031e8:	4b2a      	ldr	r3, [pc, #168]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 80031ea:	edd3 7a00 	vldr	s15, [r3]
 80031ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80031f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031fa:	dd02      	ble.n	8003202 <RobotMoveDistObstacle+0x21a>
 80031fc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003200:	e010      	b.n	8003224 <RobotMoveDistObstacle+0x23c>
 8003202:	4b24      	ldr	r3, [pc, #144]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f7fd f996 	bl	8000538 <__aeabi_f2d>
 800320c:	a314      	add	r3, pc, #80	; (adr r3, 8003260 <RobotMoveDistObstacle+0x278>)
 800320e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003212:	f7fd fc5b 	bl	8000acc <__aeabi_dcmplt>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <RobotMoveDistObstacle+0x238>
 800321c:	4b1e      	ldr	r3, [pc, #120]	; (8003298 <RobotMoveDistObstacle+0x2b0>)
 800321e:	e001      	b.n	8003224 <RobotMoveDistObstacle+0x23c>
 8003220:	4b1c      	ldr	r3, [pc, #112]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a1b      	ldr	r2, [pc, #108]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 8003226:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(SPEED_MODE_2, &speedScale);
 8003228:	491a      	ldr	r1, [pc, #104]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 800322a:	2002      	movs	r0, #2
 800322c:	f7ff fcd2 	bl	8002bd4 <StraightLineMoveSpeedScale>
      }

      last_curTask_tick = HAL_GetTick();
 8003230:	f002 fa9a 	bl	8005768 <HAL_GetTick>
 8003234:	4603      	mov	r3, r0
 8003236:	4a14      	ldr	r2, [pc, #80]	; (8003288 <RobotMoveDistObstacle+0x2a0>)
 8003238:	6013      	str	r3, [r2, #0]
    HCSR04_Read();
 800323a:	e6f7      	b.n	800302c <RobotMoveDistObstacle+0x44>
      break;
 800323c:	bf00      	nop
    }

  } while (1);

  __SET_MOTOR_DUTY(&htim8, 0, 0);
 800323e:	4b17      	ldr	r3, [pc, #92]	; (800329c <RobotMoveDistObstacle+0x2b4>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2200      	movs	r2, #0
 8003244:	635a      	str	r2, [r3, #52]	; 0x34
 8003246:	4b15      	ldr	r3, [pc, #84]	; (800329c <RobotMoveDistObstacle+0x2b4>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2200      	movs	r2, #0
 800324c:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_2);
 800324e:	2104      	movs	r1, #4
 8003250:	480c      	ldr	r0, [pc, #48]	; (8003284 <RobotMoveDistObstacle+0x29c>)
 8003252:	f005 f883 	bl	800835c <HAL_TIM_IC_Stop_IT>
}
 8003256:	bf00      	nop
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	9999999a 	.word	0x9999999a
 8003264:	3fd99999 	.word	0x3fd99999
 8003268:	200004d8 	.word	0x200004d8
 800326c:	200004de 	.word	0x200004de
 8003270:	20000508 	.word	0x20000508
 8003274:	200004f4 	.word	0x200004f4
 8003278:	2000051c 	.word	0x2000051c
 800327c:	20000530 	.word	0x20000530
 8003280:	447a0000 	.word	0x447a0000
 8003284:	20000330 	.word	0x20000330
 8003288:	200004e4 	.word	0x200004e4
 800328c:	40020000 	.word	0x40020000
 8003290:	88888889 	.word	0x88888889
 8003294:	20000138 	.word	0x20000138
 8003298:	3ecccccd 	.word	0x3ecccccd
 800329c:	200003c0 	.word	0x200003c0

080032a0 <runEncoder>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_runEncoder */
void runEncoder(void *argument)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  // dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);

  // /* Infinite loop */
  for (;;)
  {
    osDelay(100);
 80032a8:	2064      	movs	r0, #100	; 0x64
 80032aa:	f007 fc7d 	bl	800aba8 <osDelay>
 80032ae:	e7fb      	b.n	80032a8 <runEncoder+0x8>

080032b0 <runOledTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runOledTask */
void runOledTask(void *argument)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
    // us debugging
    // HCSR04_Read();
    // OLED_ShowNumber(0, 0, obsDist_US, 5, 12);

    // display current command
    OLED_ShowString(0, 40, (char *)aRxBuffer);
 80032b8:	4a05      	ldr	r2, [pc, #20]	; (80032d0 <runOledTask+0x20>)
 80032ba:	2128      	movs	r1, #40	; 0x28
 80032bc:	2000      	movs	r0, #0
 80032be:	f00a fb59 	bl	800d974 <OLED_ShowString>

    OLED_Refresh_Gram();
 80032c2:	f00a f9e3 	bl	800d68c <OLED_Refresh_Gram>
    osDelay(100);
 80032c6:	2064      	movs	r0, #100	; 0x64
 80032c8:	f007 fc6e 	bl	800aba8 <osDelay>
    OLED_ShowString(0, 40, (char *)aRxBuffer);
 80032cc:	e7f4      	b.n	80032b8 <runOledTask+0x8>
 80032ce:	bf00      	nop
 80032d0:	2000047c 	.word	0x2000047c

080032d4 <runFWTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFWTask */
void runFWTask(void *argument)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFWTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_FORWARD)
 80032dc:	4b7b      	ldr	r3, [pc, #492]	; (80034cc <runFWTask+0x1f8>)
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d004      	beq.n	80032ee <runFWTask+0x1a>
      osDelay(1000);
 80032e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032e8:	f007 fc5e 	bl	800aba8 <osDelay>
 80032ec:	e7f6      	b.n	80032dc <runFWTask+0x8>
    else
    {
      targetDist = 0;
 80032ee:	4b78      	ldr	r3, [pc, #480]	; (80034d0 <runFWTask+0x1fc>)
 80032f0:	f04f 0200 	mov.w	r2, #0
 80032f4:	601a      	str	r2, [r3, #0]
      targetDistTick = 0;
 80032f6:	4b77      	ldr	r3, [pc, #476]	; (80034d4 <runFWTask+0x200>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	801a      	strh	r2, [r3, #0]
      if (manualMode)
 80032fc:	4b76      	ldr	r3, [pc, #472]	; (80034d8 <runFWTask+0x204>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d062      	beq.n	80033ca <runFWTask+0xf6>
      {

        angleNow = 0;
 8003304:	4b75      	ldr	r3, [pc, #468]	; (80034dc <runFWTask+0x208>)
 8003306:	f04f 0200 	mov.w	r2, #0
 800330a:	601a      	str	r2, [r3, #0]
        gyroZ = 0; // reset angle for PID
 800330c:	4b74      	ldr	r3, [pc, #464]	; (80034e0 <runFWTask+0x20c>)
 800330e:	2200      	movs	r2, #0
 8003310:	801a      	strh	r2, [r3, #0]
        PIDConfigReset(&pidTSlow);
 8003312:	4874      	ldr	r0, [pc, #464]	; (80034e4 <runFWTask+0x210>)
 8003314:	f7ff f8bd 	bl	8002492 <PIDConfigReset>
        PIDConfigReset(&pidSlow);
 8003318:	4873      	ldr	r0, [pc, #460]	; (80034e8 <runFWTask+0x214>)
 800331a:	f7ff f8ba 	bl	8002492 <PIDConfigReset>
        PIDConfigReset(&pidFast);
 800331e:	4873      	ldr	r0, [pc, #460]	; (80034ec <runFWTask+0x218>)
 8003320:	f7ff f8b7 	bl	8002492 <PIDConfigReset>

        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8003324:	2200      	movs	r2, #0
 8003326:	2104      	movs	r1, #4
 8003328:	4871      	ldr	r0, [pc, #452]	; (80034f0 <runFWTask+0x21c>)
 800332a:	f002 ffbf 	bl	80062ac <HAL_GPIO_WritePin>
 800332e:	2201      	movs	r2, #1
 8003330:	2108      	movs	r1, #8
 8003332:	486f      	ldr	r0, [pc, #444]	; (80034f0 <runFWTask+0x21c>)
 8003334:	f002 ffba 	bl	80062ac <HAL_GPIO_WritePin>
 8003338:	2200      	movs	r2, #0
 800333a:	2120      	movs	r1, #32
 800333c:	486c      	ldr	r0, [pc, #432]	; (80034f0 <runFWTask+0x21c>)
 800333e:	f002 ffb5 	bl	80062ac <HAL_GPIO_WritePin>
 8003342:	2201      	movs	r2, #1
 8003344:	2110      	movs	r1, #16
 8003346:	486a      	ldr	r0, [pc, #424]	; (80034f0 <runFWTask+0x21c>)
 8003348:	f002 ffb0 	bl	80062ac <HAL_GPIO_WritePin>

        __ON_TASK_END(&htim8, prevTask, curTask);
 800334c:	4b69      	ldr	r3, [pc, #420]	; (80034f4 <runFWTask+0x220>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2200      	movs	r2, #0
 8003352:	635a      	str	r2, [r3, #52]	; 0x34
 8003354:	4b67      	ldr	r3, [pc, #412]	; (80034f4 <runFWTask+0x220>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2200      	movs	r2, #0
 800335a:	639a      	str	r2, [r3, #56]	; 0x38
 800335c:	4b5b      	ldr	r3, [pc, #364]	; (80034cc <runFWTask+0x1f8>)
 800335e:	781a      	ldrb	r2, [r3, #0]
 8003360:	4b65      	ldr	r3, [pc, #404]	; (80034f8 <runFWTask+0x224>)
 8003362:	701a      	strb	r2, [r3, #0]
 8003364:	4b59      	ldr	r3, [pc, #356]	; (80034cc <runFWTask+0x1f8>)
 8003366:	220b      	movs	r2, #11
 8003368:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 800336a:	4b64      	ldr	r3, [pc, #400]	; (80034fc <runFWTask+0x228>)
 800336c:	2200      	movs	r2, #0
 800336e:	601a      	str	r2, [r3, #0]

        __CLEAR_CURCMD(curCmd);
 8003370:	4b63      	ldr	r3, [pc, #396]	; (8003500 <runFWTask+0x22c>)
 8003372:	2264      	movs	r2, #100	; 0x64
 8003374:	701a      	strb	r2, [r3, #0]
 8003376:	4b62      	ldr	r3, [pc, #392]	; (8003500 <runFWTask+0x22c>)
 8003378:	2200      	movs	r2, #0
 800337a:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 800337c:	4a61      	ldr	r2, [pc, #388]	; (8003504 <runFWTask+0x230>)
 800337e:	210f      	movs	r1, #15
 8003380:	4861      	ldr	r0, [pc, #388]	; (8003508 <runFWTask+0x234>)
 8003382:	f00a fbb5 	bl	800daf0 <sniprintf>
 8003386:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800338a:	2206      	movs	r2, #6
 800338c:	495f      	ldr	r1, [pc, #380]	; (800350c <runFWTask+0x238>)
 800338e:	4860      	ldr	r0, [pc, #384]	; (8003510 <runFWTask+0x23c>)
 8003390:	f006 fabf 	bl	8009912 <HAL_UART_Transmit>

        last_curTask_tick = HAL_GetTick();
 8003394:	f002 f9e8 	bl	8005768 <HAL_GetTick>
 8003398:	4603      	mov	r3, r0
 800339a:	4a5e      	ldr	r2, [pc, #376]	; (8003514 <runFWTask+0x240>)
 800339c:	6013      	str	r3, [r2, #0]
        do
        {
          if (!manualMode)
 800339e:	4b4e      	ldr	r3, [pc, #312]	; (80034d8 <runFWTask+0x204>)
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f000 8090 	beq.w	80034c8 <runFWTask+0x1f4>
            break;
          if (HAL_GetTick() - last_curTask_tick >= 10)
 80033a8:	f002 f9de 	bl	8005768 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	4b59      	ldr	r3, [pc, #356]	; (8003514 <runFWTask+0x240>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	2b09      	cmp	r3, #9
 80033b6:	d9f2      	bls.n	800339e <runFWTask+0xca>
          {

            StraightLineMove(SPEED_MODE_T);
 80033b8:	2000      	movs	r0, #0
 80033ba:	f7ff f8bd 	bl	8002538 <StraightLineMove>
            last_curTask_tick = HAL_GetTick();
 80033be:	f002 f9d3 	bl	8005768 <HAL_GetTick>
 80033c2:	4603      	mov	r3, r0
 80033c4:	4a53      	ldr	r2, [pc, #332]	; (8003514 <runFWTask+0x240>)
 80033c6:	6013      	str	r3, [r2, #0]
          if (!manualMode)
 80033c8:	e7e9      	b.n	800339e <runFWTask+0xca>
        } while (1);
      }
      else
      {
        //			  osDelay(5000); // for video demo only
        targetDist = (float)curCmd.val;
 80033ca:	4b4d      	ldr	r3, [pc, #308]	; (8003500 <runFWTask+0x22c>)
 80033cc:	885b      	ldrh	r3, [r3, #2]
 80033ce:	ee07 3a90 	vmov	s15, r3
 80033d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033d6:	4b3e      	ldr	r3, [pc, #248]	; (80034d0 <runFWTask+0x1fc>)
 80033d8:	edc3 7a00 	vstr	s15, [r3]
        // for target distance lesser than 10, move mode must be forced to SLOW
        if (targetDist <= 15)
 80033dc:	4b3c      	ldr	r3, [pc, #240]	; (80034d0 <runFWTask+0x1fc>)
 80033de:	edd3 7a00 	vldr	s15, [r3]
 80033e2:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80033e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ee:	d802      	bhi.n	80033f6 <runFWTask+0x122>
          moveMode = SLOW;
 80033f0:	4b49      	ldr	r3, [pc, #292]	; (8003518 <runFWTask+0x244>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	701a      	strb	r2, [r3, #0]

        if (targetDist >= 100)
 80033f6:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <runFWTask+0x1fc>)
 80033f8:	edd3 7a00 	vldr	s15, [r3]
 80033fc:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800351c <runFWTask+0x248>
 8003400:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003408:	db09      	blt.n	800341e <runFWTask+0x14a>
          targetDist -= 2;
 800340a:	4b31      	ldr	r3, [pc, #196]	; (80034d0 <runFWTask+0x1fc>)
 800340c:	edd3 7a00 	vldr	s15, [r3]
 8003410:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8003414:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003418:	4b2d      	ldr	r3, [pc, #180]	; (80034d0 <runFWTask+0x1fc>)
 800341a:	edc3 7a00 	vstr	s15, [r3]

        if (moveMode == SLOW)
 800341e:	4b3e      	ldr	r3, [pc, #248]	; (8003518 <runFWTask+0x244>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d105      	bne.n	8003432 <runFWTask+0x15e>
        {
          // HAL_UART_Transmit(&huart3, (uint8_t *)("FW10\r\n"), 6, 0xFFFF);
          RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003426:	2200      	movs	r2, #0
 8003428:	2101      	movs	r1, #1
 800342a:	4829      	ldr	r0, [pc, #164]	; (80034d0 <runFWTask+0x1fc>)
 800342c:	f7ff fa3c 	bl	80028a8 <RobotMoveDist>
 8003430:	e004      	b.n	800343c <runFWTask+0x168>
        }
        else
        {
          RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_2);
 8003432:	2202      	movs	r2, #2
 8003434:	2101      	movs	r1, #1
 8003436:	4826      	ldr	r0, [pc, #152]	; (80034d0 <runFWTask+0x1fc>)
 8003438:	f7ff fa36 	bl	80028a8 <RobotMoveDist>
        }

        __ON_TASK_END(&htim8, prevTask, curTask);
 800343c:	4b2d      	ldr	r3, [pc, #180]	; (80034f4 <runFWTask+0x220>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2200      	movs	r2, #0
 8003442:	635a      	str	r2, [r3, #52]	; 0x34
 8003444:	4b2b      	ldr	r3, [pc, #172]	; (80034f4 <runFWTask+0x220>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2200      	movs	r2, #0
 800344a:	639a      	str	r2, [r3, #56]	; 0x38
 800344c:	4b1f      	ldr	r3, [pc, #124]	; (80034cc <runFWTask+0x1f8>)
 800344e:	781a      	ldrb	r2, [r3, #0]
 8003450:	4b29      	ldr	r3, [pc, #164]	; (80034f8 <runFWTask+0x224>)
 8003452:	701a      	strb	r2, [r3, #0]
 8003454:	4b1d      	ldr	r3, [pc, #116]	; (80034cc <runFWTask+0x1f8>)
 8003456:	220b      	movs	r2, #11
 8003458:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 800345a:	4b28      	ldr	r3, [pc, #160]	; (80034fc <runFWTask+0x228>)
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]

        if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8003460:	4b2f      	ldr	r3, [pc, #188]	; (8003520 <runFWTask+0x24c>)
 8003462:	781a      	ldrb	r2, [r3, #0]
 8003464:	4b2e      	ldr	r3, [pc, #184]	; (8003520 <runFWTask+0x24c>)
 8003466:	785b      	ldrb	r3, [r3, #1]
 8003468:	429a      	cmp	r2, r3
 800346a:	d112      	bne.n	8003492 <runFWTask+0x1be>
        {
          __CLEAR_CURCMD(curCmd);
 800346c:	4b24      	ldr	r3, [pc, #144]	; (8003500 <runFWTask+0x22c>)
 800346e:	2264      	movs	r2, #100	; 0x64
 8003470:	701a      	strb	r2, [r3, #0]
 8003472:	4b23      	ldr	r3, [pc, #140]	; (8003500 <runFWTask+0x22c>)
 8003474:	2200      	movs	r2, #0
 8003476:	805a      	strh	r2, [r3, #2]
          __ACK_TASK_DONE(&huart3, rxMsg);
 8003478:	4a22      	ldr	r2, [pc, #136]	; (8003504 <runFWTask+0x230>)
 800347a:	210f      	movs	r1, #15
 800347c:	4822      	ldr	r0, [pc, #136]	; (8003508 <runFWTask+0x234>)
 800347e:	f00a fb37 	bl	800daf0 <sniprintf>
 8003482:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003486:	2206      	movs	r2, #6
 8003488:	4920      	ldr	r1, [pc, #128]	; (800350c <runFWTask+0x238>)
 800348a:	4821      	ldr	r0, [pc, #132]	; (8003510 <runFWTask+0x23c>)
 800348c:	f006 fa41 	bl	8009912 <HAL_UART_Transmit>
 8003490:	e724      	b.n	80032dc <runFWTask+0x8>
        }
        else
          __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003492:	4b23      	ldr	r3, [pc, #140]	; (8003520 <runFWTask+0x24c>)
 8003494:	785b      	ldrb	r3, [r3, #1]
 8003496:	4a1a      	ldr	r2, [pc, #104]	; (8003500 <runFWTask+0x22c>)
 8003498:	4921      	ldr	r1, [pc, #132]	; (8003520 <runFWTask+0x24c>)
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	440b      	add	r3, r1
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	6013      	str	r3, [r2, #0]
 80034a2:	4b1f      	ldr	r3, [pc, #124]	; (8003520 <runFWTask+0x24c>)
 80034a4:	785b      	ldrb	r3, [r3, #1]
 80034a6:	3301      	adds	r3, #1
 80034a8:	4a1d      	ldr	r2, [pc, #116]	; (8003520 <runFWTask+0x24c>)
 80034aa:	7892      	ldrb	r2, [r2, #2]
 80034ac:	fb93 f1f2 	sdiv	r1, r3, r2
 80034b0:	fb01 f202 	mul.w	r2, r1, r2
 80034b4:	1a9b      	subs	r3, r3, r2
 80034b6:	b2da      	uxtb	r2, r3
 80034b8:	4b19      	ldr	r3, [pc, #100]	; (8003520 <runFWTask+0x24c>)
 80034ba:	705a      	strb	r2, [r3, #1]
 80034bc:	4a19      	ldr	r2, [pc, #100]	; (8003524 <runFWTask+0x250>)
 80034be:	210f      	movs	r1, #15
 80034c0:	4811      	ldr	r0, [pc, #68]	; (8003508 <runFWTask+0x234>)
 80034c2:	f00a fb15 	bl	800daf0 <sniprintf>
 80034c6:	e709      	b.n	80032dc <runFWTask+0x8>
            break;
 80034c8:	bf00      	nop
    if (curTask != TASK_MOVE_FORWARD)
 80034ca:	e707      	b.n	80032dc <runFWTask+0x8>
 80034cc:	20000134 	.word	0x20000134
 80034d0:	200004e8 	.word	0x200004e8
 80034d4:	200004ee 	.word	0x200004ee
 80034d8:	200004d0 	.word	0x200004d0
 80034dc:	200004d8 	.word	0x200004d8
 80034e0:	200004de 	.word	0x200004de
 80034e4:	20000508 	.word	0x20000508
 80034e8:	200004f4 	.word	0x200004f4
 80034ec:	2000051c 	.word	0x2000051c
 80034f0:	40020000 	.word	0x40020000
 80034f4:	200003c0 	.word	0x200003c0
 80034f8:	20000135 	.word	0x20000135
 80034fc:	20000540 	.word	0x20000540
 8003500:	200004bc 	.word	0x200004bc
 8003504:	0800e4f0 	.word	0x0800e4f0
 8003508:	200004c0 	.word	0x200004c0
 800350c:	0800e4f8 	.word	0x0800e4f8
 8003510:	20000408 	.word	0x20000408
 8003514:	200004e4 	.word	0x200004e4
 8003518:	20000136 	.word	0x20000136
 800351c:	42c80000 	.word	0x42c80000
 8003520:	20000488 	.word	0x20000488
 8003524:	0800e500 	.word	0x0800e500

08003528 <runBWTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBWTask */
void runBWTask(void *argument)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBWTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_BACKWARD)
 8003530:	4b7b      	ldr	r3, [pc, #492]	; (8003720 <runBWTask+0x1f8>)
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	2b01      	cmp	r3, #1
 8003536:	d004      	beq.n	8003542 <runBWTask+0x1a>
      osDelay(1000);
 8003538:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800353c:	f007 fb34 	bl	800aba8 <osDelay>
 8003540:	e7f6      	b.n	8003530 <runBWTask+0x8>
    else
    {
      targetDist = 0;
 8003542:	4b78      	ldr	r3, [pc, #480]	; (8003724 <runBWTask+0x1fc>)
 8003544:	f04f 0200 	mov.w	r2, #0
 8003548:	601a      	str	r2, [r3, #0]
      targetDistTick = 0;
 800354a:	4b77      	ldr	r3, [pc, #476]	; (8003728 <runBWTask+0x200>)
 800354c:	2200      	movs	r2, #0
 800354e:	801a      	strh	r2, [r3, #0]
      if (manualMode)
 8003550:	4b76      	ldr	r3, [pc, #472]	; (800372c <runBWTask+0x204>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d062      	beq.n	800361e <runBWTask+0xf6>
      {

        angleNow = 0;
 8003558:	4b75      	ldr	r3, [pc, #468]	; (8003730 <runBWTask+0x208>)
 800355a:	f04f 0200 	mov.w	r2, #0
 800355e:	601a      	str	r2, [r3, #0]
        gyroZ = 0; // reset angle for PID
 8003560:	4b74      	ldr	r3, [pc, #464]	; (8003734 <runBWTask+0x20c>)
 8003562:	2200      	movs	r2, #0
 8003564:	801a      	strh	r2, [r3, #0]
        PIDConfigReset(&pidTSlow);
 8003566:	4874      	ldr	r0, [pc, #464]	; (8003738 <runBWTask+0x210>)
 8003568:	f7fe ff93 	bl	8002492 <PIDConfigReset>
        PIDConfigReset(&pidSlow);
 800356c:	4873      	ldr	r0, [pc, #460]	; (800373c <runBWTask+0x214>)
 800356e:	f7fe ff90 	bl	8002492 <PIDConfigReset>
        PIDConfigReset(&pidFast);
 8003572:	4873      	ldr	r0, [pc, #460]	; (8003740 <runBWTask+0x218>)
 8003574:	f7fe ff8d 	bl	8002492 <PIDConfigReset>

        __SET_MOTOR_DIRECTION(DIR_BACKWARD);
 8003578:	2201      	movs	r2, #1
 800357a:	2104      	movs	r1, #4
 800357c:	4871      	ldr	r0, [pc, #452]	; (8003744 <runBWTask+0x21c>)
 800357e:	f002 fe95 	bl	80062ac <HAL_GPIO_WritePin>
 8003582:	2200      	movs	r2, #0
 8003584:	2108      	movs	r1, #8
 8003586:	486f      	ldr	r0, [pc, #444]	; (8003744 <runBWTask+0x21c>)
 8003588:	f002 fe90 	bl	80062ac <HAL_GPIO_WritePin>
 800358c:	2201      	movs	r2, #1
 800358e:	2120      	movs	r1, #32
 8003590:	486c      	ldr	r0, [pc, #432]	; (8003744 <runBWTask+0x21c>)
 8003592:	f002 fe8b 	bl	80062ac <HAL_GPIO_WritePin>
 8003596:	2200      	movs	r2, #0
 8003598:	2110      	movs	r1, #16
 800359a:	486a      	ldr	r0, [pc, #424]	; (8003744 <runBWTask+0x21c>)
 800359c:	f002 fe86 	bl	80062ac <HAL_GPIO_WritePin>

        __ON_TASK_END(&htim8, prevTask, curTask);
 80035a0:	4b69      	ldr	r3, [pc, #420]	; (8003748 <runBWTask+0x220>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2200      	movs	r2, #0
 80035a6:	635a      	str	r2, [r3, #52]	; 0x34
 80035a8:	4b67      	ldr	r3, [pc, #412]	; (8003748 <runBWTask+0x220>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2200      	movs	r2, #0
 80035ae:	639a      	str	r2, [r3, #56]	; 0x38
 80035b0:	4b5b      	ldr	r3, [pc, #364]	; (8003720 <runBWTask+0x1f8>)
 80035b2:	781a      	ldrb	r2, [r3, #0]
 80035b4:	4b65      	ldr	r3, [pc, #404]	; (800374c <runBWTask+0x224>)
 80035b6:	701a      	strb	r2, [r3, #0]
 80035b8:	4b59      	ldr	r3, [pc, #356]	; (8003720 <runBWTask+0x1f8>)
 80035ba:	220b      	movs	r2, #11
 80035bc:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 80035be:	4b64      	ldr	r3, [pc, #400]	; (8003750 <runBWTask+0x228>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]

        __CLEAR_CURCMD(curCmd);
 80035c4:	4b63      	ldr	r3, [pc, #396]	; (8003754 <runBWTask+0x22c>)
 80035c6:	2264      	movs	r2, #100	; 0x64
 80035c8:	701a      	strb	r2, [r3, #0]
 80035ca:	4b62      	ldr	r3, [pc, #392]	; (8003754 <runBWTask+0x22c>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 80035d0:	4a61      	ldr	r2, [pc, #388]	; (8003758 <runBWTask+0x230>)
 80035d2:	210f      	movs	r1, #15
 80035d4:	4861      	ldr	r0, [pc, #388]	; (800375c <runBWTask+0x234>)
 80035d6:	f00a fa8b 	bl	800daf0 <sniprintf>
 80035da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035de:	2206      	movs	r2, #6
 80035e0:	495f      	ldr	r1, [pc, #380]	; (8003760 <runBWTask+0x238>)
 80035e2:	4860      	ldr	r0, [pc, #384]	; (8003764 <runBWTask+0x23c>)
 80035e4:	f006 f995 	bl	8009912 <HAL_UART_Transmit>

        last_curTask_tick = HAL_GetTick();
 80035e8:	f002 f8be 	bl	8005768 <HAL_GetTick>
 80035ec:	4603      	mov	r3, r0
 80035ee:	4a5e      	ldr	r2, [pc, #376]	; (8003768 <runBWTask+0x240>)
 80035f0:	6013      	str	r3, [r2, #0]
        do
        {
          if (!manualMode)
 80035f2:	4b4e      	ldr	r3, [pc, #312]	; (800372c <runBWTask+0x204>)
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f000 8090 	beq.w	800371c <runBWTask+0x1f4>
            break;
          if (HAL_GetTick() - last_curTask_tick >= 10)
 80035fc:	f002 f8b4 	bl	8005768 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	4b59      	ldr	r3, [pc, #356]	; (8003768 <runBWTask+0x240>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b09      	cmp	r3, #9
 800360a:	d9f2      	bls.n	80035f2 <runBWTask+0xca>
          {
            StraightLineMove(SPEED_MODE_T);
 800360c:	2000      	movs	r0, #0
 800360e:	f7fe ff93 	bl	8002538 <StraightLineMove>
            last_curTask_tick = HAL_GetTick();
 8003612:	f002 f8a9 	bl	8005768 <HAL_GetTick>
 8003616:	4603      	mov	r3, r0
 8003618:	4a53      	ldr	r2, [pc, #332]	; (8003768 <runBWTask+0x240>)
 800361a:	6013      	str	r3, [r2, #0]
          if (!manualMode)
 800361c:	e7e9      	b.n	80035f2 <runBWTask+0xca>
        } while (1);
      }
      else
      {
        //			  osDelay(5000); // for video demo only
        targetDist = (float)curCmd.val;
 800361e:	4b4d      	ldr	r3, [pc, #308]	; (8003754 <runBWTask+0x22c>)
 8003620:	885b      	ldrh	r3, [r3, #2]
 8003622:	ee07 3a90 	vmov	s15, r3
 8003626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800362a:	4b3e      	ldr	r3, [pc, #248]	; (8003724 <runBWTask+0x1fc>)
 800362c:	edc3 7a00 	vstr	s15, [r3]
        // for target distance lesser than 15, move mode must be forced to SLOW
        if (targetDist <= 15)
 8003630:	4b3c      	ldr	r3, [pc, #240]	; (8003724 <runBWTask+0x1fc>)
 8003632:	edd3 7a00 	vldr	s15, [r3]
 8003636:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800363a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800363e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003642:	d802      	bhi.n	800364a <runBWTask+0x122>
          moveMode = SLOW;
 8003644:	4b49      	ldr	r3, [pc, #292]	; (800376c <runBWTask+0x244>)
 8003646:	2200      	movs	r2, #0
 8003648:	701a      	strb	r2, [r3, #0]

        if (targetDist >= 100)
 800364a:	4b36      	ldr	r3, [pc, #216]	; (8003724 <runBWTask+0x1fc>)
 800364c:	edd3 7a00 	vldr	s15, [r3]
 8003650:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003770 <runBWTask+0x248>
 8003654:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800365c:	db09      	blt.n	8003672 <runBWTask+0x14a>
          targetDist -= 2;
 800365e:	4b31      	ldr	r3, [pc, #196]	; (8003724 <runBWTask+0x1fc>)
 8003660:	edd3 7a00 	vldr	s15, [r3]
 8003664:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8003668:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800366c:	4b2d      	ldr	r3, [pc, #180]	; (8003724 <runBWTask+0x1fc>)
 800366e:	edc3 7a00 	vstr	s15, [r3]

        if (moveMode == SLOW)
 8003672:	4b3e      	ldr	r3, [pc, #248]	; (800376c <runBWTask+0x244>)
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d105      	bne.n	8003686 <runBWTask+0x15e>
        {
          RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_1);
 800367a:	2201      	movs	r2, #1
 800367c:	2100      	movs	r1, #0
 800367e:	4829      	ldr	r0, [pc, #164]	; (8003724 <runBWTask+0x1fc>)
 8003680:	f7ff f912 	bl	80028a8 <RobotMoveDist>
 8003684:	e004      	b.n	8003690 <runBWTask+0x168>
        }
        else
        {
          RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_2);
 8003686:	2202      	movs	r2, #2
 8003688:	2100      	movs	r1, #0
 800368a:	4826      	ldr	r0, [pc, #152]	; (8003724 <runBWTask+0x1fc>)
 800368c:	f7ff f90c 	bl	80028a8 <RobotMoveDist>
          // OLED_ShowString(40, 40, (uint8_t *)"BW");
        }

        __ON_TASK_END(&htim8, prevTask, curTask);
 8003690:	4b2d      	ldr	r3, [pc, #180]	; (8003748 <runBWTask+0x220>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2200      	movs	r2, #0
 8003696:	635a      	str	r2, [r3, #52]	; 0x34
 8003698:	4b2b      	ldr	r3, [pc, #172]	; (8003748 <runBWTask+0x220>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2200      	movs	r2, #0
 800369e:	639a      	str	r2, [r3, #56]	; 0x38
 80036a0:	4b1f      	ldr	r3, [pc, #124]	; (8003720 <runBWTask+0x1f8>)
 80036a2:	781a      	ldrb	r2, [r3, #0]
 80036a4:	4b29      	ldr	r3, [pc, #164]	; (800374c <runBWTask+0x224>)
 80036a6:	701a      	strb	r2, [r3, #0]
 80036a8:	4b1d      	ldr	r3, [pc, #116]	; (8003720 <runBWTask+0x1f8>)
 80036aa:	220b      	movs	r2, #11
 80036ac:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 80036ae:	4b28      	ldr	r3, [pc, #160]	; (8003750 <runBWTask+0x228>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]

        if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80036b4:	4b2f      	ldr	r3, [pc, #188]	; (8003774 <runBWTask+0x24c>)
 80036b6:	781a      	ldrb	r2, [r3, #0]
 80036b8:	4b2e      	ldr	r3, [pc, #184]	; (8003774 <runBWTask+0x24c>)
 80036ba:	785b      	ldrb	r3, [r3, #1]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d112      	bne.n	80036e6 <runBWTask+0x1be>
        {
          __CLEAR_CURCMD(curCmd);
 80036c0:	4b24      	ldr	r3, [pc, #144]	; (8003754 <runBWTask+0x22c>)
 80036c2:	2264      	movs	r2, #100	; 0x64
 80036c4:	701a      	strb	r2, [r3, #0]
 80036c6:	4b23      	ldr	r3, [pc, #140]	; (8003754 <runBWTask+0x22c>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	805a      	strh	r2, [r3, #2]
          __ACK_TASK_DONE(&huart3, rxMsg);
 80036cc:	4a22      	ldr	r2, [pc, #136]	; (8003758 <runBWTask+0x230>)
 80036ce:	210f      	movs	r1, #15
 80036d0:	4822      	ldr	r0, [pc, #136]	; (800375c <runBWTask+0x234>)
 80036d2:	f00a fa0d 	bl	800daf0 <sniprintf>
 80036d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036da:	2206      	movs	r2, #6
 80036dc:	4920      	ldr	r1, [pc, #128]	; (8003760 <runBWTask+0x238>)
 80036de:	4821      	ldr	r0, [pc, #132]	; (8003764 <runBWTask+0x23c>)
 80036e0:	f006 f917 	bl	8009912 <HAL_UART_Transmit>
 80036e4:	e724      	b.n	8003530 <runBWTask+0x8>
          // HAL_UART_Transmit(&huart3, (uint8_t *)(curTask), 6, 0xFFFF);
        }
        else
          __READ_COMMAND(cQueue, curCmd, rxMsg);
 80036e6:	4b23      	ldr	r3, [pc, #140]	; (8003774 <runBWTask+0x24c>)
 80036e8:	785b      	ldrb	r3, [r3, #1]
 80036ea:	4a1a      	ldr	r2, [pc, #104]	; (8003754 <runBWTask+0x22c>)
 80036ec:	4921      	ldr	r1, [pc, #132]	; (8003774 <runBWTask+0x24c>)
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	6013      	str	r3, [r2, #0]
 80036f6:	4b1f      	ldr	r3, [pc, #124]	; (8003774 <runBWTask+0x24c>)
 80036f8:	785b      	ldrb	r3, [r3, #1]
 80036fa:	3301      	adds	r3, #1
 80036fc:	4a1d      	ldr	r2, [pc, #116]	; (8003774 <runBWTask+0x24c>)
 80036fe:	7892      	ldrb	r2, [r2, #2]
 8003700:	fb93 f1f2 	sdiv	r1, r3, r2
 8003704:	fb01 f202 	mul.w	r2, r1, r2
 8003708:	1a9b      	subs	r3, r3, r2
 800370a:	b2da      	uxtb	r2, r3
 800370c:	4b19      	ldr	r3, [pc, #100]	; (8003774 <runBWTask+0x24c>)
 800370e:	705a      	strb	r2, [r3, #1]
 8003710:	4a19      	ldr	r2, [pc, #100]	; (8003778 <runBWTask+0x250>)
 8003712:	210f      	movs	r1, #15
 8003714:	4811      	ldr	r0, [pc, #68]	; (800375c <runBWTask+0x234>)
 8003716:	f00a f9eb 	bl	800daf0 <sniprintf>
 800371a:	e709      	b.n	8003530 <runBWTask+0x8>
            break;
 800371c:	bf00      	nop
    if (curTask != TASK_MOVE_BACKWARD)
 800371e:	e707      	b.n	8003530 <runBWTask+0x8>
 8003720:	20000134 	.word	0x20000134
 8003724:	200004e8 	.word	0x200004e8
 8003728:	200004ee 	.word	0x200004ee
 800372c:	200004d0 	.word	0x200004d0
 8003730:	200004d8 	.word	0x200004d8
 8003734:	200004de 	.word	0x200004de
 8003738:	20000508 	.word	0x20000508
 800373c:	200004f4 	.word	0x200004f4
 8003740:	2000051c 	.word	0x2000051c
 8003744:	40020000 	.word	0x40020000
 8003748:	200003c0 	.word	0x200003c0
 800374c:	20000135 	.word	0x20000135
 8003750:	20000540 	.word	0x20000540
 8003754:	200004bc 	.word	0x200004bc
 8003758:	0800e4f0 	.word	0x0800e4f0
 800375c:	200004c0 	.word	0x200004c0
 8003760:	0800e4f8 	.word	0x0800e4f8
 8003764:	20000408 	.word	0x20000408
 8003768:	200004e4 	.word	0x200004e4
 800376c:	20000136 	.word	0x20000136
 8003770:	42c80000 	.word	0x42c80000
 8003774:	20000488 	.word	0x20000488
 8003778:	0800e500 	.word	0x0800e500

0800377c <runFLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFLTask */
void runFLTask(void *argument)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  // osDelay(100);

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_FL)
 8003784:	4b94      	ldr	r3, [pc, #592]	; (80039d8 <runFLTask+0x25c>)
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2b02      	cmp	r3, #2
 800378a:	d004      	beq.n	8003796 <runFLTask+0x1a>
      osDelay(1000);
 800378c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003790:	f007 fa0a 	bl	800aba8 <osDelay>
 8003794:	e7f6      	b.n	8003784 <runFLTask+0x8>
    else
    {

      switch (curCmd.val)
 8003796:	4b91      	ldr	r3, [pc, #580]	; (80039dc <runFLTask+0x260>)
 8003798:	885b      	ldrh	r3, [r3, #2]
 800379a:	2b14      	cmp	r3, #20
 800379c:	f000 8083 	beq.w	80038a6 <runFLTask+0x12a>
 80037a0:	2b1e      	cmp	r3, #30
 80037a2:	f040 80f8 	bne.w	8003996 <runFLTask+0x21a>
      {
      case 30: // FL30 (3x2)
        targetDist = 5;
 80037a6:	4b8e      	ldr	r3, [pc, #568]	; (80039e0 <runFLTask+0x264>)
 80037a8:	4a8e      	ldr	r2, [pc, #568]	; (80039e4 <runFLTask+0x268>)
 80037aa:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80037ac:	2200      	movs	r2, #0
 80037ae:	2101      	movs	r1, #1
 80037b0:	488b      	ldr	r0, [pc, #556]	; (80039e0 <runFLTask+0x264>)
 80037b2:	f7ff f879 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_FL30], &htim8, &htim1, targetAngle);
 80037b6:	4b8c      	ldr	r3, [pc, #560]	; (80039e8 <runFLTask+0x26c>)
 80037b8:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 80037bc:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80039ec <runFLTask+0x270>
 80037c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037c8:	dd02      	ble.n	80037d0 <runFLTask+0x54>
 80037ca:	f240 1309 	movw	r3, #265	; 0x109
 80037ce:	e012      	b.n	80037f6 <runFLTask+0x7a>
 80037d0:	4b85      	ldr	r3, [pc, #532]	; (80039e8 <runFLTask+0x26c>)
 80037d2:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 80037d6:	ed9f 7a86 	vldr	s14, [pc, #536]	; 80039f0 <runFLTask+0x274>
 80037da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037e2:	d501      	bpl.n	80037e8 <runFLTask+0x6c>
 80037e4:	2346      	movs	r3, #70	; 0x46
 80037e6:	e006      	b.n	80037f6 <runFLTask+0x7a>
 80037e8:	4b7f      	ldr	r3, [pc, #508]	; (80039e8 <runFLTask+0x26c>)
 80037ea:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 80037ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037f2:	ee17 3a90 	vmov	r3, s15
 80037f6:	4a7f      	ldr	r2, [pc, #508]	; (80039f4 <runFLTask+0x278>)
 80037f8:	6812      	ldr	r2, [r2, #0]
 80037fa:	6413      	str	r3, [r2, #64]	; 0x40
 80037fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003800:	f001 ffbe 	bl	8005780 <HAL_Delay>
 8003804:	4b78      	ldr	r3, [pc, #480]	; (80039e8 <runFLTask+0x26c>)
 8003806:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800380a:	4a7b      	ldr	r2, [pc, #492]	; (80039f8 <runFLTask+0x27c>)
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	4b76      	ldr	r3, [pc, #472]	; (80039e8 <runFLTask+0x26c>)
 8003810:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8003814:	2b00      	cmp	r3, #0
 8003816:	bf0c      	ite	eq
 8003818:	2301      	moveq	r3, #1
 800381a:	2300      	movne	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	461a      	mov	r2, r3
 8003820:	2104      	movs	r1, #4
 8003822:	4876      	ldr	r0, [pc, #472]	; (80039fc <runFLTask+0x280>)
 8003824:	f002 fd42 	bl	80062ac <HAL_GPIO_WritePin>
 8003828:	4b6f      	ldr	r3, [pc, #444]	; (80039e8 <runFLTask+0x26c>)
 800382a:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800382e:	2b00      	cmp	r3, #0
 8003830:	bf14      	ite	ne
 8003832:	2301      	movne	r3, #1
 8003834:	2300      	moveq	r3, #0
 8003836:	b2db      	uxtb	r3, r3
 8003838:	461a      	mov	r2, r3
 800383a:	2108      	movs	r1, #8
 800383c:	486f      	ldr	r0, [pc, #444]	; (80039fc <runFLTask+0x280>)
 800383e:	f002 fd35 	bl	80062ac <HAL_GPIO_WritePin>
 8003842:	4b69      	ldr	r3, [pc, #420]	; (80039e8 <runFLTask+0x26c>)
 8003844:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8003848:	2b00      	cmp	r3, #0
 800384a:	bf0c      	ite	eq
 800384c:	2301      	moveq	r3, #1
 800384e:	2300      	movne	r3, #0
 8003850:	b2db      	uxtb	r3, r3
 8003852:	461a      	mov	r2, r3
 8003854:	2120      	movs	r1, #32
 8003856:	4869      	ldr	r0, [pc, #420]	; (80039fc <runFLTask+0x280>)
 8003858:	f002 fd28 	bl	80062ac <HAL_GPIO_WritePin>
 800385c:	4b62      	ldr	r3, [pc, #392]	; (80039e8 <runFLTask+0x26c>)
 800385e:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8003862:	2b00      	cmp	r3, #0
 8003864:	bf14      	ite	ne
 8003866:	2301      	movne	r3, #1
 8003868:	2300      	moveq	r3, #0
 800386a:	b2db      	uxtb	r3, r3
 800386c:	461a      	mov	r2, r3
 800386e:	2110      	movs	r1, #16
 8003870:	4862      	ldr	r0, [pc, #392]	; (80039fc <runFLTask+0x280>)
 8003872:	f002 fd1b 	bl	80062ac <HAL_GPIO_WritePin>
 8003876:	4b5c      	ldr	r3, [pc, #368]	; (80039e8 <runFLTask+0x26c>)
 8003878:	f8b3 20f0 	ldrh.w	r2, [r3, #240]	; 0xf0
 800387c:	4b60      	ldr	r3, [pc, #384]	; (8003a00 <runFLTask+0x284>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	635a      	str	r2, [r3, #52]	; 0x34
 8003882:	4b59      	ldr	r3, [pc, #356]	; (80039e8 <runFLTask+0x26c>)
 8003884:	f8b3 20f2 	ldrh.w	r2, [r3, #242]	; 0xf2
 8003888:	4b5d      	ldr	r3, [pc, #372]	; (8003a00 <runFLTask+0x284>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800388e:	485a      	ldr	r0, [pc, #360]	; (80039f8 <runFLTask+0x27c>)
 8003890:	f7ff fafe 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 3;
 8003894:	4b52      	ldr	r3, [pc, #328]	; (80039e0 <runFLTask+0x264>)
 8003896:	4a5b      	ldr	r2, [pc, #364]	; (8003a04 <runFLTask+0x288>)
 8003898:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 800389a:	2200      	movs	r2, #0
 800389c:	2100      	movs	r1, #0
 800389e:	4850      	ldr	r0, [pc, #320]	; (80039e0 <runFLTask+0x264>)
 80038a0:	f7ff f802 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 80038a4:	e111      	b.n	8003aca <runFLTask+0x34e>
      case 20: // FL20 (outdoor 3x1)
        targetDist = 5;
 80038a6:	4b4e      	ldr	r3, [pc, #312]	; (80039e0 <runFLTask+0x264>)
 80038a8:	4a4e      	ldr	r2, [pc, #312]	; (80039e4 <runFLTask+0x268>)
 80038aa:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80038ac:	2200      	movs	r2, #0
 80038ae:	2101      	movs	r1, #1
 80038b0:	484b      	ldr	r0, [pc, #300]	; (80039e0 <runFLTask+0x264>)
 80038b2:	f7fe fff9 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_FL20], &htim8, &htim1, targetAngle);
 80038b6:	4b4c      	ldr	r3, [pc, #304]	; (80039e8 <runFLTask+0x26c>)
 80038b8:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80038bc:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80039ec <runFLTask+0x270>
 80038c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c8:	dd02      	ble.n	80038d0 <runFLTask+0x154>
 80038ca:	f240 1309 	movw	r3, #265	; 0x109
 80038ce:	e012      	b.n	80038f6 <runFLTask+0x17a>
 80038d0:	4b45      	ldr	r3, [pc, #276]	; (80039e8 <runFLTask+0x26c>)
 80038d2:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80038d6:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80039f0 <runFLTask+0x274>
 80038da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038e2:	d501      	bpl.n	80038e8 <runFLTask+0x16c>
 80038e4:	2346      	movs	r3, #70	; 0x46
 80038e6:	e006      	b.n	80038f6 <runFLTask+0x17a>
 80038e8:	4b3f      	ldr	r3, [pc, #252]	; (80039e8 <runFLTask+0x26c>)
 80038ea:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80038ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038f2:	ee17 3a90 	vmov	r3, s15
 80038f6:	4a3f      	ldr	r2, [pc, #252]	; (80039f4 <runFLTask+0x278>)
 80038f8:	6812      	ldr	r2, [r2, #0]
 80038fa:	6413      	str	r3, [r2, #64]	; 0x40
 80038fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003900:	f001 ff3e 	bl	8005780 <HAL_Delay>
 8003904:	4b38      	ldr	r3, [pc, #224]	; (80039e8 <runFLTask+0x26c>)
 8003906:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800390a:	4a3b      	ldr	r2, [pc, #236]	; (80039f8 <runFLTask+0x27c>)
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	4b36      	ldr	r3, [pc, #216]	; (80039e8 <runFLTask+0x26c>)
 8003910:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8003914:	2b00      	cmp	r3, #0
 8003916:	bf0c      	ite	eq
 8003918:	2301      	moveq	r3, #1
 800391a:	2300      	movne	r3, #0
 800391c:	b2db      	uxtb	r3, r3
 800391e:	461a      	mov	r2, r3
 8003920:	2104      	movs	r1, #4
 8003922:	4836      	ldr	r0, [pc, #216]	; (80039fc <runFLTask+0x280>)
 8003924:	f002 fcc2 	bl	80062ac <HAL_GPIO_WritePin>
 8003928:	4b2f      	ldr	r3, [pc, #188]	; (80039e8 <runFLTask+0x26c>)
 800392a:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800392e:	2b00      	cmp	r3, #0
 8003930:	bf14      	ite	ne
 8003932:	2301      	movne	r3, #1
 8003934:	2300      	moveq	r3, #0
 8003936:	b2db      	uxtb	r3, r3
 8003938:	461a      	mov	r2, r3
 800393a:	2108      	movs	r1, #8
 800393c:	482f      	ldr	r0, [pc, #188]	; (80039fc <runFLTask+0x280>)
 800393e:	f002 fcb5 	bl	80062ac <HAL_GPIO_WritePin>
 8003942:	4b29      	ldr	r3, [pc, #164]	; (80039e8 <runFLTask+0x26c>)
 8003944:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8003948:	2b00      	cmp	r3, #0
 800394a:	bf0c      	ite	eq
 800394c:	2301      	moveq	r3, #1
 800394e:	2300      	movne	r3, #0
 8003950:	b2db      	uxtb	r3, r3
 8003952:	461a      	mov	r2, r3
 8003954:	2120      	movs	r1, #32
 8003956:	4829      	ldr	r0, [pc, #164]	; (80039fc <runFLTask+0x280>)
 8003958:	f002 fca8 	bl	80062ac <HAL_GPIO_WritePin>
 800395c:	4b22      	ldr	r3, [pc, #136]	; (80039e8 <runFLTask+0x26c>)
 800395e:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8003962:	2b00      	cmp	r3, #0
 8003964:	bf14      	ite	ne
 8003966:	2301      	movne	r3, #1
 8003968:	2300      	moveq	r3, #0
 800396a:	b2db      	uxtb	r3, r3
 800396c:	461a      	mov	r2, r3
 800396e:	2110      	movs	r1, #16
 8003970:	4822      	ldr	r0, [pc, #136]	; (80039fc <runFLTask+0x280>)
 8003972:	f002 fc9b 	bl	80062ac <HAL_GPIO_WritePin>
 8003976:	4b1c      	ldr	r3, [pc, #112]	; (80039e8 <runFLTask+0x26c>)
 8003978:	f8b3 20b0 	ldrh.w	r2, [r3, #176]	; 0xb0
 800397c:	4b20      	ldr	r3, [pc, #128]	; (8003a00 <runFLTask+0x284>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	635a      	str	r2, [r3, #52]	; 0x34
 8003982:	4b19      	ldr	r3, [pc, #100]	; (80039e8 <runFLTask+0x26c>)
 8003984:	f8b3 20b2 	ldrh.w	r2, [r3, #178]	; 0xb2
 8003988:	4b1d      	ldr	r3, [pc, #116]	; (8003a00 <runFLTask+0x284>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800398e:	481a      	ldr	r0, [pc, #104]	; (80039f8 <runFLTask+0x27c>)
 8003990:	f7ff fa7e 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        // targetDist = 7;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 8003994:	e099      	b.n	8003aca <runFLTask+0x34e>
      default: // FL00 (indoor 3x1)
        targetDist = 11;
 8003996:	4b12      	ldr	r3, [pc, #72]	; (80039e0 <runFLTask+0x264>)
 8003998:	4a1b      	ldr	r2, [pc, #108]	; (8003a08 <runFLTask+0x28c>)
 800399a:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 800399c:	2200      	movs	r2, #0
 800399e:	2101      	movs	r1, #1
 80039a0:	480f      	ldr	r0, [pc, #60]	; (80039e0 <runFLTask+0x264>)
 80039a2:	f7fe ff81 	bl	80028a8 <RobotMoveDist>

        __SET_CMD_CONFIG(cfgs[CONFIG_FL00], &htim8, &htim1, targetAngle);
 80039a6:	4b10      	ldr	r3, [pc, #64]	; (80039e8 <runFLTask+0x26c>)
 80039a8:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80039ac:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80039ec <runFLTask+0x270>
 80039b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b8:	dd02      	ble.n	80039c0 <runFLTask+0x244>
 80039ba:	f240 1309 	movw	r3, #265	; 0x109
 80039be:	e02c      	b.n	8003a1a <runFLTask+0x29e>
 80039c0:	4b09      	ldr	r3, [pc, #36]	; (80039e8 <runFLTask+0x26c>)
 80039c2:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80039c6:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80039f0 <runFLTask+0x274>
 80039ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d2:	d51b      	bpl.n	8003a0c <runFLTask+0x290>
 80039d4:	2346      	movs	r3, #70	; 0x46
 80039d6:	e020      	b.n	8003a1a <runFLTask+0x29e>
 80039d8:	20000134 	.word	0x20000134
 80039dc:	200004bc 	.word	0x200004bc
 80039e0:	200004e8 	.word	0x200004e8
 80039e4:	40a00000 	.word	0x40a00000
 80039e8:	20000004 	.word	0x20000004
 80039ec:	43848000 	.word	0x43848000
 80039f0:	428c0000 	.word	0x428c0000
 80039f4:	200002a0 	.word	0x200002a0
 80039f8:	200004d4 	.word	0x200004d4
 80039fc:	40020000 	.word	0x40020000
 8003a00:	200003c0 	.word	0x200003c0
 8003a04:	40400000 	.word	0x40400000
 8003a08:	41300000 	.word	0x41300000
 8003a0c:	4b4e      	ldr	r3, [pc, #312]	; (8003b48 <runFLTask+0x3cc>)
 8003a0e:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003a12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a16:	ee17 3a90 	vmov	r3, s15
 8003a1a:	4a4c      	ldr	r2, [pc, #304]	; (8003b4c <runFLTask+0x3d0>)
 8003a1c:	6812      	ldr	r2, [r2, #0]
 8003a1e:	6413      	str	r3, [r2, #64]	; 0x40
 8003a20:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003a24:	f001 feac 	bl	8005780 <HAL_Delay>
 8003a28:	4b47      	ldr	r3, [pc, #284]	; (8003b48 <runFLTask+0x3cc>)
 8003a2a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a2c:	4a48      	ldr	r2, [pc, #288]	; (8003b50 <runFLTask+0x3d4>)
 8003a2e:	6013      	str	r3, [r2, #0]
 8003a30:	4b45      	ldr	r3, [pc, #276]	; (8003b48 <runFLTask+0x3cc>)
 8003a32:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	bf0c      	ite	eq
 8003a3a:	2301      	moveq	r3, #1
 8003a3c:	2300      	movne	r3, #0
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	461a      	mov	r2, r3
 8003a42:	2104      	movs	r1, #4
 8003a44:	4843      	ldr	r0, [pc, #268]	; (8003b54 <runFLTask+0x3d8>)
 8003a46:	f002 fc31 	bl	80062ac <HAL_GPIO_WritePin>
 8003a4a:	4b3f      	ldr	r3, [pc, #252]	; (8003b48 <runFLTask+0x3cc>)
 8003a4c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	bf14      	ite	ne
 8003a54:	2301      	movne	r3, #1
 8003a56:	2300      	moveq	r3, #0
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	2108      	movs	r1, #8
 8003a5e:	483d      	ldr	r0, [pc, #244]	; (8003b54 <runFLTask+0x3d8>)
 8003a60:	f002 fc24 	bl	80062ac <HAL_GPIO_WritePin>
 8003a64:	4b38      	ldr	r3, [pc, #224]	; (8003b48 <runFLTask+0x3cc>)
 8003a66:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	bf0c      	ite	eq
 8003a6e:	2301      	moveq	r3, #1
 8003a70:	2300      	movne	r3, #0
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	461a      	mov	r2, r3
 8003a76:	2120      	movs	r1, #32
 8003a78:	4836      	ldr	r0, [pc, #216]	; (8003b54 <runFLTask+0x3d8>)
 8003a7a:	f002 fc17 	bl	80062ac <HAL_GPIO_WritePin>
 8003a7e:	4b32      	ldr	r3, [pc, #200]	; (8003b48 <runFLTask+0x3cc>)
 8003a80:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	bf14      	ite	ne
 8003a88:	2301      	movne	r3, #1
 8003a8a:	2300      	moveq	r3, #0
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	461a      	mov	r2, r3
 8003a90:	2110      	movs	r1, #16
 8003a92:	4830      	ldr	r0, [pc, #192]	; (8003b54 <runFLTask+0x3d8>)
 8003a94:	f002 fc0a 	bl	80062ac <HAL_GPIO_WritePin>
 8003a98:	4b2b      	ldr	r3, [pc, #172]	; (8003b48 <runFLTask+0x3cc>)
 8003a9a:	f8b3 2070 	ldrh.w	r2, [r3, #112]	; 0x70
 8003a9e:	4b2e      	ldr	r3, [pc, #184]	; (8003b58 <runFLTask+0x3dc>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	635a      	str	r2, [r3, #52]	; 0x34
 8003aa4:	4b28      	ldr	r3, [pc, #160]	; (8003b48 <runFLTask+0x3cc>)
 8003aa6:	f8b3 2072 	ldrh.w	r2, [r3, #114]	; 0x72
 8003aaa:	4b2b      	ldr	r3, [pc, #172]	; (8003b58 <runFLTask+0x3dc>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003ab0:	4827      	ldr	r0, [pc, #156]	; (8003b50 <runFLTask+0x3d4>)
 8003ab2:	f7ff f9ed 	bl	8002e90 <RobotTurn>

        targetDist = 2;
 8003ab6:	4b29      	ldr	r3, [pc, #164]	; (8003b5c <runFLTask+0x3e0>)
 8003ab8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003abc:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003abe:	2200      	movs	r2, #0
 8003ac0:	2101      	movs	r1, #1
 8003ac2:	4826      	ldr	r0, [pc, #152]	; (8003b5c <runFLTask+0x3e0>)
 8003ac4:	f7fe fef0 	bl	80028a8 <RobotMoveDist>

        break;
 8003ac8:	bf00      	nop
      }
      clickOnce = 0;
 8003aca:	4b25      	ldr	r3, [pc, #148]	; (8003b60 <runFLTask+0x3e4>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8003ad0:	4b24      	ldr	r3, [pc, #144]	; (8003b64 <runFLTask+0x3e8>)
 8003ad2:	781a      	ldrb	r2, [r3, #0]
 8003ad4:	4b24      	ldr	r3, [pc, #144]	; (8003b68 <runFLTask+0x3ec>)
 8003ad6:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8003ad8:	4b22      	ldr	r3, [pc, #136]	; (8003b64 <runFLTask+0x3e8>)
 8003ada:	220b      	movs	r2, #11
 8003adc:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8003ade:	4b23      	ldr	r3, [pc, #140]	; (8003b6c <runFLTask+0x3f0>)
 8003ae0:	781a      	ldrb	r2, [r3, #0]
 8003ae2:	4b22      	ldr	r3, [pc, #136]	; (8003b6c <runFLTask+0x3f0>)
 8003ae4:	785b      	ldrb	r3, [r3, #1]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d112      	bne.n	8003b10 <runFLTask+0x394>
      {
        __CLEAR_CURCMD(curCmd);
 8003aea:	4b21      	ldr	r3, [pc, #132]	; (8003b70 <runFLTask+0x3f4>)
 8003aec:	2264      	movs	r2, #100	; 0x64
 8003aee:	701a      	strb	r2, [r3, #0]
 8003af0:	4b1f      	ldr	r3, [pc, #124]	; (8003b70 <runFLTask+0x3f4>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8003af6:	4a1f      	ldr	r2, [pc, #124]	; (8003b74 <runFLTask+0x3f8>)
 8003af8:	210f      	movs	r1, #15
 8003afa:	481f      	ldr	r0, [pc, #124]	; (8003b78 <runFLTask+0x3fc>)
 8003afc:	f009 fff8 	bl	800daf0 <sniprintf>
 8003b00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b04:	2206      	movs	r2, #6
 8003b06:	491d      	ldr	r1, [pc, #116]	; (8003b7c <runFLTask+0x400>)
 8003b08:	481d      	ldr	r0, [pc, #116]	; (8003b80 <runFLTask+0x404>)
 8003b0a:	f005 ff02 	bl	8009912 <HAL_UART_Transmit>
 8003b0e:	e639      	b.n	8003784 <runFLTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003b10:	4b16      	ldr	r3, [pc, #88]	; (8003b6c <runFLTask+0x3f0>)
 8003b12:	785b      	ldrb	r3, [r3, #1]
 8003b14:	4a16      	ldr	r2, [pc, #88]	; (8003b70 <runFLTask+0x3f4>)
 8003b16:	4915      	ldr	r1, [pc, #84]	; (8003b6c <runFLTask+0x3f0>)
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	6013      	str	r3, [r2, #0]
 8003b20:	4b12      	ldr	r3, [pc, #72]	; (8003b6c <runFLTask+0x3f0>)
 8003b22:	785b      	ldrb	r3, [r3, #1]
 8003b24:	3301      	adds	r3, #1
 8003b26:	4a11      	ldr	r2, [pc, #68]	; (8003b6c <runFLTask+0x3f0>)
 8003b28:	7892      	ldrb	r2, [r2, #2]
 8003b2a:	fb93 f1f2 	sdiv	r1, r3, r2
 8003b2e:	fb01 f202 	mul.w	r2, r1, r2
 8003b32:	1a9b      	subs	r3, r3, r2
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	4b0d      	ldr	r3, [pc, #52]	; (8003b6c <runFLTask+0x3f0>)
 8003b38:	705a      	strb	r2, [r3, #1]
 8003b3a:	4a12      	ldr	r2, [pc, #72]	; (8003b84 <runFLTask+0x408>)
 8003b3c:	210f      	movs	r1, #15
 8003b3e:	480e      	ldr	r0, [pc, #56]	; (8003b78 <runFLTask+0x3fc>)
 8003b40:	f009 ffd6 	bl	800daf0 <sniprintf>
    if (curTask != TASK_FL)
 8003b44:	e61e      	b.n	8003784 <runFLTask+0x8>
 8003b46:	bf00      	nop
 8003b48:	20000004 	.word	0x20000004
 8003b4c:	200002a0 	.word	0x200002a0
 8003b50:	200004d4 	.word	0x200004d4
 8003b54:	40020000 	.word	0x40020000
 8003b58:	200003c0 	.word	0x200003c0
 8003b5c:	200004e8 	.word	0x200004e8
 8003b60:	20000540 	.word	0x20000540
 8003b64:	20000134 	.word	0x20000134
 8003b68:	20000135 	.word	0x20000135
 8003b6c:	20000488 	.word	0x20000488
 8003b70:	200004bc 	.word	0x200004bc
 8003b74:	0800e4f0 	.word	0x0800e4f0
 8003b78:	200004c0 	.word	0x200004c0
 8003b7c:	0800e4f8 	.word	0x0800e4f8
 8003b80:	20000408 	.word	0x20000408
 8003b84:	0800e500 	.word	0x0800e500

08003b88 <runFRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFRTask */
void runFRTask(void *argument)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFRTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_FR)
 8003b90:	4b99      	ldr	r3, [pc, #612]	; (8003df8 <runFRTask+0x270>)
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	2b03      	cmp	r3, #3
 8003b96:	d004      	beq.n	8003ba2 <runFRTask+0x1a>
      osDelay(1000);
 8003b98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b9c:	f007 f804 	bl	800aba8 <osDelay>
 8003ba0:	e7f6      	b.n	8003b90 <runFRTask+0x8>
    else
    {

      switch (curCmd.val)
 8003ba2:	4b96      	ldr	r3, [pc, #600]	; (8003dfc <runFRTask+0x274>)
 8003ba4:	885b      	ldrh	r3, [r3, #2]
 8003ba6:	2b14      	cmp	r3, #20
 8003ba8:	f000 8085 	beq.w	8003cb6 <runFRTask+0x12e>
 8003bac:	2b1e      	cmp	r3, #30
 8003bae:	f040 8101 	bne.w	8003db4 <runFRTask+0x22c>
      {
      case 30: // FR30 (outdoor)
        targetDist = 4;
 8003bb2:	4b93      	ldr	r3, [pc, #588]	; (8003e00 <runFRTask+0x278>)
 8003bb4:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003bb8:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003bba:	2200      	movs	r2, #0
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	4890      	ldr	r0, [pc, #576]	; (8003e00 <runFRTask+0x278>)
 8003bc0:	f7fe fe72 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_FR30], &htim8, &htim1, targetAngle);
 8003bc4:	4b8f      	ldr	r3, [pc, #572]	; (8003e04 <runFRTask+0x27c>)
 8003bc6:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8003bca:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8003e08 <runFRTask+0x280>
 8003bce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bd6:	dd02      	ble.n	8003bde <runFRTask+0x56>
 8003bd8:	f240 1309 	movw	r3, #265	; 0x109
 8003bdc:	e012      	b.n	8003c04 <runFRTask+0x7c>
 8003bde:	4b89      	ldr	r3, [pc, #548]	; (8003e04 <runFRTask+0x27c>)
 8003be0:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8003be4:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8003e0c <runFRTask+0x284>
 8003be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bf0:	d501      	bpl.n	8003bf6 <runFRTask+0x6e>
 8003bf2:	2346      	movs	r3, #70	; 0x46
 8003bf4:	e006      	b.n	8003c04 <runFRTask+0x7c>
 8003bf6:	4b83      	ldr	r3, [pc, #524]	; (8003e04 <runFRTask+0x27c>)
 8003bf8:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8003bfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c00:	ee17 3a90 	vmov	r3, s15
 8003c04:	4a82      	ldr	r2, [pc, #520]	; (8003e10 <runFRTask+0x288>)
 8003c06:	6812      	ldr	r2, [r2, #0]
 8003c08:	6413      	str	r3, [r2, #64]	; 0x40
 8003c0a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003c0e:	f001 fdb7 	bl	8005780 <HAL_Delay>
 8003c12:	4b7c      	ldr	r3, [pc, #496]	; (8003e04 <runFRTask+0x27c>)
 8003c14:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003c18:	4a7e      	ldr	r2, [pc, #504]	; (8003e14 <runFRTask+0x28c>)
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	4b79      	ldr	r3, [pc, #484]	; (8003e04 <runFRTask+0x27c>)
 8003c1e:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	bf0c      	ite	eq
 8003c26:	2301      	moveq	r3, #1
 8003c28:	2300      	movne	r3, #0
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	2104      	movs	r1, #4
 8003c30:	4879      	ldr	r0, [pc, #484]	; (8003e18 <runFRTask+0x290>)
 8003c32:	f002 fb3b 	bl	80062ac <HAL_GPIO_WritePin>
 8003c36:	4b73      	ldr	r3, [pc, #460]	; (8003e04 <runFRTask+0x27c>)
 8003c38:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	bf14      	ite	ne
 8003c40:	2301      	movne	r3, #1
 8003c42:	2300      	moveq	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	461a      	mov	r2, r3
 8003c48:	2108      	movs	r1, #8
 8003c4a:	4873      	ldr	r0, [pc, #460]	; (8003e18 <runFRTask+0x290>)
 8003c4c:	f002 fb2e 	bl	80062ac <HAL_GPIO_WritePin>
 8003c50:	4b6c      	ldr	r3, [pc, #432]	; (8003e04 <runFRTask+0x27c>)
 8003c52:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	bf0c      	ite	eq
 8003c5a:	2301      	moveq	r3, #1
 8003c5c:	2300      	movne	r3, #0
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	461a      	mov	r2, r3
 8003c62:	2120      	movs	r1, #32
 8003c64:	486c      	ldr	r0, [pc, #432]	; (8003e18 <runFRTask+0x290>)
 8003c66:	f002 fb21 	bl	80062ac <HAL_GPIO_WritePin>
 8003c6a:	4b66      	ldr	r3, [pc, #408]	; (8003e04 <runFRTask+0x27c>)
 8003c6c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	bf14      	ite	ne
 8003c74:	2301      	movne	r3, #1
 8003c76:	2300      	moveq	r3, #0
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	2110      	movs	r1, #16
 8003c7e:	4866      	ldr	r0, [pc, #408]	; (8003e18 <runFRTask+0x290>)
 8003c80:	f002 fb14 	bl	80062ac <HAL_GPIO_WritePin>
 8003c84:	4b5f      	ldr	r3, [pc, #380]	; (8003e04 <runFRTask+0x27c>)
 8003c86:	f8b3 2100 	ldrh.w	r2, [r3, #256]	; 0x100
 8003c8a:	4b64      	ldr	r3, [pc, #400]	; (8003e1c <runFRTask+0x294>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	635a      	str	r2, [r3, #52]	; 0x34
 8003c90:	4b5c      	ldr	r3, [pc, #368]	; (8003e04 <runFRTask+0x27c>)
 8003c92:	f8b3 2102 	ldrh.w	r2, [r3, #258]	; 0x102
 8003c96:	4b61      	ldr	r3, [pc, #388]	; (8003e1c <runFRTask+0x294>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003c9c:	485d      	ldr	r0, [pc, #372]	; (8003e14 <runFRTask+0x28c>)
 8003c9e:	f7ff f8f7 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 2;
 8003ca2:	4b57      	ldr	r3, [pc, #348]	; (8003e00 <runFRTask+0x278>)
 8003ca4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ca8:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003caa:	2200      	movs	r2, #0
 8003cac:	2100      	movs	r1, #0
 8003cae:	4854      	ldr	r0, [pc, #336]	; (8003e00 <runFRTask+0x278>)
 8003cb0:	f7fe fdfa 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 8003cb4:	e115      	b.n	8003ee2 <runFRTask+0x35a>
      case 20: // FR20 (outdoor 3x1)
        targetDist = 4;
 8003cb6:	4b52      	ldr	r3, [pc, #328]	; (8003e00 <runFRTask+0x278>)
 8003cb8:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003cbc:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2101      	movs	r1, #1
 8003cc2:	484f      	ldr	r0, [pc, #316]	; (8003e00 <runFRTask+0x278>)
 8003cc4:	f7fe fdf0 	bl	80028a8 <RobotMoveDist>
        osDelay(10);
 8003cc8:	200a      	movs	r0, #10
 8003cca:	f006 ff6d 	bl	800aba8 <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_FR20], &htim8, &htim1, targetAngle);
 8003cce:	4b4d      	ldr	r3, [pc, #308]	; (8003e04 <runFRTask+0x27c>)
 8003cd0:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003cd4:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8003e08 <runFRTask+0x280>
 8003cd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce0:	dd02      	ble.n	8003ce8 <runFRTask+0x160>
 8003ce2:	f240 1309 	movw	r3, #265	; 0x109
 8003ce6:	e012      	b.n	8003d0e <runFRTask+0x186>
 8003ce8:	4b46      	ldr	r3, [pc, #280]	; (8003e04 <runFRTask+0x27c>)
 8003cea:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003cee:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003e0c <runFRTask+0x284>
 8003cf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cfa:	d501      	bpl.n	8003d00 <runFRTask+0x178>
 8003cfc:	2346      	movs	r3, #70	; 0x46
 8003cfe:	e006      	b.n	8003d0e <runFRTask+0x186>
 8003d00:	4b40      	ldr	r3, [pc, #256]	; (8003e04 <runFRTask+0x27c>)
 8003d02:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003d06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d0a:	ee17 3a90 	vmov	r3, s15
 8003d0e:	4a40      	ldr	r2, [pc, #256]	; (8003e10 <runFRTask+0x288>)
 8003d10:	6812      	ldr	r2, [r2, #0]
 8003d12:	6413      	str	r3, [r2, #64]	; 0x40
 8003d14:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003d18:	f001 fd32 	bl	8005780 <HAL_Delay>
 8003d1c:	4b39      	ldr	r3, [pc, #228]	; (8003e04 <runFRTask+0x27c>)
 8003d1e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8003d22:	4a3c      	ldr	r2, [pc, #240]	; (8003e14 <runFRTask+0x28c>)
 8003d24:	6013      	str	r3, [r2, #0]
 8003d26:	4b37      	ldr	r3, [pc, #220]	; (8003e04 <runFRTask+0x27c>)
 8003d28:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	bf0c      	ite	eq
 8003d30:	2301      	moveq	r3, #1
 8003d32:	2300      	movne	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	461a      	mov	r2, r3
 8003d38:	2104      	movs	r1, #4
 8003d3a:	4837      	ldr	r0, [pc, #220]	; (8003e18 <runFRTask+0x290>)
 8003d3c:	f002 fab6 	bl	80062ac <HAL_GPIO_WritePin>
 8003d40:	4b30      	ldr	r3, [pc, #192]	; (8003e04 <runFRTask+0x27c>)
 8003d42:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	bf14      	ite	ne
 8003d4a:	2301      	movne	r3, #1
 8003d4c:	2300      	moveq	r3, #0
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	461a      	mov	r2, r3
 8003d52:	2108      	movs	r1, #8
 8003d54:	4830      	ldr	r0, [pc, #192]	; (8003e18 <runFRTask+0x290>)
 8003d56:	f002 faa9 	bl	80062ac <HAL_GPIO_WritePin>
 8003d5a:	4b2a      	ldr	r3, [pc, #168]	; (8003e04 <runFRTask+0x27c>)
 8003d5c:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	bf0c      	ite	eq
 8003d64:	2301      	moveq	r3, #1
 8003d66:	2300      	movne	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	2120      	movs	r1, #32
 8003d6e:	482a      	ldr	r0, [pc, #168]	; (8003e18 <runFRTask+0x290>)
 8003d70:	f002 fa9c 	bl	80062ac <HAL_GPIO_WritePin>
 8003d74:	4b23      	ldr	r3, [pc, #140]	; (8003e04 <runFRTask+0x27c>)
 8003d76:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	bf14      	ite	ne
 8003d7e:	2301      	movne	r3, #1
 8003d80:	2300      	moveq	r3, #0
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	461a      	mov	r2, r3
 8003d86:	2110      	movs	r1, #16
 8003d88:	4823      	ldr	r0, [pc, #140]	; (8003e18 <runFRTask+0x290>)
 8003d8a:	f002 fa8f 	bl	80062ac <HAL_GPIO_WritePin>
 8003d8e:	4b1d      	ldr	r3, [pc, #116]	; (8003e04 <runFRTask+0x27c>)
 8003d90:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	; 0xc0
 8003d94:	4b21      	ldr	r3, [pc, #132]	; (8003e1c <runFRTask+0x294>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	635a      	str	r2, [r3, #52]	; 0x34
 8003d9a:	4b1a      	ldr	r3, [pc, #104]	; (8003e04 <runFRTask+0x27c>)
 8003d9c:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	; 0xc2
 8003da0:	4b1e      	ldr	r3, [pc, #120]	; (8003e1c <runFRTask+0x294>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003da6:	481b      	ldr	r0, [pc, #108]	; (8003e14 <runFRTask+0x28c>)
 8003da8:	f7ff f872 	bl	8002e90 <RobotTurn>
        osDelay(10);
 8003dac:	200a      	movs	r0, #10
 8003dae:	f006 fefb 	bl	800aba8 <osDelay>
        // targetDist = 7;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 8003db2:	e096      	b.n	8003ee2 <runFRTask+0x35a>
      default: // FR00 (indoor 3x2)
        targetDist = 5;
 8003db4:	4b12      	ldr	r3, [pc, #72]	; (8003e00 <runFRTask+0x278>)
 8003db6:	4a1a      	ldr	r2, [pc, #104]	; (8003e20 <runFRTask+0x298>)
 8003db8:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003dba:	2200      	movs	r2, #0
 8003dbc:	2101      	movs	r1, #1
 8003dbe:	4810      	ldr	r0, [pc, #64]	; (8003e00 <runFRTask+0x278>)
 8003dc0:	f7fe fd72 	bl	80028a8 <RobotMoveDist>

        __SET_CMD_CONFIG(cfgs[CONFIG_FR00], &htim8, &htim1, targetAngle);
 8003dc4:	4b0f      	ldr	r3, [pc, #60]	; (8003e04 <runFRTask+0x27c>)
 8003dc6:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003dca:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8003e08 <runFRTask+0x280>
 8003dce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dd6:	dd02      	ble.n	8003dde <runFRTask+0x256>
 8003dd8:	f240 1309 	movw	r3, #265	; 0x109
 8003ddc:	e029      	b.n	8003e32 <runFRTask+0x2aa>
 8003dde:	4b09      	ldr	r3, [pc, #36]	; (8003e04 <runFRTask+0x27c>)
 8003de0:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003de4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8003e0c <runFRTask+0x284>
 8003de8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df0:	d518      	bpl.n	8003e24 <runFRTask+0x29c>
 8003df2:	2346      	movs	r3, #70	; 0x46
 8003df4:	e01d      	b.n	8003e32 <runFRTask+0x2aa>
 8003df6:	bf00      	nop
 8003df8:	20000134 	.word	0x20000134
 8003dfc:	200004bc 	.word	0x200004bc
 8003e00:	200004e8 	.word	0x200004e8
 8003e04:	20000004 	.word	0x20000004
 8003e08:	43848000 	.word	0x43848000
 8003e0c:	428c0000 	.word	0x428c0000
 8003e10:	200002a0 	.word	0x200002a0
 8003e14:	200004d4 	.word	0x200004d4
 8003e18:	40020000 	.word	0x40020000
 8003e1c:	200003c0 	.word	0x200003c0
 8003e20:	40a00000 	.word	0x40a00000
 8003e24:	4b4e      	ldr	r3, [pc, #312]	; (8003f60 <runFRTask+0x3d8>)
 8003e26:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003e2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e2e:	ee17 3a90 	vmov	r3, s15
 8003e32:	4a4c      	ldr	r2, [pc, #304]	; (8003f64 <runFRTask+0x3dc>)
 8003e34:	6812      	ldr	r2, [r2, #0]
 8003e36:	6413      	str	r3, [r2, #64]	; 0x40
 8003e38:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003e3c:	f001 fca0 	bl	8005780 <HAL_Delay>
 8003e40:	4b47      	ldr	r3, [pc, #284]	; (8003f60 <runFRTask+0x3d8>)
 8003e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e46:	4a48      	ldr	r2, [pc, #288]	; (8003f68 <runFRTask+0x3e0>)
 8003e48:	6013      	str	r3, [r2, #0]
 8003e4a:	4b45      	ldr	r3, [pc, #276]	; (8003f60 <runFRTask+0x3d8>)
 8003e4c:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	bf0c      	ite	eq
 8003e54:	2301      	moveq	r3, #1
 8003e56:	2300      	movne	r3, #0
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	2104      	movs	r1, #4
 8003e5e:	4843      	ldr	r0, [pc, #268]	; (8003f6c <runFRTask+0x3e4>)
 8003e60:	f002 fa24 	bl	80062ac <HAL_GPIO_WritePin>
 8003e64:	4b3e      	ldr	r3, [pc, #248]	; (8003f60 <runFRTask+0x3d8>)
 8003e66:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	bf14      	ite	ne
 8003e6e:	2301      	movne	r3, #1
 8003e70:	2300      	moveq	r3, #0
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	461a      	mov	r2, r3
 8003e76:	2108      	movs	r1, #8
 8003e78:	483c      	ldr	r0, [pc, #240]	; (8003f6c <runFRTask+0x3e4>)
 8003e7a:	f002 fa17 	bl	80062ac <HAL_GPIO_WritePin>
 8003e7e:	4b38      	ldr	r3, [pc, #224]	; (8003f60 <runFRTask+0x3d8>)
 8003e80:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	bf0c      	ite	eq
 8003e88:	2301      	moveq	r3, #1
 8003e8a:	2300      	movne	r3, #0
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	461a      	mov	r2, r3
 8003e90:	2120      	movs	r1, #32
 8003e92:	4836      	ldr	r0, [pc, #216]	; (8003f6c <runFRTask+0x3e4>)
 8003e94:	f002 fa0a 	bl	80062ac <HAL_GPIO_WritePin>
 8003e98:	4b31      	ldr	r3, [pc, #196]	; (8003f60 <runFRTask+0x3d8>)
 8003e9a:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	bf14      	ite	ne
 8003ea2:	2301      	movne	r3, #1
 8003ea4:	2300      	moveq	r3, #0
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	2110      	movs	r1, #16
 8003eac:	482f      	ldr	r0, [pc, #188]	; (8003f6c <runFRTask+0x3e4>)
 8003eae:	f002 f9fd 	bl	80062ac <HAL_GPIO_WritePin>
 8003eb2:	4b2b      	ldr	r3, [pc, #172]	; (8003f60 <runFRTask+0x3d8>)
 8003eb4:	f8b3 2080 	ldrh.w	r2, [r3, #128]	; 0x80
 8003eb8:	4b2d      	ldr	r3, [pc, #180]	; (8003f70 <runFRTask+0x3e8>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	635a      	str	r2, [r3, #52]	; 0x34
 8003ebe:	4b28      	ldr	r3, [pc, #160]	; (8003f60 <runFRTask+0x3d8>)
 8003ec0:	f8b3 2082 	ldrh.w	r2, [r3, #130]	; 0x82
 8003ec4:	4b2a      	ldr	r3, [pc, #168]	; (8003f70 <runFRTask+0x3e8>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003eca:	4827      	ldr	r0, [pc, #156]	; (8003f68 <runFRTask+0x3e0>)
 8003ecc:	f7fe ffe0 	bl	8002e90 <RobotTurn>

        targetDist = 3;
 8003ed0:	4b28      	ldr	r3, [pc, #160]	; (8003f74 <runFRTask+0x3ec>)
 8003ed2:	4a29      	ldr	r2, [pc, #164]	; (8003f78 <runFRTask+0x3f0>)
 8003ed4:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	2100      	movs	r1, #0
 8003eda:	4826      	ldr	r0, [pc, #152]	; (8003f74 <runFRTask+0x3ec>)
 8003edc:	f7fe fce4 	bl	80028a8 <RobotMoveDist>

        break;
 8003ee0:	bf00      	nop
      }
      clickOnce = 0;
 8003ee2:	4b26      	ldr	r3, [pc, #152]	; (8003f7c <runFRTask+0x3f4>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8003ee8:	4b25      	ldr	r3, [pc, #148]	; (8003f80 <runFRTask+0x3f8>)
 8003eea:	781a      	ldrb	r2, [r3, #0]
 8003eec:	4b25      	ldr	r3, [pc, #148]	; (8003f84 <runFRTask+0x3fc>)
 8003eee:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8003ef0:	4b23      	ldr	r3, [pc, #140]	; (8003f80 <runFRTask+0x3f8>)
 8003ef2:	220b      	movs	r2, #11
 8003ef4:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8003ef6:	4b24      	ldr	r3, [pc, #144]	; (8003f88 <runFRTask+0x400>)
 8003ef8:	781a      	ldrb	r2, [r3, #0]
 8003efa:	4b23      	ldr	r3, [pc, #140]	; (8003f88 <runFRTask+0x400>)
 8003efc:	785b      	ldrb	r3, [r3, #1]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d112      	bne.n	8003f28 <runFRTask+0x3a0>
      {
        __CLEAR_CURCMD(curCmd);
 8003f02:	4b22      	ldr	r3, [pc, #136]	; (8003f8c <runFRTask+0x404>)
 8003f04:	2264      	movs	r2, #100	; 0x64
 8003f06:	701a      	strb	r2, [r3, #0]
 8003f08:	4b20      	ldr	r3, [pc, #128]	; (8003f8c <runFRTask+0x404>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8003f0e:	4a20      	ldr	r2, [pc, #128]	; (8003f90 <runFRTask+0x408>)
 8003f10:	210f      	movs	r1, #15
 8003f12:	4820      	ldr	r0, [pc, #128]	; (8003f94 <runFRTask+0x40c>)
 8003f14:	f009 fdec 	bl	800daf0 <sniprintf>
 8003f18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f1c:	2206      	movs	r2, #6
 8003f1e:	491e      	ldr	r1, [pc, #120]	; (8003f98 <runFRTask+0x410>)
 8003f20:	481e      	ldr	r0, [pc, #120]	; (8003f9c <runFRTask+0x414>)
 8003f22:	f005 fcf6 	bl	8009912 <HAL_UART_Transmit>
 8003f26:	e633      	b.n	8003b90 <runFRTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003f28:	4b17      	ldr	r3, [pc, #92]	; (8003f88 <runFRTask+0x400>)
 8003f2a:	785b      	ldrb	r3, [r3, #1]
 8003f2c:	4a17      	ldr	r2, [pc, #92]	; (8003f8c <runFRTask+0x404>)
 8003f2e:	4916      	ldr	r1, [pc, #88]	; (8003f88 <runFRTask+0x400>)
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	440b      	add	r3, r1
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	6013      	str	r3, [r2, #0]
 8003f38:	4b13      	ldr	r3, [pc, #76]	; (8003f88 <runFRTask+0x400>)
 8003f3a:	785b      	ldrb	r3, [r3, #1]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	4a12      	ldr	r2, [pc, #72]	; (8003f88 <runFRTask+0x400>)
 8003f40:	7892      	ldrb	r2, [r2, #2]
 8003f42:	fb93 f1f2 	sdiv	r1, r3, r2
 8003f46:	fb01 f202 	mul.w	r2, r1, r2
 8003f4a:	1a9b      	subs	r3, r3, r2
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	4b0e      	ldr	r3, [pc, #56]	; (8003f88 <runFRTask+0x400>)
 8003f50:	705a      	strb	r2, [r3, #1]
 8003f52:	4a13      	ldr	r2, [pc, #76]	; (8003fa0 <runFRTask+0x418>)
 8003f54:	210f      	movs	r1, #15
 8003f56:	480f      	ldr	r0, [pc, #60]	; (8003f94 <runFRTask+0x40c>)
 8003f58:	f009 fdca 	bl	800daf0 <sniprintf>
    if (curTask != TASK_FR)
 8003f5c:	e618      	b.n	8003b90 <runFRTask+0x8>
 8003f5e:	bf00      	nop
 8003f60:	20000004 	.word	0x20000004
 8003f64:	200002a0 	.word	0x200002a0
 8003f68:	200004d4 	.word	0x200004d4
 8003f6c:	40020000 	.word	0x40020000
 8003f70:	200003c0 	.word	0x200003c0
 8003f74:	200004e8 	.word	0x200004e8
 8003f78:	40400000 	.word	0x40400000
 8003f7c:	20000540 	.word	0x20000540
 8003f80:	20000134 	.word	0x20000134
 8003f84:	20000135 	.word	0x20000135
 8003f88:	20000488 	.word	0x20000488
 8003f8c:	200004bc 	.word	0x200004bc
 8003f90:	0800e4f0 	.word	0x0800e4f0
 8003f94:	200004c0 	.word	0x200004c0
 8003f98:	0800e4f8 	.word	0x0800e4f8
 8003f9c:	20000408 	.word	0x20000408
 8003fa0:	0800e500 	.word	0x0800e500

08003fa4 <runBLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBLTask */
void runBLTask(void *argument)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBLTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_BL)
 8003fac:	4b96      	ldr	r3, [pc, #600]	; (8004208 <runBLTask+0x264>)
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	2b04      	cmp	r3, #4
 8003fb2:	d004      	beq.n	8003fbe <runBLTask+0x1a>
      osDelay(1000);
 8003fb4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003fb8:	f006 fdf6 	bl	800aba8 <osDelay>
 8003fbc:	e7f6      	b.n	8003fac <runBLTask+0x8>
    else
    {

      switch (curCmd.val)
 8003fbe:	4b93      	ldr	r3, [pc, #588]	; (800420c <runBLTask+0x268>)
 8003fc0:	885b      	ldrh	r3, [r3, #2]
 8003fc2:	2b14      	cmp	r3, #20
 8003fc4:	f000 8084 	beq.w	80040d0 <runBLTask+0x12c>
 8003fc8:	2b1e      	cmp	r3, #30
 8003fca:	f040 80fa 	bne.w	80041c2 <runBLTask+0x21e>
      {
      case 30: // BL30 (outdoor 3x2)
        targetDist = 1;
 8003fce:	4b90      	ldr	r3, [pc, #576]	; (8004210 <runBLTask+0x26c>)
 8003fd0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003fd4:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2101      	movs	r1, #1
 8003fda:	488d      	ldr	r0, [pc, #564]	; (8004210 <runBLTask+0x26c>)
 8003fdc:	f7fe fc64 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BL30], &htim8, &htim1, targetAngle);
 8003fe0:	4b8c      	ldr	r3, [pc, #560]	; (8004214 <runBLTask+0x270>)
 8003fe2:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8003fe6:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8004218 <runBLTask+0x274>
 8003fea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ff2:	dd02      	ble.n	8003ffa <runBLTask+0x56>
 8003ff4:	f240 1309 	movw	r3, #265	; 0x109
 8003ff8:	e012      	b.n	8004020 <runBLTask+0x7c>
 8003ffa:	4b86      	ldr	r3, [pc, #536]	; (8004214 <runBLTask+0x270>)
 8003ffc:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8004000:	ed9f 7a86 	vldr	s14, [pc, #536]	; 800421c <runBLTask+0x278>
 8004004:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800400c:	d501      	bpl.n	8004012 <runBLTask+0x6e>
 800400e:	2346      	movs	r3, #70	; 0x46
 8004010:	e006      	b.n	8004020 <runBLTask+0x7c>
 8004012:	4b80      	ldr	r3, [pc, #512]	; (8004214 <runBLTask+0x270>)
 8004014:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8004018:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800401c:	ee17 3a90 	vmov	r3, s15
 8004020:	4a7f      	ldr	r2, [pc, #508]	; (8004220 <runBLTask+0x27c>)
 8004022:	6812      	ldr	r2, [r2, #0]
 8004024:	6413      	str	r3, [r2, #64]	; 0x40
 8004026:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800402a:	f001 fba9 	bl	8005780 <HAL_Delay>
 800402e:	4b79      	ldr	r3, [pc, #484]	; (8004214 <runBLTask+0x270>)
 8004030:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8004034:	4a7b      	ldr	r2, [pc, #492]	; (8004224 <runBLTask+0x280>)
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	4b76      	ldr	r3, [pc, #472]	; (8004214 <runBLTask+0x270>)
 800403a:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800403e:	2b00      	cmp	r3, #0
 8004040:	bf0c      	ite	eq
 8004042:	2301      	moveq	r3, #1
 8004044:	2300      	movne	r3, #0
 8004046:	b2db      	uxtb	r3, r3
 8004048:	461a      	mov	r2, r3
 800404a:	2104      	movs	r1, #4
 800404c:	4876      	ldr	r0, [pc, #472]	; (8004228 <runBLTask+0x284>)
 800404e:	f002 f92d 	bl	80062ac <HAL_GPIO_WritePin>
 8004052:	4b70      	ldr	r3, [pc, #448]	; (8004214 <runBLTask+0x270>)
 8004054:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8004058:	2b00      	cmp	r3, #0
 800405a:	bf14      	ite	ne
 800405c:	2301      	movne	r3, #1
 800405e:	2300      	moveq	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	461a      	mov	r2, r3
 8004064:	2108      	movs	r1, #8
 8004066:	4870      	ldr	r0, [pc, #448]	; (8004228 <runBLTask+0x284>)
 8004068:	f002 f920 	bl	80062ac <HAL_GPIO_WritePin>
 800406c:	4b69      	ldr	r3, [pc, #420]	; (8004214 <runBLTask+0x270>)
 800406e:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8004072:	2b00      	cmp	r3, #0
 8004074:	bf0c      	ite	eq
 8004076:	2301      	moveq	r3, #1
 8004078:	2300      	movne	r3, #0
 800407a:	b2db      	uxtb	r3, r3
 800407c:	461a      	mov	r2, r3
 800407e:	2120      	movs	r1, #32
 8004080:	4869      	ldr	r0, [pc, #420]	; (8004228 <runBLTask+0x284>)
 8004082:	f002 f913 	bl	80062ac <HAL_GPIO_WritePin>
 8004086:	4b63      	ldr	r3, [pc, #396]	; (8004214 <runBLTask+0x270>)
 8004088:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800408c:	2b00      	cmp	r3, #0
 800408e:	bf14      	ite	ne
 8004090:	2301      	movne	r3, #1
 8004092:	2300      	moveq	r3, #0
 8004094:	b2db      	uxtb	r3, r3
 8004096:	461a      	mov	r2, r3
 8004098:	2110      	movs	r1, #16
 800409a:	4863      	ldr	r0, [pc, #396]	; (8004228 <runBLTask+0x284>)
 800409c:	f002 f906 	bl	80062ac <HAL_GPIO_WritePin>
 80040a0:	4b5c      	ldr	r3, [pc, #368]	; (8004214 <runBLTask+0x270>)
 80040a2:	f8b3 2110 	ldrh.w	r2, [r3, #272]	; 0x110
 80040a6:	4b61      	ldr	r3, [pc, #388]	; (800422c <runBLTask+0x288>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	635a      	str	r2, [r3, #52]	; 0x34
 80040ac:	4b59      	ldr	r3, [pc, #356]	; (8004214 <runBLTask+0x270>)
 80040ae:	f8b3 2112 	ldrh.w	r2, [r3, #274]	; 0x112
 80040b2:	4b5e      	ldr	r3, [pc, #376]	; (800422c <runBLTask+0x288>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80040b8:	485a      	ldr	r0, [pc, #360]	; (8004224 <runBLTask+0x280>)
 80040ba:	f7fe fee9 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 6;
 80040be:	4b54      	ldr	r3, [pc, #336]	; (8004210 <runBLTask+0x26c>)
 80040c0:	4a5b      	ldr	r2, [pc, #364]	; (8004230 <runBLTask+0x28c>)
 80040c2:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80040c4:	2200      	movs	r2, #0
 80040c6:	2100      	movs	r1, #0
 80040c8:	4851      	ldr	r0, [pc, #324]	; (8004210 <runBLTask+0x26c>)
 80040ca:	f7fe fbed 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 80040ce:	e111      	b.n	80042f4 <runBLTask+0x350>
      case 20: // BL20 (outdoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BL20], &htim8, &htim1, targetAngle);
 80040d0:	4b50      	ldr	r3, [pc, #320]	; (8004214 <runBLTask+0x270>)
 80040d2:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80040d6:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8004218 <runBLTask+0x274>
 80040da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040e2:	dd02      	ble.n	80040ea <runBLTask+0x146>
 80040e4:	f240 1309 	movw	r3, #265	; 0x109
 80040e8:	e012      	b.n	8004110 <runBLTask+0x16c>
 80040ea:	4b4a      	ldr	r3, [pc, #296]	; (8004214 <runBLTask+0x270>)
 80040ec:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80040f0:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800421c <runBLTask+0x278>
 80040f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040fc:	d501      	bpl.n	8004102 <runBLTask+0x15e>
 80040fe:	2346      	movs	r3, #70	; 0x46
 8004100:	e006      	b.n	8004110 <runBLTask+0x16c>
 8004102:	4b44      	ldr	r3, [pc, #272]	; (8004214 <runBLTask+0x270>)
 8004104:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8004108:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800410c:	ee17 3a90 	vmov	r3, s15
 8004110:	4a43      	ldr	r2, [pc, #268]	; (8004220 <runBLTask+0x27c>)
 8004112:	6812      	ldr	r2, [r2, #0]
 8004114:	6413      	str	r3, [r2, #64]	; 0x40
 8004116:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800411a:	f001 fb31 	bl	8005780 <HAL_Delay>
 800411e:	4b3d      	ldr	r3, [pc, #244]	; (8004214 <runBLTask+0x270>)
 8004120:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004124:	4a3f      	ldr	r2, [pc, #252]	; (8004224 <runBLTask+0x280>)
 8004126:	6013      	str	r3, [r2, #0]
 8004128:	4b3a      	ldr	r3, [pc, #232]	; (8004214 <runBLTask+0x270>)
 800412a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800412e:	2b00      	cmp	r3, #0
 8004130:	bf0c      	ite	eq
 8004132:	2301      	moveq	r3, #1
 8004134:	2300      	movne	r3, #0
 8004136:	b2db      	uxtb	r3, r3
 8004138:	461a      	mov	r2, r3
 800413a:	2104      	movs	r1, #4
 800413c:	483a      	ldr	r0, [pc, #232]	; (8004228 <runBLTask+0x284>)
 800413e:	f002 f8b5 	bl	80062ac <HAL_GPIO_WritePin>
 8004142:	4b34      	ldr	r3, [pc, #208]	; (8004214 <runBLTask+0x270>)
 8004144:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004148:	2b00      	cmp	r3, #0
 800414a:	bf14      	ite	ne
 800414c:	2301      	movne	r3, #1
 800414e:	2300      	moveq	r3, #0
 8004150:	b2db      	uxtb	r3, r3
 8004152:	461a      	mov	r2, r3
 8004154:	2108      	movs	r1, #8
 8004156:	4834      	ldr	r0, [pc, #208]	; (8004228 <runBLTask+0x284>)
 8004158:	f002 f8a8 	bl	80062ac <HAL_GPIO_WritePin>
 800415c:	4b2d      	ldr	r3, [pc, #180]	; (8004214 <runBLTask+0x270>)
 800415e:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004162:	2b00      	cmp	r3, #0
 8004164:	bf0c      	ite	eq
 8004166:	2301      	moveq	r3, #1
 8004168:	2300      	movne	r3, #0
 800416a:	b2db      	uxtb	r3, r3
 800416c:	461a      	mov	r2, r3
 800416e:	2120      	movs	r1, #32
 8004170:	482d      	ldr	r0, [pc, #180]	; (8004228 <runBLTask+0x284>)
 8004172:	f002 f89b 	bl	80062ac <HAL_GPIO_WritePin>
 8004176:	4b27      	ldr	r3, [pc, #156]	; (8004214 <runBLTask+0x270>)
 8004178:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800417c:	2b00      	cmp	r3, #0
 800417e:	bf14      	ite	ne
 8004180:	2301      	movne	r3, #1
 8004182:	2300      	moveq	r3, #0
 8004184:	b2db      	uxtb	r3, r3
 8004186:	461a      	mov	r2, r3
 8004188:	2110      	movs	r1, #16
 800418a:	4827      	ldr	r0, [pc, #156]	; (8004228 <runBLTask+0x284>)
 800418c:	f002 f88e 	bl	80062ac <HAL_GPIO_WritePin>
 8004190:	4b20      	ldr	r3, [pc, #128]	; (8004214 <runBLTask+0x270>)
 8004192:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	; 0xd0
 8004196:	4b25      	ldr	r3, [pc, #148]	; (800422c <runBLTask+0x288>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	635a      	str	r2, [r3, #52]	; 0x34
 800419c:	4b1d      	ldr	r3, [pc, #116]	; (8004214 <runBLTask+0x270>)
 800419e:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	; 0xd2
 80041a2:	4b22      	ldr	r3, [pc, #136]	; (800422c <runBLTask+0x288>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80041a8:	481e      	ldr	r0, [pc, #120]	; (8004224 <runBLTask+0x280>)
 80041aa:	f7fe fe71 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 4;
 80041ae:	4b18      	ldr	r3, [pc, #96]	; (8004210 <runBLTask+0x26c>)
 80041b0:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80041b4:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80041b6:	2200      	movs	r2, #0
 80041b8:	2100      	movs	r1, #0
 80041ba:	4815      	ldr	r0, [pc, #84]	; (8004210 <runBLTask+0x26c>)
 80041bc:	f7fe fb74 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 80041c0:	e098      	b.n	80042f4 <runBLTask+0x350>
      default: // BL00 (indoor 3x2)
        targetDist = 1;
 80041c2:	4b13      	ldr	r3, [pc, #76]	; (8004210 <runBLTask+0x26c>)
 80041c4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80041c8:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80041ca:	2200      	movs	r2, #0
 80041cc:	2100      	movs	r1, #0
 80041ce:	4810      	ldr	r0, [pc, #64]	; (8004210 <runBLTask+0x26c>)
 80041d0:	f7fe fb6a 	bl	80028a8 <RobotMoveDist>

        __SET_CMD_CONFIG(cfgs[CONFIG_BL00], &htim8, &htim1, targetAngle);
 80041d4:	4b0f      	ldr	r3, [pc, #60]	; (8004214 <runBLTask+0x270>)
 80041d6:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80041da:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004218 <runBLTask+0x274>
 80041de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e6:	dd02      	ble.n	80041ee <runBLTask+0x24a>
 80041e8:	f240 1309 	movw	r3, #265	; 0x109
 80041ec:	e029      	b.n	8004242 <runBLTask+0x29e>
 80041ee:	4b09      	ldr	r3, [pc, #36]	; (8004214 <runBLTask+0x270>)
 80041f0:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80041f4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800421c <runBLTask+0x278>
 80041f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004200:	d518      	bpl.n	8004234 <runBLTask+0x290>
 8004202:	2346      	movs	r3, #70	; 0x46
 8004204:	e01d      	b.n	8004242 <runBLTask+0x29e>
 8004206:	bf00      	nop
 8004208:	20000134 	.word	0x20000134
 800420c:	200004bc 	.word	0x200004bc
 8004210:	200004e8 	.word	0x200004e8
 8004214:	20000004 	.word	0x20000004
 8004218:	43848000 	.word	0x43848000
 800421c:	428c0000 	.word	0x428c0000
 8004220:	200002a0 	.word	0x200002a0
 8004224:	200004d4 	.word	0x200004d4
 8004228:	40020000 	.word	0x40020000
 800422c:	200003c0 	.word	0x200003c0
 8004230:	40c00000 	.word	0x40c00000
 8004234:	4b4e      	ldr	r3, [pc, #312]	; (8004370 <runBLTask+0x3cc>)
 8004236:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 800423a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800423e:	ee17 3a90 	vmov	r3, s15
 8004242:	4a4c      	ldr	r2, [pc, #304]	; (8004374 <runBLTask+0x3d0>)
 8004244:	6812      	ldr	r2, [r2, #0]
 8004246:	6413      	str	r3, [r2, #64]	; 0x40
 8004248:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800424c:	f001 fa98 	bl	8005780 <HAL_Delay>
 8004250:	4b47      	ldr	r3, [pc, #284]	; (8004370 <runBLTask+0x3cc>)
 8004252:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004256:	4a48      	ldr	r2, [pc, #288]	; (8004378 <runBLTask+0x3d4>)
 8004258:	6013      	str	r3, [r2, #0]
 800425a:	4b45      	ldr	r3, [pc, #276]	; (8004370 <runBLTask+0x3cc>)
 800425c:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8004260:	2b00      	cmp	r3, #0
 8004262:	bf0c      	ite	eq
 8004264:	2301      	moveq	r3, #1
 8004266:	2300      	movne	r3, #0
 8004268:	b2db      	uxtb	r3, r3
 800426a:	461a      	mov	r2, r3
 800426c:	2104      	movs	r1, #4
 800426e:	4843      	ldr	r0, [pc, #268]	; (800437c <runBLTask+0x3d8>)
 8004270:	f002 f81c 	bl	80062ac <HAL_GPIO_WritePin>
 8004274:	4b3e      	ldr	r3, [pc, #248]	; (8004370 <runBLTask+0x3cc>)
 8004276:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800427a:	2b00      	cmp	r3, #0
 800427c:	bf14      	ite	ne
 800427e:	2301      	movne	r3, #1
 8004280:	2300      	moveq	r3, #0
 8004282:	b2db      	uxtb	r3, r3
 8004284:	461a      	mov	r2, r3
 8004286:	2108      	movs	r1, #8
 8004288:	483c      	ldr	r0, [pc, #240]	; (800437c <runBLTask+0x3d8>)
 800428a:	f002 f80f 	bl	80062ac <HAL_GPIO_WritePin>
 800428e:	4b38      	ldr	r3, [pc, #224]	; (8004370 <runBLTask+0x3cc>)
 8004290:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8004294:	2b00      	cmp	r3, #0
 8004296:	bf0c      	ite	eq
 8004298:	2301      	moveq	r3, #1
 800429a:	2300      	movne	r3, #0
 800429c:	b2db      	uxtb	r3, r3
 800429e:	461a      	mov	r2, r3
 80042a0:	2120      	movs	r1, #32
 80042a2:	4836      	ldr	r0, [pc, #216]	; (800437c <runBLTask+0x3d8>)
 80042a4:	f002 f802 	bl	80062ac <HAL_GPIO_WritePin>
 80042a8:	4b31      	ldr	r3, [pc, #196]	; (8004370 <runBLTask+0x3cc>)
 80042aa:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	bf14      	ite	ne
 80042b2:	2301      	movne	r3, #1
 80042b4:	2300      	moveq	r3, #0
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	461a      	mov	r2, r3
 80042ba:	2110      	movs	r1, #16
 80042bc:	482f      	ldr	r0, [pc, #188]	; (800437c <runBLTask+0x3d8>)
 80042be:	f001 fff5 	bl	80062ac <HAL_GPIO_WritePin>
 80042c2:	4b2b      	ldr	r3, [pc, #172]	; (8004370 <runBLTask+0x3cc>)
 80042c4:	f8b3 2090 	ldrh.w	r2, [r3, #144]	; 0x90
 80042c8:	4b2d      	ldr	r3, [pc, #180]	; (8004380 <runBLTask+0x3dc>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	635a      	str	r2, [r3, #52]	; 0x34
 80042ce:	4b28      	ldr	r3, [pc, #160]	; (8004370 <runBLTask+0x3cc>)
 80042d0:	f8b3 2092 	ldrh.w	r2, [r3, #146]	; 0x92
 80042d4:	4b2a      	ldr	r3, [pc, #168]	; (8004380 <runBLTask+0x3dc>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80042da:	4827      	ldr	r0, [pc, #156]	; (8004378 <runBLTask+0x3d4>)
 80042dc:	f7fe fdd8 	bl	8002e90 <RobotTurn>

        targetDist = 8;
 80042e0:	4b28      	ldr	r3, [pc, #160]	; (8004384 <runBLTask+0x3e0>)
 80042e2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 80042e6:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80042e8:	2200      	movs	r2, #0
 80042ea:	2100      	movs	r1, #0
 80042ec:	4825      	ldr	r0, [pc, #148]	; (8004384 <runBLTask+0x3e0>)
 80042ee:	f7fe fadb 	bl	80028a8 <RobotMoveDist>

        break;
 80042f2:	bf00      	nop
      }
      clickOnce = 0;
 80042f4:	4b24      	ldr	r3, [pc, #144]	; (8004388 <runBLTask+0x3e4>)
 80042f6:	2200      	movs	r2, #0
 80042f8:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 80042fa:	4b24      	ldr	r3, [pc, #144]	; (800438c <runBLTask+0x3e8>)
 80042fc:	781a      	ldrb	r2, [r3, #0]
 80042fe:	4b24      	ldr	r3, [pc, #144]	; (8004390 <runBLTask+0x3ec>)
 8004300:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8004302:	4b22      	ldr	r3, [pc, #136]	; (800438c <runBLTask+0x3e8>)
 8004304:	220b      	movs	r2, #11
 8004306:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004308:	4b22      	ldr	r3, [pc, #136]	; (8004394 <runBLTask+0x3f0>)
 800430a:	781a      	ldrb	r2, [r3, #0]
 800430c:	4b21      	ldr	r3, [pc, #132]	; (8004394 <runBLTask+0x3f0>)
 800430e:	785b      	ldrb	r3, [r3, #1]
 8004310:	429a      	cmp	r2, r3
 8004312:	d112      	bne.n	800433a <runBLTask+0x396>
      {
        __CLEAR_CURCMD(curCmd);
 8004314:	4b20      	ldr	r3, [pc, #128]	; (8004398 <runBLTask+0x3f4>)
 8004316:	2264      	movs	r2, #100	; 0x64
 8004318:	701a      	strb	r2, [r3, #0]
 800431a:	4b1f      	ldr	r3, [pc, #124]	; (8004398 <runBLTask+0x3f4>)
 800431c:	2200      	movs	r2, #0
 800431e:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8004320:	4a1e      	ldr	r2, [pc, #120]	; (800439c <runBLTask+0x3f8>)
 8004322:	210f      	movs	r1, #15
 8004324:	481e      	ldr	r0, [pc, #120]	; (80043a0 <runBLTask+0x3fc>)
 8004326:	f009 fbe3 	bl	800daf0 <sniprintf>
 800432a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800432e:	2206      	movs	r2, #6
 8004330:	491c      	ldr	r1, [pc, #112]	; (80043a4 <runBLTask+0x400>)
 8004332:	481d      	ldr	r0, [pc, #116]	; (80043a8 <runBLTask+0x404>)
 8004334:	f005 faed 	bl	8009912 <HAL_UART_Transmit>
 8004338:	e638      	b.n	8003fac <runBLTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 800433a:	4b16      	ldr	r3, [pc, #88]	; (8004394 <runBLTask+0x3f0>)
 800433c:	785b      	ldrb	r3, [r3, #1]
 800433e:	4a16      	ldr	r2, [pc, #88]	; (8004398 <runBLTask+0x3f4>)
 8004340:	4914      	ldr	r1, [pc, #80]	; (8004394 <runBLTask+0x3f0>)
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	440b      	add	r3, r1
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	4b12      	ldr	r3, [pc, #72]	; (8004394 <runBLTask+0x3f0>)
 800434c:	785b      	ldrb	r3, [r3, #1]
 800434e:	3301      	adds	r3, #1
 8004350:	4a10      	ldr	r2, [pc, #64]	; (8004394 <runBLTask+0x3f0>)
 8004352:	7892      	ldrb	r2, [r2, #2]
 8004354:	fb93 f1f2 	sdiv	r1, r3, r2
 8004358:	fb01 f202 	mul.w	r2, r1, r2
 800435c:	1a9b      	subs	r3, r3, r2
 800435e:	b2da      	uxtb	r2, r3
 8004360:	4b0c      	ldr	r3, [pc, #48]	; (8004394 <runBLTask+0x3f0>)
 8004362:	705a      	strb	r2, [r3, #1]
 8004364:	4a11      	ldr	r2, [pc, #68]	; (80043ac <runBLTask+0x408>)
 8004366:	210f      	movs	r1, #15
 8004368:	480d      	ldr	r0, [pc, #52]	; (80043a0 <runBLTask+0x3fc>)
 800436a:	f009 fbc1 	bl	800daf0 <sniprintf>
    if (curTask != TASK_BL)
 800436e:	e61d      	b.n	8003fac <runBLTask+0x8>
 8004370:	20000004 	.word	0x20000004
 8004374:	200002a0 	.word	0x200002a0
 8004378:	200004d4 	.word	0x200004d4
 800437c:	40020000 	.word	0x40020000
 8004380:	200003c0 	.word	0x200003c0
 8004384:	200004e8 	.word	0x200004e8
 8004388:	20000540 	.word	0x20000540
 800438c:	20000134 	.word	0x20000134
 8004390:	20000135 	.word	0x20000135
 8004394:	20000488 	.word	0x20000488
 8004398:	200004bc 	.word	0x200004bc
 800439c:	0800e4f0 	.word	0x0800e4f0
 80043a0:	200004c0 	.word	0x200004c0
 80043a4:	0800e4f8 	.word	0x0800e4f8
 80043a8:	20000408 	.word	0x20000408
 80043ac:	0800e500 	.word	0x0800e500

080043b0 <runBRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBRTask */
void runBRTask(void *argument)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBRTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_BR)
 80043b8:	4b95      	ldr	r3, [pc, #596]	; (8004610 <runBRTask+0x260>)
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	2b05      	cmp	r3, #5
 80043be:	d004      	beq.n	80043ca <runBRTask+0x1a>
      osDelay(1000);
 80043c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80043c4:	f006 fbf0 	bl	800aba8 <osDelay>
 80043c8:	e7f6      	b.n	80043b8 <runBRTask+0x8>
    else
    {

      switch (curCmd.val)
 80043ca:	4b92      	ldr	r3, [pc, #584]	; (8004614 <runBRTask+0x264>)
 80043cc:	885b      	ldrh	r3, [r3, #2]
 80043ce:	2b14      	cmp	r3, #20
 80043d0:	f000 8084 	beq.w	80044dc <runBRTask+0x12c>
 80043d4:	2b1e      	cmp	r3, #30
 80043d6:	f040 80fa 	bne.w	80045ce <runBRTask+0x21e>
      {
      case 30: // BR30 (4x2)
        targetDist = 2;
 80043da:	4b8f      	ldr	r3, [pc, #572]	; (8004618 <runBRTask+0x268>)
 80043dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80043e0:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80043e2:	2200      	movs	r2, #0
 80043e4:	2100      	movs	r1, #0
 80043e6:	488c      	ldr	r0, [pc, #560]	; (8004618 <runBRTask+0x268>)
 80043e8:	f7fe fa5e 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BR30], &htim8, &htim1, targetAngle);
 80043ec:	4b8b      	ldr	r3, [pc, #556]	; (800461c <runBRTask+0x26c>)
 80043ee:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 80043f2:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8004620 <runBRTask+0x270>
 80043f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043fe:	dd02      	ble.n	8004406 <runBRTask+0x56>
 8004400:	f240 1309 	movw	r3, #265	; 0x109
 8004404:	e012      	b.n	800442c <runBRTask+0x7c>
 8004406:	4b85      	ldr	r3, [pc, #532]	; (800461c <runBRTask+0x26c>)
 8004408:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 800440c:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8004624 <runBRTask+0x274>
 8004410:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004418:	d501      	bpl.n	800441e <runBRTask+0x6e>
 800441a:	2346      	movs	r3, #70	; 0x46
 800441c:	e006      	b.n	800442c <runBRTask+0x7c>
 800441e:	4b7f      	ldr	r3, [pc, #508]	; (800461c <runBRTask+0x26c>)
 8004420:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 8004424:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004428:	ee17 3a90 	vmov	r3, s15
 800442c:	4a7e      	ldr	r2, [pc, #504]	; (8004628 <runBRTask+0x278>)
 800442e:	6812      	ldr	r2, [r2, #0]
 8004430:	6413      	str	r3, [r2, #64]	; 0x40
 8004432:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004436:	f001 f9a3 	bl	8005780 <HAL_Delay>
 800443a:	4b78      	ldr	r3, [pc, #480]	; (800461c <runBRTask+0x26c>)
 800443c:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8004440:	4a7a      	ldr	r2, [pc, #488]	; (800462c <runBRTask+0x27c>)
 8004442:	6013      	str	r3, [r2, #0]
 8004444:	4b75      	ldr	r3, [pc, #468]	; (800461c <runBRTask+0x26c>)
 8004446:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800444a:	2b00      	cmp	r3, #0
 800444c:	bf0c      	ite	eq
 800444e:	2301      	moveq	r3, #1
 8004450:	2300      	movne	r3, #0
 8004452:	b2db      	uxtb	r3, r3
 8004454:	461a      	mov	r2, r3
 8004456:	2104      	movs	r1, #4
 8004458:	4875      	ldr	r0, [pc, #468]	; (8004630 <runBRTask+0x280>)
 800445a:	f001 ff27 	bl	80062ac <HAL_GPIO_WritePin>
 800445e:	4b6f      	ldr	r3, [pc, #444]	; (800461c <runBRTask+0x26c>)
 8004460:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 8004464:	2b00      	cmp	r3, #0
 8004466:	bf14      	ite	ne
 8004468:	2301      	movne	r3, #1
 800446a:	2300      	moveq	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	461a      	mov	r2, r3
 8004470:	2108      	movs	r1, #8
 8004472:	486f      	ldr	r0, [pc, #444]	; (8004630 <runBRTask+0x280>)
 8004474:	f001 ff1a 	bl	80062ac <HAL_GPIO_WritePin>
 8004478:	4b68      	ldr	r3, [pc, #416]	; (800461c <runBRTask+0x26c>)
 800447a:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800447e:	2b00      	cmp	r3, #0
 8004480:	bf0c      	ite	eq
 8004482:	2301      	moveq	r3, #1
 8004484:	2300      	movne	r3, #0
 8004486:	b2db      	uxtb	r3, r3
 8004488:	461a      	mov	r2, r3
 800448a:	2120      	movs	r1, #32
 800448c:	4868      	ldr	r0, [pc, #416]	; (8004630 <runBRTask+0x280>)
 800448e:	f001 ff0d 	bl	80062ac <HAL_GPIO_WritePin>
 8004492:	4b62      	ldr	r3, [pc, #392]	; (800461c <runBRTask+0x26c>)
 8004494:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 8004498:	2b00      	cmp	r3, #0
 800449a:	bf14      	ite	ne
 800449c:	2301      	movne	r3, #1
 800449e:	2300      	moveq	r3, #0
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	461a      	mov	r2, r3
 80044a4:	2110      	movs	r1, #16
 80044a6:	4862      	ldr	r0, [pc, #392]	; (8004630 <runBRTask+0x280>)
 80044a8:	f001 ff00 	bl	80062ac <HAL_GPIO_WritePin>
 80044ac:	4b5b      	ldr	r3, [pc, #364]	; (800461c <runBRTask+0x26c>)
 80044ae:	f8b3 2120 	ldrh.w	r2, [r3, #288]	; 0x120
 80044b2:	4b60      	ldr	r3, [pc, #384]	; (8004634 <runBRTask+0x284>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	635a      	str	r2, [r3, #52]	; 0x34
 80044b8:	4b58      	ldr	r3, [pc, #352]	; (800461c <runBRTask+0x26c>)
 80044ba:	f8b3 2122 	ldrh.w	r2, [r3, #290]	; 0x122
 80044be:	4b5d      	ldr	r3, [pc, #372]	; (8004634 <runBRTask+0x284>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80044c4:	4859      	ldr	r0, [pc, #356]	; (800462c <runBRTask+0x27c>)
 80044c6:	f7fe fce3 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 7;
 80044ca:	4b53      	ldr	r3, [pc, #332]	; (8004618 <runBRTask+0x268>)
 80044cc:	4a5a      	ldr	r2, [pc, #360]	; (8004638 <runBRTask+0x288>)
 80044ce:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80044d0:	2200      	movs	r2, #0
 80044d2:	2100      	movs	r1, #0
 80044d4:	4850      	ldr	r0, [pc, #320]	; (8004618 <runBRTask+0x268>)
 80044d6:	f7fe f9e7 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 80044da:	e110      	b.n	80046fe <runBRTask+0x34e>
      case 20: // BR20 (outdoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BR20], &htim8, &htim1, targetAngle);
 80044dc:	4b4f      	ldr	r3, [pc, #316]	; (800461c <runBRTask+0x26c>)
 80044de:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 80044e2:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8004620 <runBRTask+0x270>
 80044e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ee:	dd02      	ble.n	80044f6 <runBRTask+0x146>
 80044f0:	f240 1309 	movw	r3, #265	; 0x109
 80044f4:	e012      	b.n	800451c <runBRTask+0x16c>
 80044f6:	4b49      	ldr	r3, [pc, #292]	; (800461c <runBRTask+0x26c>)
 80044f8:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 80044fc:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8004624 <runBRTask+0x274>
 8004500:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004508:	d501      	bpl.n	800450e <runBRTask+0x15e>
 800450a:	2346      	movs	r3, #70	; 0x46
 800450c:	e006      	b.n	800451c <runBRTask+0x16c>
 800450e:	4b43      	ldr	r3, [pc, #268]	; (800461c <runBRTask+0x26c>)
 8004510:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8004514:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004518:	ee17 3a90 	vmov	r3, s15
 800451c:	4a42      	ldr	r2, [pc, #264]	; (8004628 <runBRTask+0x278>)
 800451e:	6812      	ldr	r2, [r2, #0]
 8004520:	6413      	str	r3, [r2, #64]	; 0x40
 8004522:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004526:	f001 f92b 	bl	8005780 <HAL_Delay>
 800452a:	4b3c      	ldr	r3, [pc, #240]	; (800461c <runBRTask+0x26c>)
 800452c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004530:	4a3e      	ldr	r2, [pc, #248]	; (800462c <runBRTask+0x27c>)
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	4b39      	ldr	r3, [pc, #228]	; (800461c <runBRTask+0x26c>)
 8004536:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 800453a:	2b00      	cmp	r3, #0
 800453c:	bf0c      	ite	eq
 800453e:	2301      	moveq	r3, #1
 8004540:	2300      	movne	r3, #0
 8004542:	b2db      	uxtb	r3, r3
 8004544:	461a      	mov	r2, r3
 8004546:	2104      	movs	r1, #4
 8004548:	4839      	ldr	r0, [pc, #228]	; (8004630 <runBRTask+0x280>)
 800454a:	f001 feaf 	bl	80062ac <HAL_GPIO_WritePin>
 800454e:	4b33      	ldr	r3, [pc, #204]	; (800461c <runBRTask+0x26c>)
 8004550:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8004554:	2b00      	cmp	r3, #0
 8004556:	bf14      	ite	ne
 8004558:	2301      	movne	r3, #1
 800455a:	2300      	moveq	r3, #0
 800455c:	b2db      	uxtb	r3, r3
 800455e:	461a      	mov	r2, r3
 8004560:	2108      	movs	r1, #8
 8004562:	4833      	ldr	r0, [pc, #204]	; (8004630 <runBRTask+0x280>)
 8004564:	f001 fea2 	bl	80062ac <HAL_GPIO_WritePin>
 8004568:	4b2c      	ldr	r3, [pc, #176]	; (800461c <runBRTask+0x26c>)
 800456a:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 800456e:	2b00      	cmp	r3, #0
 8004570:	bf0c      	ite	eq
 8004572:	2301      	moveq	r3, #1
 8004574:	2300      	movne	r3, #0
 8004576:	b2db      	uxtb	r3, r3
 8004578:	461a      	mov	r2, r3
 800457a:	2120      	movs	r1, #32
 800457c:	482c      	ldr	r0, [pc, #176]	; (8004630 <runBRTask+0x280>)
 800457e:	f001 fe95 	bl	80062ac <HAL_GPIO_WritePin>
 8004582:	4b26      	ldr	r3, [pc, #152]	; (800461c <runBRTask+0x26c>)
 8004584:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8004588:	2b00      	cmp	r3, #0
 800458a:	bf14      	ite	ne
 800458c:	2301      	movne	r3, #1
 800458e:	2300      	moveq	r3, #0
 8004590:	b2db      	uxtb	r3, r3
 8004592:	461a      	mov	r2, r3
 8004594:	2110      	movs	r1, #16
 8004596:	4826      	ldr	r0, [pc, #152]	; (8004630 <runBRTask+0x280>)
 8004598:	f001 fe88 	bl	80062ac <HAL_GPIO_WritePin>
 800459c:	4b1f      	ldr	r3, [pc, #124]	; (800461c <runBRTask+0x26c>)
 800459e:	f8b3 20e0 	ldrh.w	r2, [r3, #224]	; 0xe0
 80045a2:	4b24      	ldr	r3, [pc, #144]	; (8004634 <runBRTask+0x284>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	635a      	str	r2, [r3, #52]	; 0x34
 80045a8:	4b1c      	ldr	r3, [pc, #112]	; (800461c <runBRTask+0x26c>)
 80045aa:	f8b3 20e2 	ldrh.w	r2, [r3, #226]	; 0xe2
 80045ae:	4b21      	ldr	r3, [pc, #132]	; (8004634 <runBRTask+0x284>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80045b4:	481d      	ldr	r0, [pc, #116]	; (800462c <runBRTask+0x27c>)
 80045b6:	f7fe fc6b 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 4;
 80045ba:	4b17      	ldr	r3, [pc, #92]	; (8004618 <runBRTask+0x268>)
 80045bc:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80045c0:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80045c2:	2200      	movs	r2, #0
 80045c4:	2100      	movs	r1, #0
 80045c6:	4814      	ldr	r0, [pc, #80]	; (8004618 <runBRTask+0x268>)
 80045c8:	f7fe f96e 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 80045cc:	e097      	b.n	80046fe <runBRTask+0x34e>
      default: // BR00 (indoor 3x1)
        targetDist = 3;
 80045ce:	4b12      	ldr	r3, [pc, #72]	; (8004618 <runBRTask+0x268>)
 80045d0:	4a1a      	ldr	r2, [pc, #104]	; (800463c <runBRTask+0x28c>)
 80045d2:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80045d4:	2200      	movs	r2, #0
 80045d6:	2101      	movs	r1, #1
 80045d8:	480f      	ldr	r0, [pc, #60]	; (8004618 <runBRTask+0x268>)
 80045da:	f7fe f965 	bl	80028a8 <RobotMoveDist>

        __SET_CMD_CONFIG(cfgs[CONFIG_BR00], &htim8, &htim1, targetAngle);
 80045de:	4b0f      	ldr	r3, [pc, #60]	; (800461c <runBRTask+0x26c>)
 80045e0:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80045e4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004620 <runBRTask+0x270>
 80045e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045f0:	dd02      	ble.n	80045f8 <runBRTask+0x248>
 80045f2:	f240 1309 	movw	r3, #265	; 0x109
 80045f6:	e02a      	b.n	800464e <runBRTask+0x29e>
 80045f8:	4b08      	ldr	r3, [pc, #32]	; (800461c <runBRTask+0x26c>)
 80045fa:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80045fe:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8004624 <runBRTask+0x274>
 8004602:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800460a:	d519      	bpl.n	8004640 <runBRTask+0x290>
 800460c:	2346      	movs	r3, #70	; 0x46
 800460e:	e01e      	b.n	800464e <runBRTask+0x29e>
 8004610:	20000134 	.word	0x20000134
 8004614:	200004bc 	.word	0x200004bc
 8004618:	200004e8 	.word	0x200004e8
 800461c:	20000004 	.word	0x20000004
 8004620:	43848000 	.word	0x43848000
 8004624:	428c0000 	.word	0x428c0000
 8004628:	200002a0 	.word	0x200002a0
 800462c:	200004d4 	.word	0x200004d4
 8004630:	40020000 	.word	0x40020000
 8004634:	200003c0 	.word	0x200003c0
 8004638:	40e00000 	.word	0x40e00000
 800463c:	40400000 	.word	0x40400000
 8004640:	4b4e      	ldr	r3, [pc, #312]	; (800477c <runBRTask+0x3cc>)
 8004642:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8004646:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800464a:	ee17 3a90 	vmov	r3, s15
 800464e:	4a4c      	ldr	r2, [pc, #304]	; (8004780 <runBRTask+0x3d0>)
 8004650:	6812      	ldr	r2, [r2, #0]
 8004652:	6413      	str	r3, [r2, #64]	; 0x40
 8004654:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004658:	f001 f892 	bl	8005780 <HAL_Delay>
 800465c:	4b47      	ldr	r3, [pc, #284]	; (800477c <runBRTask+0x3cc>)
 800465e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004662:	4a48      	ldr	r2, [pc, #288]	; (8004784 <runBRTask+0x3d4>)
 8004664:	6013      	str	r3, [r2, #0]
 8004666:	4b45      	ldr	r3, [pc, #276]	; (800477c <runBRTask+0x3cc>)
 8004668:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800466c:	2b00      	cmp	r3, #0
 800466e:	bf0c      	ite	eq
 8004670:	2301      	moveq	r3, #1
 8004672:	2300      	movne	r3, #0
 8004674:	b2db      	uxtb	r3, r3
 8004676:	461a      	mov	r2, r3
 8004678:	2104      	movs	r1, #4
 800467a:	4843      	ldr	r0, [pc, #268]	; (8004788 <runBRTask+0x3d8>)
 800467c:	f001 fe16 	bl	80062ac <HAL_GPIO_WritePin>
 8004680:	4b3e      	ldr	r3, [pc, #248]	; (800477c <runBRTask+0x3cc>)
 8004682:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8004686:	2b00      	cmp	r3, #0
 8004688:	bf14      	ite	ne
 800468a:	2301      	movne	r3, #1
 800468c:	2300      	moveq	r3, #0
 800468e:	b2db      	uxtb	r3, r3
 8004690:	461a      	mov	r2, r3
 8004692:	2108      	movs	r1, #8
 8004694:	483c      	ldr	r0, [pc, #240]	; (8004788 <runBRTask+0x3d8>)
 8004696:	f001 fe09 	bl	80062ac <HAL_GPIO_WritePin>
 800469a:	4b38      	ldr	r3, [pc, #224]	; (800477c <runBRTask+0x3cc>)
 800469c:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	bf0c      	ite	eq
 80046a4:	2301      	moveq	r3, #1
 80046a6:	2300      	movne	r3, #0
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	461a      	mov	r2, r3
 80046ac:	2120      	movs	r1, #32
 80046ae:	4836      	ldr	r0, [pc, #216]	; (8004788 <runBRTask+0x3d8>)
 80046b0:	f001 fdfc 	bl	80062ac <HAL_GPIO_WritePin>
 80046b4:	4b31      	ldr	r3, [pc, #196]	; (800477c <runBRTask+0x3cc>)
 80046b6:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	bf14      	ite	ne
 80046be:	2301      	movne	r3, #1
 80046c0:	2300      	moveq	r3, #0
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	461a      	mov	r2, r3
 80046c6:	2110      	movs	r1, #16
 80046c8:	482f      	ldr	r0, [pc, #188]	; (8004788 <runBRTask+0x3d8>)
 80046ca:	f001 fdef 	bl	80062ac <HAL_GPIO_WritePin>
 80046ce:	4b2b      	ldr	r3, [pc, #172]	; (800477c <runBRTask+0x3cc>)
 80046d0:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	; 0xa0
 80046d4:	4b2d      	ldr	r3, [pc, #180]	; (800478c <runBRTask+0x3dc>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	635a      	str	r2, [r3, #52]	; 0x34
 80046da:	4b28      	ldr	r3, [pc, #160]	; (800477c <runBRTask+0x3cc>)
 80046dc:	f8b3 20a2 	ldrh.w	r2, [r3, #162]	; 0xa2
 80046e0:	4b2a      	ldr	r3, [pc, #168]	; (800478c <runBRTask+0x3dc>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80046e6:	4827      	ldr	r0, [pc, #156]	; (8004784 <runBRTask+0x3d4>)
 80046e8:	f7fe fbd2 	bl	8002e90 <RobotTurn>

        targetDist = 6;
 80046ec:	4b28      	ldr	r3, [pc, #160]	; (8004790 <runBRTask+0x3e0>)
 80046ee:	4a29      	ldr	r2, [pc, #164]	; (8004794 <runBRTask+0x3e4>)
 80046f0:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80046f2:	2200      	movs	r2, #0
 80046f4:	2100      	movs	r1, #0
 80046f6:	4826      	ldr	r0, [pc, #152]	; (8004790 <runBRTask+0x3e0>)
 80046f8:	f7fe f8d6 	bl	80028a8 <RobotMoveDist>

        break;
 80046fc:	bf00      	nop
      }
      clickOnce = 0;
 80046fe:	4b26      	ldr	r3, [pc, #152]	; (8004798 <runBRTask+0x3e8>)
 8004700:	2200      	movs	r2, #0
 8004702:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8004704:	4b25      	ldr	r3, [pc, #148]	; (800479c <runBRTask+0x3ec>)
 8004706:	781a      	ldrb	r2, [r3, #0]
 8004708:	4b25      	ldr	r3, [pc, #148]	; (80047a0 <runBRTask+0x3f0>)
 800470a:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 800470c:	4b23      	ldr	r3, [pc, #140]	; (800479c <runBRTask+0x3ec>)
 800470e:	220b      	movs	r2, #11
 8004710:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004712:	4b24      	ldr	r3, [pc, #144]	; (80047a4 <runBRTask+0x3f4>)
 8004714:	781a      	ldrb	r2, [r3, #0]
 8004716:	4b23      	ldr	r3, [pc, #140]	; (80047a4 <runBRTask+0x3f4>)
 8004718:	785b      	ldrb	r3, [r3, #1]
 800471a:	429a      	cmp	r2, r3
 800471c:	d112      	bne.n	8004744 <runBRTask+0x394>
      {
        __CLEAR_CURCMD(curCmd);
 800471e:	4b22      	ldr	r3, [pc, #136]	; (80047a8 <runBRTask+0x3f8>)
 8004720:	2264      	movs	r2, #100	; 0x64
 8004722:	701a      	strb	r2, [r3, #0]
 8004724:	4b20      	ldr	r3, [pc, #128]	; (80047a8 <runBRTask+0x3f8>)
 8004726:	2200      	movs	r2, #0
 8004728:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 800472a:	4a20      	ldr	r2, [pc, #128]	; (80047ac <runBRTask+0x3fc>)
 800472c:	210f      	movs	r1, #15
 800472e:	4820      	ldr	r0, [pc, #128]	; (80047b0 <runBRTask+0x400>)
 8004730:	f009 f9de 	bl	800daf0 <sniprintf>
 8004734:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004738:	2206      	movs	r2, #6
 800473a:	491e      	ldr	r1, [pc, #120]	; (80047b4 <runBRTask+0x404>)
 800473c:	481e      	ldr	r0, [pc, #120]	; (80047b8 <runBRTask+0x408>)
 800473e:	f005 f8e8 	bl	8009912 <HAL_UART_Transmit>
 8004742:	e639      	b.n	80043b8 <runBRTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004744:	4b17      	ldr	r3, [pc, #92]	; (80047a4 <runBRTask+0x3f4>)
 8004746:	785b      	ldrb	r3, [r3, #1]
 8004748:	4a17      	ldr	r2, [pc, #92]	; (80047a8 <runBRTask+0x3f8>)
 800474a:	4916      	ldr	r1, [pc, #88]	; (80047a4 <runBRTask+0x3f4>)
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	440b      	add	r3, r1
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	6013      	str	r3, [r2, #0]
 8004754:	4b13      	ldr	r3, [pc, #76]	; (80047a4 <runBRTask+0x3f4>)
 8004756:	785b      	ldrb	r3, [r3, #1]
 8004758:	3301      	adds	r3, #1
 800475a:	4a12      	ldr	r2, [pc, #72]	; (80047a4 <runBRTask+0x3f4>)
 800475c:	7892      	ldrb	r2, [r2, #2]
 800475e:	fb93 f1f2 	sdiv	r1, r3, r2
 8004762:	fb01 f202 	mul.w	r2, r1, r2
 8004766:	1a9b      	subs	r3, r3, r2
 8004768:	b2da      	uxtb	r2, r3
 800476a:	4b0e      	ldr	r3, [pc, #56]	; (80047a4 <runBRTask+0x3f4>)
 800476c:	705a      	strb	r2, [r3, #1]
 800476e:	4a13      	ldr	r2, [pc, #76]	; (80047bc <runBRTask+0x40c>)
 8004770:	210f      	movs	r1, #15
 8004772:	480f      	ldr	r0, [pc, #60]	; (80047b0 <runBRTask+0x400>)
 8004774:	f009 f9bc 	bl	800daf0 <sniprintf>
    if (curTask != TASK_BR)
 8004778:	e61e      	b.n	80043b8 <runBRTask+0x8>
 800477a:	bf00      	nop
 800477c:	20000004 	.word	0x20000004
 8004780:	200002a0 	.word	0x200002a0
 8004784:	200004d4 	.word	0x200004d4
 8004788:	40020000 	.word	0x40020000
 800478c:	200003c0 	.word	0x200003c0
 8004790:	200004e8 	.word	0x200004e8
 8004794:	40c00000 	.word	0x40c00000
 8004798:	20000540 	.word	0x20000540
 800479c:	20000134 	.word	0x20000134
 80047a0:	20000135 	.word	0x20000135
 80047a4:	20000488 	.word	0x20000488
 80047a8:	200004bc 	.word	0x200004bc
 80047ac:	0800e4f0 	.word	0x0800e4f0
 80047b0:	200004c0 	.word	0x200004c0
 80047b4:	0800e4f8 	.word	0x0800e4f8
 80047b8:	20000408 	.word	0x20000408
 80047bc:	0800e500 	.word	0x0800e500

080047c0 <runADCTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runADCTask */
void runADCTask(void *argument)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runADCTask */
  for (;;)
  {
    if (curTask != TASK_ADC)
 80047c8:	4b24      	ldr	r3, [pc, #144]	; (800485c <runADCTask+0x9c>)
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	2b08      	cmp	r3, #8
 80047ce:	d004      	beq.n	80047da <runADCTask+0x1a>
      osDelay(1000);
 80047d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80047d4:	f006 f9e8 	bl	800aba8 <osDelay>
 80047d8:	e7f6      	b.n	80047c8 <runADCTask+0x8>
    else
    {
      //			dataPoint = 0; IR_data_raw_acc = 0; obsDist_IR = 1000;
      //			last_curTask_tick = HAL_GetTick();
      __PEND_CURCMD(curCmd);
 80047da:	4b21      	ldr	r3, [pc, #132]	; (8004860 <runADCTask+0xa0>)
 80047dc:	2263      	movs	r2, #99	; 0x63
 80047de:	701a      	strb	r2, [r3, #0]
      //			  osDelay(5);
      //			} while (1);
      //
      //		  __ON_TASK_END(&htim8, prevTask, curTask);
      //		  HAL_ADC_Stop(&hadc1);
      clickOnce = 0;
 80047e0:	4b20      	ldr	r3, [pc, #128]	; (8004864 <runADCTask+0xa4>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 80047e6:	4b1d      	ldr	r3, [pc, #116]	; (800485c <runADCTask+0x9c>)
 80047e8:	781a      	ldrb	r2, [r3, #0]
 80047ea:	4b1f      	ldr	r3, [pc, #124]	; (8004868 <runADCTask+0xa8>)
 80047ec:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 80047ee:	4b1b      	ldr	r3, [pc, #108]	; (800485c <runADCTask+0x9c>)
 80047f0:	220b      	movs	r2, #11
 80047f2:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80047f4:	4b1d      	ldr	r3, [pc, #116]	; (800486c <runADCTask+0xac>)
 80047f6:	781a      	ldrb	r2, [r3, #0]
 80047f8:	4b1c      	ldr	r3, [pc, #112]	; (800486c <runADCTask+0xac>)
 80047fa:	785b      	ldrb	r3, [r3, #1]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d112      	bne.n	8004826 <runADCTask+0x66>
      {
        __CLEAR_CURCMD(curCmd);
 8004800:	4b17      	ldr	r3, [pc, #92]	; (8004860 <runADCTask+0xa0>)
 8004802:	2264      	movs	r2, #100	; 0x64
 8004804:	701a      	strb	r2, [r3, #0]
 8004806:	4b16      	ldr	r3, [pc, #88]	; (8004860 <runADCTask+0xa0>)
 8004808:	2200      	movs	r2, #0
 800480a:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 800480c:	4a18      	ldr	r2, [pc, #96]	; (8004870 <runADCTask+0xb0>)
 800480e:	210f      	movs	r1, #15
 8004810:	4818      	ldr	r0, [pc, #96]	; (8004874 <runADCTask+0xb4>)
 8004812:	f009 f96d 	bl	800daf0 <sniprintf>
 8004816:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800481a:	2206      	movs	r2, #6
 800481c:	4916      	ldr	r1, [pc, #88]	; (8004878 <runADCTask+0xb8>)
 800481e:	4817      	ldr	r0, [pc, #92]	; (800487c <runADCTask+0xbc>)
 8004820:	f005 f877 	bl	8009912 <HAL_UART_Transmit>
 8004824:	e7d0      	b.n	80047c8 <runADCTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004826:	4b11      	ldr	r3, [pc, #68]	; (800486c <runADCTask+0xac>)
 8004828:	785b      	ldrb	r3, [r3, #1]
 800482a:	4a0d      	ldr	r2, [pc, #52]	; (8004860 <runADCTask+0xa0>)
 800482c:	490f      	ldr	r1, [pc, #60]	; (800486c <runADCTask+0xac>)
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	4b0d      	ldr	r3, [pc, #52]	; (800486c <runADCTask+0xac>)
 8004838:	785b      	ldrb	r3, [r3, #1]
 800483a:	3301      	adds	r3, #1
 800483c:	4a0b      	ldr	r2, [pc, #44]	; (800486c <runADCTask+0xac>)
 800483e:	7892      	ldrb	r2, [r2, #2]
 8004840:	fb93 f1f2 	sdiv	r1, r3, r2
 8004844:	fb01 f202 	mul.w	r2, r1, r2
 8004848:	1a9b      	subs	r3, r3, r2
 800484a:	b2da      	uxtb	r2, r3
 800484c:	4b07      	ldr	r3, [pc, #28]	; (800486c <runADCTask+0xac>)
 800484e:	705a      	strb	r2, [r3, #1]
 8004850:	4a0b      	ldr	r2, [pc, #44]	; (8004880 <runADCTask+0xc0>)
 8004852:	210f      	movs	r1, #15
 8004854:	4807      	ldr	r0, [pc, #28]	; (8004874 <runADCTask+0xb4>)
 8004856:	f009 f94b 	bl	800daf0 <sniprintf>
    if (curTask != TASK_ADC)
 800485a:	e7b5      	b.n	80047c8 <runADCTask+0x8>
 800485c:	20000134 	.word	0x20000134
 8004860:	200004bc 	.word	0x200004bc
 8004864:	20000540 	.word	0x20000540
 8004868:	20000135 	.word	0x20000135
 800486c:	20000488 	.word	0x20000488
 8004870:	0800e4f0 	.word	0x0800e4f0
 8004874:	200004c0 	.word	0x200004c0
 8004878:	0800e4f8 	.word	0x0800e4f8
 800487c:	20000408 	.word	0x20000408
 8004880:	0800e500 	.word	0x0800e500

08004884 <runCmdTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runCmdTask */
void runCmdTask(void *argument)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runCmdTask */
  /* Infinite loop */
  for (;;)
  {
    switch (curCmd.index)
 800488c:	4bc7      	ldr	r3, [pc, #796]	; (8004bac <runCmdTask+0x328>)
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	3b01      	subs	r3, #1
 8004892:	2b63      	cmp	r3, #99	; 0x63
 8004894:	f200 82e2 	bhi.w	8004e5c <runCmdTask+0x5d8>
 8004898:	a201      	add	r2, pc, #4	; (adr r2, 80048a0 <runCmdTask+0x1c>)
 800489a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489e:	bf00      	nop
 80048a0:	08004a31 	.word	0x08004a31
 80048a4:	08004a3f 	.word	0x08004a3f
 80048a8:	08004a4d 	.word	0x08004a4d
 80048ac:	08004a4d 	.word	0x08004a4d
 80048b0:	08004a4d 	.word	0x08004a4d
 80048b4:	08004a4d 	.word	0x08004a4d
 80048b8:	08004c21 	.word	0x08004c21
 80048bc:	08004c2f 	.word	0x08004c2f
 80048c0:	08004c3d 	.word	0x08004c3d
 80048c4:	08004c4b 	.word	0x08004c4b
 80048c8:	08004c59 	.word	0x08004c59
 80048cc:	08004c59 	.word	0x08004c59
 80048d0:	08004e5d 	.word	0x08004e5d
 80048d4:	08004ca3 	.word	0x08004ca3
 80048d8:	08004e5d 	.word	0x08004e5d
 80048dc:	08004e5d 	.word	0x08004e5d
 80048e0:	08004e5d 	.word	0x08004e5d
 80048e4:	08004e5d 	.word	0x08004e5d
 80048e8:	08004e5d 	.word	0x08004e5d
 80048ec:	08004e5d 	.word	0x08004e5d
 80048f0:	08004e5d 	.word	0x08004e5d
 80048f4:	08004e5d 	.word	0x08004e5d
 80048f8:	08004e5d 	.word	0x08004e5d
 80048fc:	08004e5d 	.word	0x08004e5d
 8004900:	08004e5d 	.word	0x08004e5d
 8004904:	08004e5d 	.word	0x08004e5d
 8004908:	08004e5d 	.word	0x08004e5d
 800490c:	08004e5d 	.word	0x08004e5d
 8004910:	08004e5d 	.word	0x08004e5d
 8004914:	08004e5d 	.word	0x08004e5d
 8004918:	08004e5d 	.word	0x08004e5d
 800491c:	08004e5d 	.word	0x08004e5d
 8004920:	08004e5d 	.word	0x08004e5d
 8004924:	08004e5d 	.word	0x08004e5d
 8004928:	08004e5d 	.word	0x08004e5d
 800492c:	08004e5d 	.word	0x08004e5d
 8004930:	08004e5d 	.word	0x08004e5d
 8004934:	08004e5d 	.word	0x08004e5d
 8004938:	08004e5d 	.word	0x08004e5d
 800493c:	08004e5d 	.word	0x08004e5d
 8004940:	08004e5d 	.word	0x08004e5d
 8004944:	08004e5d 	.word	0x08004e5d
 8004948:	08004e5d 	.word	0x08004e5d
 800494c:	08004e5d 	.word	0x08004e5d
 8004950:	08004e5d 	.word	0x08004e5d
 8004954:	08004e5d 	.word	0x08004e5d
 8004958:	08004e5d 	.word	0x08004e5d
 800495c:	08004e5d 	.word	0x08004e5d
 8004960:	08004e5d 	.word	0x08004e5d
 8004964:	08004e5d 	.word	0x08004e5d
 8004968:	08004e5d 	.word	0x08004e5d
 800496c:	08004e5d 	.word	0x08004e5d
 8004970:	08004e5d 	.word	0x08004e5d
 8004974:	08004e5d 	.word	0x08004e5d
 8004978:	08004e5d 	.word	0x08004e5d
 800497c:	08004e5d 	.word	0x08004e5d
 8004980:	08004e5d 	.word	0x08004e5d
 8004984:	08004e5d 	.word	0x08004e5d
 8004988:	08004e5d 	.word	0x08004e5d
 800498c:	08004e5d 	.word	0x08004e5d
 8004990:	08004e5d 	.word	0x08004e5d
 8004994:	08004e5d 	.word	0x08004e5d
 8004998:	08004e5d 	.word	0x08004e5d
 800499c:	08004e5d 	.word	0x08004e5d
 80049a0:	08004e5d 	.word	0x08004e5d
 80049a4:	08004e5d 	.word	0x08004e5d
 80049a8:	08004e5d 	.word	0x08004e5d
 80049ac:	08004e5d 	.word	0x08004e5d
 80049b0:	08004e5d 	.word	0x08004e5d
 80049b4:	08004e5d 	.word	0x08004e5d
 80049b8:	08004e5d 	.word	0x08004e5d
 80049bc:	08004e5d 	.word	0x08004e5d
 80049c0:	08004e5d 	.word	0x08004e5d
 80049c4:	08004e5d 	.word	0x08004e5d
 80049c8:	08004e5d 	.word	0x08004e5d
 80049cc:	08004e5d 	.word	0x08004e5d
 80049d0:	08004e5d 	.word	0x08004e5d
 80049d4:	08004e5d 	.word	0x08004e5d
 80049d8:	08004e5d 	.word	0x08004e5d
 80049dc:	08004e5d 	.word	0x08004e5d
 80049e0:	08004e5d 	.word	0x08004e5d
 80049e4:	08004e5d 	.word	0x08004e5d
 80049e8:	08004e5d 	.word	0x08004e5d
 80049ec:	08004e5d 	.word	0x08004e5d
 80049f0:	08004e5d 	.word	0x08004e5d
 80049f4:	08004e5d 	.word	0x08004e5d
 80049f8:	08004e5d 	.word	0x08004e5d
 80049fc:	08004cb1 	.word	0x08004cb1
 8004a00:	08004cb1 	.word	0x08004cb1
 8004a04:	08004d87 	.word	0x08004d87
 8004a08:	08004d87 	.word	0x08004d87
 8004a0c:	08004e5d 	.word	0x08004e5d
 8004a10:	08004e5d 	.word	0x08004e5d
 8004a14:	08004e5d 	.word	0x08004e5d
 8004a18:	08004e5d 	.word	0x08004e5d
 8004a1c:	08004e5d 	.word	0x08004e5d
 8004a20:	08004e5d 	.word	0x08004e5d
 8004a24:	08004e5d 	.word	0x08004e5d
 8004a28:	08004e5d 	.word	0x08004e5d
 8004a2c:	08004e5d 	.word	0x08004e5d
    {
      //	  	 case 0: // STOP handled in UART IRQ directly
      //	  	  	  break;
    case 1: // FW
      curTask = TASK_MOVE_FORWARD;
 8004a30:	4b5f      	ldr	r3, [pc, #380]	; (8004bb0 <runCmdTask+0x32c>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004a36:	4b5d      	ldr	r3, [pc, #372]	; (8004bac <runCmdTask+0x328>)
 8004a38:	2263      	movs	r2, #99	; 0x63
 8004a3a:	701a      	strb	r2, [r3, #0]
      break;
 8004a3c:	e20f      	b.n	8004e5e <runCmdTask+0x5da>
    case 2: // BW
      curTask = TASK_MOVE_BACKWARD;
 8004a3e:	4b5c      	ldr	r3, [pc, #368]	; (8004bb0 <runCmdTask+0x32c>)
 8004a40:	2201      	movs	r2, #1
 8004a42:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004a44:	4b59      	ldr	r3, [pc, #356]	; (8004bac <runCmdTask+0x328>)
 8004a46:	2263      	movs	r2, #99	; 0x63
 8004a48:	701a      	strb	r2, [r3, #0]
      break;
 8004a4a:	e208      	b.n	8004e5e <runCmdTask+0x5da>
    case 3: // FL manual
    case 4: // FR manual
    case 5: // BL manual
    case 6: // BR manual
      __SET_CMD_CONFIG(cfgs[curCmd.index], &htim8, &htim1, targetAngle);
 8004a4c:	4b57      	ldr	r3, [pc, #348]	; (8004bac <runCmdTask+0x328>)
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	4a58      	ldr	r2, [pc, #352]	; (8004bb4 <runCmdTask+0x330>)
 8004a52:	011b      	lsls	r3, r3, #4
 8004a54:	4413      	add	r3, r2
 8004a56:	3304      	adds	r3, #4
 8004a58:	edd3 7a00 	vldr	s15, [r3]
 8004a5c:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8004bb8 <runCmdTask+0x334>
 8004a60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a68:	dd02      	ble.n	8004a70 <runCmdTask+0x1ec>
 8004a6a:	f240 1309 	movw	r3, #265	; 0x109
 8004a6e:	e01c      	b.n	8004aaa <runCmdTask+0x226>
 8004a70:	4b4e      	ldr	r3, [pc, #312]	; (8004bac <runCmdTask+0x328>)
 8004a72:	781b      	ldrb	r3, [r3, #0]
 8004a74:	4a4f      	ldr	r2, [pc, #316]	; (8004bb4 <runCmdTask+0x330>)
 8004a76:	011b      	lsls	r3, r3, #4
 8004a78:	4413      	add	r3, r2
 8004a7a:	3304      	adds	r3, #4
 8004a7c:	edd3 7a00 	vldr	s15, [r3]
 8004a80:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8004bbc <runCmdTask+0x338>
 8004a84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a8c:	d501      	bpl.n	8004a92 <runCmdTask+0x20e>
 8004a8e:	2346      	movs	r3, #70	; 0x46
 8004a90:	e00b      	b.n	8004aaa <runCmdTask+0x226>
 8004a92:	4b46      	ldr	r3, [pc, #280]	; (8004bac <runCmdTask+0x328>)
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	4a47      	ldr	r2, [pc, #284]	; (8004bb4 <runCmdTask+0x330>)
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	4413      	add	r3, r2
 8004a9c:	3304      	adds	r3, #4
 8004a9e:	edd3 7a00 	vldr	s15, [r3]
 8004aa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aa6:	ee17 3a90 	vmov	r3, s15
 8004aaa:	4a45      	ldr	r2, [pc, #276]	; (8004bc0 <runCmdTask+0x33c>)
 8004aac:	6812      	ldr	r2, [r2, #0]
 8004aae:	6413      	str	r3, [r2, #64]	; 0x40
 8004ab0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004ab4:	f000 fe64 	bl	8005780 <HAL_Delay>
 8004ab8:	4b3c      	ldr	r3, [pc, #240]	; (8004bac <runCmdTask+0x328>)
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	4a3d      	ldr	r2, [pc, #244]	; (8004bb4 <runCmdTask+0x330>)
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	4413      	add	r3, r2
 8004ac2:	3308      	adds	r3, #8
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a3f      	ldr	r2, [pc, #252]	; (8004bc4 <runCmdTask+0x340>)
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	4b38      	ldr	r3, [pc, #224]	; (8004bac <runCmdTask+0x328>)
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	4a39      	ldr	r2, [pc, #228]	; (8004bb4 <runCmdTask+0x330>)
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	4413      	add	r3, r2
 8004ad4:	330c      	adds	r3, #12
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	bf0c      	ite	eq
 8004adc:	2301      	moveq	r3, #1
 8004ade:	2300      	movne	r3, #0
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	2104      	movs	r1, #4
 8004ae6:	4838      	ldr	r0, [pc, #224]	; (8004bc8 <runCmdTask+0x344>)
 8004ae8:	f001 fbe0 	bl	80062ac <HAL_GPIO_WritePin>
 8004aec:	4b2f      	ldr	r3, [pc, #188]	; (8004bac <runCmdTask+0x328>)
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	4a30      	ldr	r2, [pc, #192]	; (8004bb4 <runCmdTask+0x330>)
 8004af2:	011b      	lsls	r3, r3, #4
 8004af4:	4413      	add	r3, r2
 8004af6:	330c      	adds	r3, #12
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	bf14      	ite	ne
 8004afe:	2301      	movne	r3, #1
 8004b00:	2300      	moveq	r3, #0
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	461a      	mov	r2, r3
 8004b06:	2108      	movs	r1, #8
 8004b08:	482f      	ldr	r0, [pc, #188]	; (8004bc8 <runCmdTask+0x344>)
 8004b0a:	f001 fbcf 	bl	80062ac <HAL_GPIO_WritePin>
 8004b0e:	4b27      	ldr	r3, [pc, #156]	; (8004bac <runCmdTask+0x328>)
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	4a28      	ldr	r2, [pc, #160]	; (8004bb4 <runCmdTask+0x330>)
 8004b14:	011b      	lsls	r3, r3, #4
 8004b16:	4413      	add	r3, r2
 8004b18:	330c      	adds	r3, #12
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	bf0c      	ite	eq
 8004b20:	2301      	moveq	r3, #1
 8004b22:	2300      	movne	r3, #0
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	461a      	mov	r2, r3
 8004b28:	2120      	movs	r1, #32
 8004b2a:	4827      	ldr	r0, [pc, #156]	; (8004bc8 <runCmdTask+0x344>)
 8004b2c:	f001 fbbe 	bl	80062ac <HAL_GPIO_WritePin>
 8004b30:	4b1e      	ldr	r3, [pc, #120]	; (8004bac <runCmdTask+0x328>)
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	4a1f      	ldr	r2, [pc, #124]	; (8004bb4 <runCmdTask+0x330>)
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	4413      	add	r3, r2
 8004b3a:	330c      	adds	r3, #12
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	bf14      	ite	ne
 8004b42:	2301      	movne	r3, #1
 8004b44:	2300      	moveq	r3, #0
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	461a      	mov	r2, r3
 8004b4a:	2110      	movs	r1, #16
 8004b4c:	481e      	ldr	r0, [pc, #120]	; (8004bc8 <runCmdTask+0x344>)
 8004b4e:	f001 fbad 	bl	80062ac <HAL_GPIO_WritePin>
 8004b52:	4b16      	ldr	r3, [pc, #88]	; (8004bac <runCmdTask+0x328>)
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	4a17      	ldr	r2, [pc, #92]	; (8004bb4 <runCmdTask+0x330>)
 8004b58:	011b      	lsls	r3, r3, #4
 8004b5a:	4413      	add	r3, r2
 8004b5c:	881a      	ldrh	r2, [r3, #0]
 8004b5e:	4b1b      	ldr	r3, [pc, #108]	; (8004bcc <runCmdTask+0x348>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	635a      	str	r2, [r3, #52]	; 0x34
 8004b64:	4b11      	ldr	r3, [pc, #68]	; (8004bac <runCmdTask+0x328>)
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	4a12      	ldr	r2, [pc, #72]	; (8004bb4 <runCmdTask+0x330>)
 8004b6a:	011b      	lsls	r3, r3, #4
 8004b6c:	4413      	add	r3, r2
 8004b6e:	3302      	adds	r3, #2
 8004b70:	881a      	ldrh	r2, [r3, #0]
 8004b72:	4b16      	ldr	r3, [pc, #88]	; (8004bcc <runCmdTask+0x348>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	639a      	str	r2, [r3, #56]	; 0x38
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004b78:	4b15      	ldr	r3, [pc, #84]	; (8004bd0 <runCmdTask+0x34c>)
 8004b7a:	781a      	ldrb	r2, [r3, #0]
 8004b7c:	4b14      	ldr	r3, [pc, #80]	; (8004bd0 <runCmdTask+0x34c>)
 8004b7e:	785b      	ldrb	r3, [r3, #1]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d12f      	bne.n	8004be4 <runCmdTask+0x360>
      {
        __CLEAR_CURCMD(curCmd);
 8004b84:	4b09      	ldr	r3, [pc, #36]	; (8004bac <runCmdTask+0x328>)
 8004b86:	2264      	movs	r2, #100	; 0x64
 8004b88:	701a      	strb	r2, [r3, #0]
 8004b8a:	4b08      	ldr	r3, [pc, #32]	; (8004bac <runCmdTask+0x328>)
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8004b90:	4a10      	ldr	r2, [pc, #64]	; (8004bd4 <runCmdTask+0x350>)
 8004b92:	210f      	movs	r1, #15
 8004b94:	4810      	ldr	r0, [pc, #64]	; (8004bd8 <runCmdTask+0x354>)
 8004b96:	f008 ffab 	bl	800daf0 <sniprintf>
 8004b9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004b9e:	2206      	movs	r2, #6
 8004ba0:	490e      	ldr	r1, [pc, #56]	; (8004bdc <runCmdTask+0x358>)
 8004ba2:	480f      	ldr	r0, [pc, #60]	; (8004be0 <runCmdTask+0x35c>)
 8004ba4:	f004 feb5 	bl	8009912 <HAL_UART_Transmit>
 8004ba8:	e036      	b.n	8004c18 <runCmdTask+0x394>
 8004baa:	bf00      	nop
 8004bac:	200004bc 	.word	0x200004bc
 8004bb0:	20000134 	.word	0x20000134
 8004bb4:	20000004 	.word	0x20000004
 8004bb8:	43848000 	.word	0x43848000
 8004bbc:	428c0000 	.word	0x428c0000
 8004bc0:	200002a0 	.word	0x200002a0
 8004bc4:	200004d4 	.word	0x200004d4
 8004bc8:	40020000 	.word	0x40020000
 8004bcc:	200003c0 	.word	0x200003c0
 8004bd0:	20000488 	.word	0x20000488
 8004bd4:	0800e4f0 	.word	0x0800e4f0
 8004bd8:	200004c0 	.word	0x200004c0
 8004bdc:	0800e4f8 	.word	0x0800e4f8
 8004be0:	20000408 	.word	0x20000408
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004be4:	4ba0      	ldr	r3, [pc, #640]	; (8004e68 <runCmdTask+0x5e4>)
 8004be6:	785b      	ldrb	r3, [r3, #1]
 8004be8:	4aa0      	ldr	r2, [pc, #640]	; (8004e6c <runCmdTask+0x5e8>)
 8004bea:	499f      	ldr	r1, [pc, #636]	; (8004e68 <runCmdTask+0x5e4>)
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	440b      	add	r3, r1
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	6013      	str	r3, [r2, #0]
 8004bf4:	4b9c      	ldr	r3, [pc, #624]	; (8004e68 <runCmdTask+0x5e4>)
 8004bf6:	785b      	ldrb	r3, [r3, #1]
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	4a9b      	ldr	r2, [pc, #620]	; (8004e68 <runCmdTask+0x5e4>)
 8004bfc:	7892      	ldrb	r2, [r2, #2]
 8004bfe:	fb93 f1f2 	sdiv	r1, r3, r2
 8004c02:	fb01 f202 	mul.w	r2, r1, r2
 8004c06:	1a9b      	subs	r3, r3, r2
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	4b97      	ldr	r3, [pc, #604]	; (8004e68 <runCmdTask+0x5e4>)
 8004c0c:	705a      	strb	r2, [r3, #1]
 8004c0e:	4a98      	ldr	r2, [pc, #608]	; (8004e70 <runCmdTask+0x5ec>)
 8004c10:	210f      	movs	r1, #15
 8004c12:	4898      	ldr	r0, [pc, #608]	; (8004e74 <runCmdTask+0x5f0>)
 8004c14:	f008 ff6c 	bl	800daf0 <sniprintf>
      __PEND_CURCMD(curCmd);
 8004c18:	4b94      	ldr	r3, [pc, #592]	; (8004e6c <runCmdTask+0x5e8>)
 8004c1a:	2263      	movs	r2, #99	; 0x63
 8004c1c:	701a      	strb	r2, [r3, #0]
      break;
 8004c1e:	e11e      	b.n	8004e5e <runCmdTask+0x5da>
    case 7: // FL
      curTask = TASK_FL;
 8004c20:	4b95      	ldr	r3, [pc, #596]	; (8004e78 <runCmdTask+0x5f4>)
 8004c22:	2202      	movs	r2, #2
 8004c24:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004c26:	4b91      	ldr	r3, [pc, #580]	; (8004e6c <runCmdTask+0x5e8>)
 8004c28:	2263      	movs	r2, #99	; 0x63
 8004c2a:	701a      	strb	r2, [r3, #0]
      break;
 8004c2c:	e117      	b.n	8004e5e <runCmdTask+0x5da>
    case 8: // FR
      curTask = TASK_FR;
 8004c2e:	4b92      	ldr	r3, [pc, #584]	; (8004e78 <runCmdTask+0x5f4>)
 8004c30:	2203      	movs	r2, #3
 8004c32:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004c34:	4b8d      	ldr	r3, [pc, #564]	; (8004e6c <runCmdTask+0x5e8>)
 8004c36:	2263      	movs	r2, #99	; 0x63
 8004c38:	701a      	strb	r2, [r3, #0]
      break;
 8004c3a:	e110      	b.n	8004e5e <runCmdTask+0x5da>
    case 9: // BL
      curTask = TASK_BL;
 8004c3c:	4b8e      	ldr	r3, [pc, #568]	; (8004e78 <runCmdTask+0x5f4>)
 8004c3e:	2204      	movs	r2, #4
 8004c40:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004c42:	4b8a      	ldr	r3, [pc, #552]	; (8004e6c <runCmdTask+0x5e8>)
 8004c44:	2263      	movs	r2, #99	; 0x63
 8004c46:	701a      	strb	r2, [r3, #0]
      break;
 8004c48:	e109      	b.n	8004e5e <runCmdTask+0x5da>
    case 10: // BR
      curTask = TASK_BR;
 8004c4a:	4b8b      	ldr	r3, [pc, #556]	; (8004e78 <runCmdTask+0x5f4>)
 8004c4c:	2205      	movs	r2, #5
 8004c4e:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004c50:	4b86      	ldr	r3, [pc, #536]	; (8004e6c <runCmdTask+0x5e8>)
 8004c52:	2263      	movs	r2, #99	; 0x63
 8004c54:	701a      	strb	r2, [r3, #0]
      break;
 8004c56:	e102      	b.n	8004e5e <runCmdTask+0x5da>
    case 11: // TL
    case 12: // TR
      __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 11 ? 1 : 0);
 8004c58:	4b84      	ldr	r3, [pc, #528]	; (8004e6c <runCmdTask+0x5e8>)
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	2b0b      	cmp	r3, #11
 8004c5e:	d005      	beq.n	8004c6c <runCmdTask+0x3e8>
 8004c60:	4b86      	ldr	r3, [pc, #536]	; (8004e7c <runCmdTask+0x5f8>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f240 1209 	movw	r2, #265	; 0x109
 8004c68:	641a      	str	r2, [r3, #64]	; 0x40
 8004c6a:	e003      	b.n	8004c74 <runCmdTask+0x3f0>
 8004c6c:	4b83      	ldr	r3, [pc, #524]	; (8004e7c <runCmdTask+0x5f8>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2246      	movs	r2, #70	; 0x46
 8004c72:	641a      	str	r2, [r3, #64]	; 0x40
 8004c74:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004c78:	f000 fd82 	bl	8005780 <HAL_Delay>
      __CLEAR_CURCMD(curCmd);
 8004c7c:	4b7b      	ldr	r3, [pc, #492]	; (8004e6c <runCmdTask+0x5e8>)
 8004c7e:	2264      	movs	r2, #100	; 0x64
 8004c80:	701a      	strb	r2, [r3, #0]
 8004c82:	4b7a      	ldr	r3, [pc, #488]	; (8004e6c <runCmdTask+0x5e8>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8004c88:	4a7d      	ldr	r2, [pc, #500]	; (8004e80 <runCmdTask+0x5fc>)
 8004c8a:	210f      	movs	r1, #15
 8004c8c:	4879      	ldr	r0, [pc, #484]	; (8004e74 <runCmdTask+0x5f0>)
 8004c8e:	f008 ff2f 	bl	800daf0 <sniprintf>
 8004c92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c96:	2206      	movs	r2, #6
 8004c98:	497a      	ldr	r1, [pc, #488]	; (8004e84 <runCmdTask+0x600>)
 8004c9a:	487b      	ldr	r0, [pc, #492]	; (8004e88 <runCmdTask+0x604>)
 8004c9c:	f004 fe39 	bl	8009912 <HAL_UART_Transmit>
      break;
 8004ca0:	e0dd      	b.n	8004e5e <runCmdTask+0x5da>
    case 13: // debug IR sensor
      // curTask = TASK_ADC;
      break;
    case 14: // DT move until specified distance from obstacle
      curTask = TASK_MOVE_OBS;
 8004ca2:	4b75      	ldr	r3, [pc, #468]	; (8004e78 <runCmdTask+0x5f4>)
 8004ca4:	2209      	movs	r2, #9
 8004ca6:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004ca8:	4b70      	ldr	r3, [pc, #448]	; (8004e6c <runCmdTask+0x5e8>)
 8004caa:	2263      	movs	r2, #99	; 0x63
 8004cac:	701a      	strb	r2, [r3, #0]
      break;
 8004cae:	e0d6      	b.n	8004e5e <runCmdTask+0x5da>

      // FIXME:find the motor duty combination to balance between speed and accuracy

    case 88: // FAxxx, forward rotate left by xxx degree
    case 89: // FCxxx, forward rotate right by xxx degree
      __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 88);
 8004cb0:	4b6e      	ldr	r3, [pc, #440]	; (8004e6c <runCmdTask+0x5e8>)
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	2b58      	cmp	r3, #88	; 0x58
 8004cb6:	d005      	beq.n	8004cc4 <runCmdTask+0x440>
 8004cb8:	4b70      	ldr	r3, [pc, #448]	; (8004e7c <runCmdTask+0x5f8>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f240 1209 	movw	r2, #265	; 0x109
 8004cc0:	641a      	str	r2, [r3, #64]	; 0x40
 8004cc2:	e003      	b.n	8004ccc <runCmdTask+0x448>
 8004cc4:	4b6d      	ldr	r3, [pc, #436]	; (8004e7c <runCmdTask+0x5f8>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2246      	movs	r2, #70	; 0x46
 8004cca:	641a      	str	r2, [r3, #64]	; 0x40
 8004ccc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004cd0:	f000 fd56 	bl	8005780 <HAL_Delay>
      __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	2104      	movs	r1, #4
 8004cd8:	486c      	ldr	r0, [pc, #432]	; (8004e8c <runCmdTask+0x608>)
 8004cda:	f001 fae7 	bl	80062ac <HAL_GPIO_WritePin>
 8004cde:	2201      	movs	r2, #1
 8004ce0:	2108      	movs	r1, #8
 8004ce2:	486a      	ldr	r0, [pc, #424]	; (8004e8c <runCmdTask+0x608>)
 8004ce4:	f001 fae2 	bl	80062ac <HAL_GPIO_WritePin>
 8004ce8:	2200      	movs	r2, #0
 8004cea:	2120      	movs	r1, #32
 8004cec:	4867      	ldr	r0, [pc, #412]	; (8004e8c <runCmdTask+0x608>)
 8004cee:	f001 fadd 	bl	80062ac <HAL_GPIO_WritePin>
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	2110      	movs	r1, #16
 8004cf6:	4865      	ldr	r0, [pc, #404]	; (8004e8c <runCmdTask+0x608>)
 8004cf8:	f001 fad8 	bl	80062ac <HAL_GPIO_WritePin>
      if (curCmd.index == 88)
 8004cfc:	4b5b      	ldr	r3, [pc, #364]	; (8004e6c <runCmdTask+0x5e8>)
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	2b58      	cmp	r3, #88	; 0x58
 8004d02:	d113      	bne.n	8004d2c <runCmdTask+0x4a8>
      {
        targetAngle = curCmd.val;
 8004d04:	4b59      	ldr	r3, [pc, #356]	; (8004e6c <runCmdTask+0x5e8>)
 8004d06:	885b      	ldrh	r3, [r3, #2]
 8004d08:	ee07 3a90 	vmov	s15, r3
 8004d0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d10:	4b5f      	ldr	r3, [pc, #380]	; (8004e90 <runCmdTask+0x60c>)
 8004d12:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 1333, 2000);
 8004d16:	4b5f      	ldr	r3, [pc, #380]	; (8004e94 <runCmdTask+0x610>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f240 5235 	movw	r2, #1333	; 0x535
 8004d1e:	635a      	str	r2, [r3, #52]	; 0x34
 8004d20:	4b5c      	ldr	r3, [pc, #368]	; (8004e94 <runCmdTask+0x610>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004d28:	639a      	str	r2, [r3, #56]	; 0x38
 8004d2a:	e013      	b.n	8004d54 <runCmdTask+0x4d0>
      }
      else
      {
        targetAngle = -curCmd.val;
 8004d2c:	4b4f      	ldr	r3, [pc, #316]	; (8004e6c <runCmdTask+0x5e8>)
 8004d2e:	885b      	ldrh	r3, [r3, #2]
 8004d30:	425b      	negs	r3, r3
 8004d32:	ee07 3a90 	vmov	s15, r3
 8004d36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d3a:	4b55      	ldr	r3, [pc, #340]	; (8004e90 <runCmdTask+0x60c>)
 8004d3c:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 2000, 1333);
 8004d40:	4b54      	ldr	r3, [pc, #336]	; (8004e94 <runCmdTask+0x610>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004d48:	635a      	str	r2, [r3, #52]	; 0x34
 8004d4a:	4b52      	ldr	r3, [pc, #328]	; (8004e94 <runCmdTask+0x610>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f240 5235 	movw	r2, #1333	; 0x535
 8004d52:	639a      	str	r2, [r3, #56]	; 0x38
      }
      __PEND_CURCMD(curCmd);
 8004d54:	4b45      	ldr	r3, [pc, #276]	; (8004e6c <runCmdTask+0x5e8>)
 8004d56:	2263      	movs	r2, #99	; 0x63
 8004d58:	701a      	strb	r2, [r3, #0]
      RobotTurn(&targetAngle);
 8004d5a:	484d      	ldr	r0, [pc, #308]	; (8004e90 <runCmdTask+0x60c>)
 8004d5c:	f7fe f898 	bl	8002e90 <RobotTurn>
      __CLEAR_CURCMD(curCmd);
 8004d60:	4b42      	ldr	r3, [pc, #264]	; (8004e6c <runCmdTask+0x5e8>)
 8004d62:	2264      	movs	r2, #100	; 0x64
 8004d64:	701a      	strb	r2, [r3, #0]
 8004d66:	4b41      	ldr	r3, [pc, #260]	; (8004e6c <runCmdTask+0x5e8>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8004d6c:	4a44      	ldr	r2, [pc, #272]	; (8004e80 <runCmdTask+0x5fc>)
 8004d6e:	210f      	movs	r1, #15
 8004d70:	4840      	ldr	r0, [pc, #256]	; (8004e74 <runCmdTask+0x5f0>)
 8004d72:	f008 febd 	bl	800daf0 <sniprintf>
 8004d76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004d7a:	2206      	movs	r2, #6
 8004d7c:	4941      	ldr	r1, [pc, #260]	; (8004e84 <runCmdTask+0x600>)
 8004d7e:	4842      	ldr	r0, [pc, #264]	; (8004e88 <runCmdTask+0x604>)
 8004d80:	f004 fdc7 	bl	8009912 <HAL_UART_Transmit>
      break;
 8004d84:	e06b      	b.n	8004e5e <runCmdTask+0x5da>
    case 90: // BAxxx, backward rotate right by xxx degree
    case 91: // BCxxx, backward rotate left by xxx degree

      // To offset the stm and robot center difference:

      __SET_SERVO_TURN_MAX(&htim1, (int)(!(curCmd.index - 90)));
 8004d86:	4b39      	ldr	r3, [pc, #228]	; (8004e6c <runCmdTask+0x5e8>)
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	2b5a      	cmp	r3, #90	; 0x5a
 8004d8c:	d105      	bne.n	8004d9a <runCmdTask+0x516>
 8004d8e:	4b3b      	ldr	r3, [pc, #236]	; (8004e7c <runCmdTask+0x5f8>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f240 1209 	movw	r2, #265	; 0x109
 8004d96:	641a      	str	r2, [r3, #64]	; 0x40
 8004d98:	e003      	b.n	8004da2 <runCmdTask+0x51e>
 8004d9a:	4b38      	ldr	r3, [pc, #224]	; (8004e7c <runCmdTask+0x5f8>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2246      	movs	r2, #70	; 0x46
 8004da0:	641a      	str	r2, [r3, #64]	; 0x40
 8004da2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004da6:	f000 fceb 	bl	8005780 <HAL_Delay>
      __SET_MOTOR_DIRECTION(DIR_BACKWARD);
 8004daa:	2201      	movs	r2, #1
 8004dac:	2104      	movs	r1, #4
 8004dae:	4837      	ldr	r0, [pc, #220]	; (8004e8c <runCmdTask+0x608>)
 8004db0:	f001 fa7c 	bl	80062ac <HAL_GPIO_WritePin>
 8004db4:	2200      	movs	r2, #0
 8004db6:	2108      	movs	r1, #8
 8004db8:	4834      	ldr	r0, [pc, #208]	; (8004e8c <runCmdTask+0x608>)
 8004dba:	f001 fa77 	bl	80062ac <HAL_GPIO_WritePin>
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	2120      	movs	r1, #32
 8004dc2:	4832      	ldr	r0, [pc, #200]	; (8004e8c <runCmdTask+0x608>)
 8004dc4:	f001 fa72 	bl	80062ac <HAL_GPIO_WritePin>
 8004dc8:	2200      	movs	r2, #0
 8004dca:	2110      	movs	r1, #16
 8004dcc:	482f      	ldr	r0, [pc, #188]	; (8004e8c <runCmdTask+0x608>)
 8004dce:	f001 fa6d 	bl	80062ac <HAL_GPIO_WritePin>
      if (curCmd.index == 90)
 8004dd2:	4b26      	ldr	r3, [pc, #152]	; (8004e6c <runCmdTask+0x5e8>)
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	2b5a      	cmp	r3, #90	; 0x5a
 8004dd8:	d113      	bne.n	8004e02 <runCmdTask+0x57e>
      {

        targetAngle = curCmd.val;
 8004dda:	4b24      	ldr	r3, [pc, #144]	; (8004e6c <runCmdTask+0x5e8>)
 8004ddc:	885b      	ldrh	r3, [r3, #2]
 8004dde:	ee07 3a90 	vmov	s15, r3
 8004de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004de6:	4b2a      	ldr	r3, [pc, #168]	; (8004e90 <runCmdTask+0x60c>)
 8004de8:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 2000, 1333);
 8004dec:	4b29      	ldr	r3, [pc, #164]	; (8004e94 <runCmdTask+0x610>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004df4:	635a      	str	r2, [r3, #52]	; 0x34
 8004df6:	4b27      	ldr	r3, [pc, #156]	; (8004e94 <runCmdTask+0x610>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f240 5235 	movw	r2, #1333	; 0x535
 8004dfe:	639a      	str	r2, [r3, #56]	; 0x38
 8004e00:	e013      	b.n	8004e2a <runCmdTask+0x5a6>
      }
      else
      {
        targetAngle = -curCmd.val;
 8004e02:	4b1a      	ldr	r3, [pc, #104]	; (8004e6c <runCmdTask+0x5e8>)
 8004e04:	885b      	ldrh	r3, [r3, #2]
 8004e06:	425b      	negs	r3, r3
 8004e08:	ee07 3a90 	vmov	s15, r3
 8004e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e10:	4b1f      	ldr	r3, [pc, #124]	; (8004e90 <runCmdTask+0x60c>)
 8004e12:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 1333, 2000);
 8004e16:	4b1f      	ldr	r3, [pc, #124]	; (8004e94 <runCmdTask+0x610>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f240 5235 	movw	r2, #1333	; 0x535
 8004e1e:	635a      	str	r2, [r3, #52]	; 0x34
 8004e20:	4b1c      	ldr	r3, [pc, #112]	; (8004e94 <runCmdTask+0x610>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004e28:	639a      	str	r2, [r3, #56]	; 0x38
      }
      __PEND_CURCMD(curCmd);
 8004e2a:	4b10      	ldr	r3, [pc, #64]	; (8004e6c <runCmdTask+0x5e8>)
 8004e2c:	2263      	movs	r2, #99	; 0x63
 8004e2e:	701a      	strb	r2, [r3, #0]
      RobotTurn(&targetAngle);
 8004e30:	4817      	ldr	r0, [pc, #92]	; (8004e90 <runCmdTask+0x60c>)
 8004e32:	f7fe f82d 	bl	8002e90 <RobotTurn>
      __CLEAR_CURCMD(curCmd);
 8004e36:	4b0d      	ldr	r3, [pc, #52]	; (8004e6c <runCmdTask+0x5e8>)
 8004e38:	2264      	movs	r2, #100	; 0x64
 8004e3a:	701a      	strb	r2, [r3, #0]
 8004e3c:	4b0b      	ldr	r3, [pc, #44]	; (8004e6c <runCmdTask+0x5e8>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8004e42:	4a0f      	ldr	r2, [pc, #60]	; (8004e80 <runCmdTask+0x5fc>)
 8004e44:	210f      	movs	r1, #15
 8004e46:	480b      	ldr	r0, [pc, #44]	; (8004e74 <runCmdTask+0x5f0>)
 8004e48:	f008 fe52 	bl	800daf0 <sniprintf>
 8004e4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004e50:	2206      	movs	r2, #6
 8004e52:	490c      	ldr	r1, [pc, #48]	; (8004e84 <runCmdTask+0x600>)
 8004e54:	480c      	ldr	r0, [pc, #48]	; (8004e88 <runCmdTask+0x604>)
 8004e56:	f004 fd5c 	bl	8009912 <HAL_UART_Transmit>
      break;
 8004e5a:	e000      	b.n	8004e5e <runCmdTask+0x5da>
      break;
    case 100:
      break;
    default:
      //		 curCmd.index = 99;
      break;
 8004e5c:	bf00      	nop
    }
    osDelay(1);
 8004e5e:	2001      	movs	r0, #1
 8004e60:	f005 fea2 	bl	800aba8 <osDelay>
    switch (curCmd.index)
 8004e64:	e512      	b.n	800488c <runCmdTask+0x8>
 8004e66:	bf00      	nop
 8004e68:	20000488 	.word	0x20000488
 8004e6c:	200004bc 	.word	0x200004bc
 8004e70:	0800e500 	.word	0x0800e500
 8004e74:	200004c0 	.word	0x200004c0
 8004e78:	20000134 	.word	0x20000134
 8004e7c:	200002a0 	.word	0x200002a0
 8004e80:	0800e4f0 	.word	0x0800e4f0
 8004e84:	0800e4f8 	.word	0x0800e4f8
 8004e88:	20000408 	.word	0x20000408
 8004e8c:	40020000 	.word	0x40020000
 8004e90:	200004d4 	.word	0x200004d4
 8004e94:	200003c0 	.word	0x200003c0

08004e98 <runMoveDistObsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runMoveDistObsTask */
void runMoveDistObsTask(void *argument)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runMoveDistObsTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_OBS)
 8004ea0:	4b2d      	ldr	r3, [pc, #180]	; (8004f58 <runMoveDistObsTask+0xc0>)
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	2b09      	cmp	r3, #9
 8004ea6:	d004      	beq.n	8004eb2 <runMoveDistObsTask+0x1a>
      osDelay(1000);
 8004ea8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004eac:	f005 fe7c 	bl	800aba8 <osDelay>
 8004eb0:	e7f6      	b.n	8004ea0 <runMoveDistObsTask+0x8>
    else
    {
      targetDist = (float)curCmd.val;
 8004eb2:	4b2a      	ldr	r3, [pc, #168]	; (8004f5c <runMoveDistObsTask+0xc4>)
 8004eb4:	885b      	ldrh	r3, [r3, #2]
 8004eb6:	ee07 3a90 	vmov	s15, r3
 8004eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ebe:	4b28      	ldr	r3, [pc, #160]	; (8004f60 <runMoveDistObsTask+0xc8>)
 8004ec0:	edc3 7a00 	vstr	s15, [r3]
      RobotMoveDistObstacle(&targetDist, SPEED_MODE_2);
 8004ec4:	2102      	movs	r1, #2
 8004ec6:	4826      	ldr	r0, [pc, #152]	; (8004f60 <runMoveDistObsTask+0xc8>)
 8004ec8:	f7fe f88e 	bl	8002fe8 <RobotMoveDistObstacle>

      __ON_TASK_END(&htim8, prevTask, curTask);
 8004ecc:	4b25      	ldr	r3, [pc, #148]	; (8004f64 <runMoveDistObsTask+0xcc>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	635a      	str	r2, [r3, #52]	; 0x34
 8004ed4:	4b23      	ldr	r3, [pc, #140]	; (8004f64 <runMoveDistObsTask+0xcc>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	639a      	str	r2, [r3, #56]	; 0x38
 8004edc:	4b1e      	ldr	r3, [pc, #120]	; (8004f58 <runMoveDistObsTask+0xc0>)
 8004ede:	781a      	ldrb	r2, [r3, #0]
 8004ee0:	4b21      	ldr	r3, [pc, #132]	; (8004f68 <runMoveDistObsTask+0xd0>)
 8004ee2:	701a      	strb	r2, [r3, #0]
 8004ee4:	4b1c      	ldr	r3, [pc, #112]	; (8004f58 <runMoveDistObsTask+0xc0>)
 8004ee6:	220b      	movs	r2, #11
 8004ee8:	701a      	strb	r2, [r3, #0]
      clickOnce = 0;
 8004eea:	4b20      	ldr	r3, [pc, #128]	; (8004f6c <runMoveDistObsTask+0xd4>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	601a      	str	r2, [r3, #0]

      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004ef0:	4b1f      	ldr	r3, [pc, #124]	; (8004f70 <runMoveDistObsTask+0xd8>)
 8004ef2:	781a      	ldrb	r2, [r3, #0]
 8004ef4:	4b1e      	ldr	r3, [pc, #120]	; (8004f70 <runMoveDistObsTask+0xd8>)
 8004ef6:	785b      	ldrb	r3, [r3, #1]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d112      	bne.n	8004f22 <runMoveDistObsTask+0x8a>
      {
        __CLEAR_CURCMD(curCmd);
 8004efc:	4b17      	ldr	r3, [pc, #92]	; (8004f5c <runMoveDistObsTask+0xc4>)
 8004efe:	2264      	movs	r2, #100	; 0x64
 8004f00:	701a      	strb	r2, [r3, #0]
 8004f02:	4b16      	ldr	r3, [pc, #88]	; (8004f5c <runMoveDistObsTask+0xc4>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8004f08:	4a1a      	ldr	r2, [pc, #104]	; (8004f74 <runMoveDistObsTask+0xdc>)
 8004f0a:	210f      	movs	r1, #15
 8004f0c:	481a      	ldr	r0, [pc, #104]	; (8004f78 <runMoveDistObsTask+0xe0>)
 8004f0e:	f008 fdef 	bl	800daf0 <sniprintf>
 8004f12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004f16:	2206      	movs	r2, #6
 8004f18:	4918      	ldr	r1, [pc, #96]	; (8004f7c <runMoveDistObsTask+0xe4>)
 8004f1a:	4819      	ldr	r0, [pc, #100]	; (8004f80 <runMoveDistObsTask+0xe8>)
 8004f1c:	f004 fcf9 	bl	8009912 <HAL_UART_Transmit>
 8004f20:	e7be      	b.n	8004ea0 <runMoveDistObsTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004f22:	4b13      	ldr	r3, [pc, #76]	; (8004f70 <runMoveDistObsTask+0xd8>)
 8004f24:	785b      	ldrb	r3, [r3, #1]
 8004f26:	4a0d      	ldr	r2, [pc, #52]	; (8004f5c <runMoveDistObsTask+0xc4>)
 8004f28:	4911      	ldr	r1, [pc, #68]	; (8004f70 <runMoveDistObsTask+0xd8>)
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	440b      	add	r3, r1
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	6013      	str	r3, [r2, #0]
 8004f32:	4b0f      	ldr	r3, [pc, #60]	; (8004f70 <runMoveDistObsTask+0xd8>)
 8004f34:	785b      	ldrb	r3, [r3, #1]
 8004f36:	3301      	adds	r3, #1
 8004f38:	4a0d      	ldr	r2, [pc, #52]	; (8004f70 <runMoveDistObsTask+0xd8>)
 8004f3a:	7892      	ldrb	r2, [r2, #2]
 8004f3c:	fb93 f1f2 	sdiv	r1, r3, r2
 8004f40:	fb01 f202 	mul.w	r2, r1, r2
 8004f44:	1a9b      	subs	r3, r3, r2
 8004f46:	b2da      	uxtb	r2, r3
 8004f48:	4b09      	ldr	r3, [pc, #36]	; (8004f70 <runMoveDistObsTask+0xd8>)
 8004f4a:	705a      	strb	r2, [r3, #1]
 8004f4c:	4a0d      	ldr	r2, [pc, #52]	; (8004f84 <runMoveDistObsTask+0xec>)
 8004f4e:	210f      	movs	r1, #15
 8004f50:	4809      	ldr	r0, [pc, #36]	; (8004f78 <runMoveDistObsTask+0xe0>)
 8004f52:	f008 fdcd 	bl	800daf0 <sniprintf>
    if (curTask != TASK_MOVE_OBS)
 8004f56:	e7a3      	b.n	8004ea0 <runMoveDistObsTask+0x8>
 8004f58:	20000134 	.word	0x20000134
 8004f5c:	200004bc 	.word	0x200004bc
 8004f60:	200004e8 	.word	0x200004e8
 8004f64:	200003c0 	.word	0x200003c0
 8004f68:	20000135 	.word	0x20000135
 8004f6c:	20000540 	.word	0x20000540
 8004f70:	20000488 	.word	0x20000488
 8004f74:	0800e4f0 	.word	0x0800e4f0
 8004f78:	200004c0 	.word	0x200004c0
 8004f7c:	0800e4f8 	.word	0x0800e4f8
 8004f80:	20000408 	.word	0x20000408
 8004f84:	0800e500 	.word	0x0800e500

08004f88 <runNavArdObsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runNavArdObsTask */
void runNavArdObsTask(void *argument)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runNavArdObsTask */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8004f90:	2001      	movs	r0, #1
 8004f92:	f005 fe09 	bl	800aba8 <osDelay>
 8004f96:	e7fb      	b.n	8004f90 <runNavArdObsTask+0x8>

08004f98 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a04      	ldr	r2, [pc, #16]	; (8004fb8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d101      	bne.n	8004fae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8004faa:	f000 fbc9 	bl	8005740 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004fae:	bf00      	nop
 8004fb0:	3708      	adds	r7, #8
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	40000800 	.word	0x40000800

08004fbc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004fc0:	b672      	cpsid	i
}
 8004fc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004fc4:	e7fe      	b.n	8004fc4 <Error_Handler+0x8>
	...

08004fc8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b082      	sub	sp, #8
 8004fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fce:	2300      	movs	r3, #0
 8004fd0:	607b      	str	r3, [r7, #4]
 8004fd2:	4b12      	ldr	r3, [pc, #72]	; (800501c <HAL_MspInit+0x54>)
 8004fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd6:	4a11      	ldr	r2, [pc, #68]	; (800501c <HAL_MspInit+0x54>)
 8004fd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fdc:	6453      	str	r3, [r2, #68]	; 0x44
 8004fde:	4b0f      	ldr	r3, [pc, #60]	; (800501c <HAL_MspInit+0x54>)
 8004fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fe6:	607b      	str	r3, [r7, #4]
 8004fe8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004fea:	2300      	movs	r3, #0
 8004fec:	603b      	str	r3, [r7, #0]
 8004fee:	4b0b      	ldr	r3, [pc, #44]	; (800501c <HAL_MspInit+0x54>)
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff2:	4a0a      	ldr	r2, [pc, #40]	; (800501c <HAL_MspInit+0x54>)
 8004ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ff8:	6413      	str	r3, [r2, #64]	; 0x40
 8004ffa:	4b08      	ldr	r3, [pc, #32]	; (800501c <HAL_MspInit+0x54>)
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005002:	603b      	str	r3, [r7, #0]
 8005004:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005006:	2200      	movs	r2, #0
 8005008:	210f      	movs	r1, #15
 800500a:	f06f 0001 	mvn.w	r0, #1
 800500e:	f000 fef5 	bl	8005dfc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005012:	bf00      	nop
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	40023800 	.word	0x40023800

08005020 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b08c      	sub	sp, #48	; 0x30
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005028:	f107 031c 	add.w	r3, r7, #28
 800502c:	2200      	movs	r2, #0
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	605a      	str	r2, [r3, #4]
 8005032:	609a      	str	r2, [r3, #8]
 8005034:	60da      	str	r2, [r3, #12]
 8005036:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a2e      	ldr	r2, [pc, #184]	; (80050f8 <HAL_ADC_MspInit+0xd8>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d128      	bne.n	8005094 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005042:	2300      	movs	r3, #0
 8005044:	61bb      	str	r3, [r7, #24]
 8005046:	4b2d      	ldr	r3, [pc, #180]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 8005048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800504a:	4a2c      	ldr	r2, [pc, #176]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 800504c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005050:	6453      	str	r3, [r2, #68]	; 0x44
 8005052:	4b2a      	ldr	r3, [pc, #168]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 8005054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800505a:	61bb      	str	r3, [r7, #24]
 800505c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800505e:	2300      	movs	r3, #0
 8005060:	617b      	str	r3, [r7, #20]
 8005062:	4b26      	ldr	r3, [pc, #152]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 8005064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005066:	4a25      	ldr	r2, [pc, #148]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 8005068:	f043 0304 	orr.w	r3, r3, #4
 800506c:	6313      	str	r3, [r2, #48]	; 0x30
 800506e:	4b23      	ldr	r3, [pc, #140]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 8005070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005072:	f003 0304 	and.w	r3, r3, #4
 8005076:	617b      	str	r3, [r7, #20]
 8005078:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800507a:	2302      	movs	r3, #2
 800507c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800507e:	2303      	movs	r3, #3
 8005080:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005082:	2300      	movs	r3, #0
 8005084:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005086:	f107 031c 	add.w	r3, r7, #28
 800508a:	4619      	mov	r1, r3
 800508c:	481c      	ldr	r0, [pc, #112]	; (8005100 <HAL_ADC_MspInit+0xe0>)
 800508e:	f000 ff71 	bl	8005f74 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005092:	e02c      	b.n	80050ee <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a1a      	ldr	r2, [pc, #104]	; (8005104 <HAL_ADC_MspInit+0xe4>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d127      	bne.n	80050ee <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800509e:	2300      	movs	r3, #0
 80050a0:	613b      	str	r3, [r7, #16]
 80050a2:	4b16      	ldr	r3, [pc, #88]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 80050a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050a6:	4a15      	ldr	r2, [pc, #84]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 80050a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80050ac:	6453      	str	r3, [r2, #68]	; 0x44
 80050ae:	4b13      	ldr	r3, [pc, #76]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 80050b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050b6:	613b      	str	r3, [r7, #16]
 80050b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80050ba:	2300      	movs	r3, #0
 80050bc:	60fb      	str	r3, [r7, #12]
 80050be:	4b0f      	ldr	r3, [pc, #60]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 80050c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c2:	4a0e      	ldr	r2, [pc, #56]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 80050c4:	f043 0304 	orr.w	r3, r3, #4
 80050c8:	6313      	str	r3, [r2, #48]	; 0x30
 80050ca:	4b0c      	ldr	r3, [pc, #48]	; (80050fc <HAL_ADC_MspInit+0xdc>)
 80050cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ce:	f003 0304 	and.w	r3, r3, #4
 80050d2:	60fb      	str	r3, [r7, #12]
 80050d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80050d6:	2304      	movs	r3, #4
 80050d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050da:	2303      	movs	r3, #3
 80050dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050de:	2300      	movs	r3, #0
 80050e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050e2:	f107 031c 	add.w	r3, r7, #28
 80050e6:	4619      	mov	r1, r3
 80050e8:	4805      	ldr	r0, [pc, #20]	; (8005100 <HAL_ADC_MspInit+0xe0>)
 80050ea:	f000 ff43 	bl	8005f74 <HAL_GPIO_Init>
}
 80050ee:	bf00      	nop
 80050f0:	3730      	adds	r7, #48	; 0x30
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	40012000 	.word	0x40012000
 80050fc:	40023800 	.word	0x40023800
 8005100:	40020800 	.word	0x40020800
 8005104:	40012100 	.word	0x40012100

08005108 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b08a      	sub	sp, #40	; 0x28
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005110:	f107 0314 	add.w	r3, r7, #20
 8005114:	2200      	movs	r2, #0
 8005116:	601a      	str	r2, [r3, #0]
 8005118:	605a      	str	r2, [r3, #4]
 800511a:	609a      	str	r2, [r3, #8]
 800511c:	60da      	str	r2, [r3, #12]
 800511e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a19      	ldr	r2, [pc, #100]	; (800518c <HAL_I2C_MspInit+0x84>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d12c      	bne.n	8005184 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800512a:	2300      	movs	r3, #0
 800512c:	613b      	str	r3, [r7, #16]
 800512e:	4b18      	ldr	r3, [pc, #96]	; (8005190 <HAL_I2C_MspInit+0x88>)
 8005130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005132:	4a17      	ldr	r2, [pc, #92]	; (8005190 <HAL_I2C_MspInit+0x88>)
 8005134:	f043 0302 	orr.w	r3, r3, #2
 8005138:	6313      	str	r3, [r2, #48]	; 0x30
 800513a:	4b15      	ldr	r3, [pc, #84]	; (8005190 <HAL_I2C_MspInit+0x88>)
 800513c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	613b      	str	r3, [r7, #16]
 8005144:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005146:	f44f 7340 	mov.w	r3, #768	; 0x300
 800514a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800514c:	2312      	movs	r3, #18
 800514e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005150:	2300      	movs	r3, #0
 8005152:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005154:	2303      	movs	r3, #3
 8005156:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005158:	2304      	movs	r3, #4
 800515a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800515c:	f107 0314 	add.w	r3, r7, #20
 8005160:	4619      	mov	r1, r3
 8005162:	480c      	ldr	r0, [pc, #48]	; (8005194 <HAL_I2C_MspInit+0x8c>)
 8005164:	f000 ff06 	bl	8005f74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005168:	2300      	movs	r3, #0
 800516a:	60fb      	str	r3, [r7, #12]
 800516c:	4b08      	ldr	r3, [pc, #32]	; (8005190 <HAL_I2C_MspInit+0x88>)
 800516e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005170:	4a07      	ldr	r2, [pc, #28]	; (8005190 <HAL_I2C_MspInit+0x88>)
 8005172:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005176:	6413      	str	r3, [r2, #64]	; 0x40
 8005178:	4b05      	ldr	r3, [pc, #20]	; (8005190 <HAL_I2C_MspInit+0x88>)
 800517a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005180:	60fb      	str	r3, [r7, #12]
 8005182:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005184:	bf00      	nop
 8005186:	3728      	adds	r7, #40	; 0x28
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	40005400 	.word	0x40005400
 8005190:	40023800 	.word	0x40023800
 8005194:	40020400 	.word	0x40020400

08005198 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b08e      	sub	sp, #56	; 0x38
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051a4:	2200      	movs	r2, #0
 80051a6:	601a      	str	r2, [r3, #0]
 80051a8:	605a      	str	r2, [r3, #4]
 80051aa:	609a      	str	r2, [r3, #8]
 80051ac:	60da      	str	r2, [r3, #12]
 80051ae:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a4e      	ldr	r2, [pc, #312]	; (80052f0 <HAL_TIM_Base_MspInit+0x158>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d116      	bne.n	80051e8 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80051ba:	2300      	movs	r3, #0
 80051bc:	623b      	str	r3, [r7, #32]
 80051be:	4b4d      	ldr	r3, [pc, #308]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 80051c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c2:	4a4c      	ldr	r2, [pc, #304]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 80051c4:	f043 0301 	orr.w	r3, r3, #1
 80051c8:	6453      	str	r3, [r2, #68]	; 0x44
 80051ca:	4b4a      	ldr	r3, [pc, #296]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 80051cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	623b      	str	r3, [r7, #32]
 80051d4:	6a3b      	ldr	r3, [r7, #32]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80051d6:	2200      	movs	r2, #0
 80051d8:	2105      	movs	r1, #5
 80051da:	201b      	movs	r0, #27
 80051dc:	f000 fe0e 	bl	8005dfc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80051e0:	201b      	movs	r0, #27
 80051e2:	f000 fe27 	bl	8005e34 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80051e6:	e07e      	b.n	80052e6 <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM3)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a42      	ldr	r2, [pc, #264]	; (80052f8 <HAL_TIM_Base_MspInit+0x160>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d134      	bne.n	800525c <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80051f2:	2300      	movs	r3, #0
 80051f4:	61fb      	str	r3, [r7, #28]
 80051f6:	4b3f      	ldr	r3, [pc, #252]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 80051f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fa:	4a3e      	ldr	r2, [pc, #248]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 80051fc:	f043 0302 	orr.w	r3, r3, #2
 8005200:	6413      	str	r3, [r2, #64]	; 0x40
 8005202:	4b3c      	ldr	r3, [pc, #240]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 8005204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	61fb      	str	r3, [r7, #28]
 800520c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800520e:	2300      	movs	r3, #0
 8005210:	61bb      	str	r3, [r7, #24]
 8005212:	4b38      	ldr	r3, [pc, #224]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 8005214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005216:	4a37      	ldr	r2, [pc, #220]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 8005218:	f043 0302 	orr.w	r3, r3, #2
 800521c:	6313      	str	r3, [r2, #48]	; 0x30
 800521e:	4b35      	ldr	r3, [pc, #212]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 8005220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	61bb      	str	r3, [r7, #24]
 8005228:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = US_Echo_Pin;
 800522a:	2320      	movs	r3, #32
 800522c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800522e:	2302      	movs	r3, #2
 8005230:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005232:	2300      	movs	r3, #0
 8005234:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005236:	2300      	movs	r3, #0
 8005238:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800523a:	2302      	movs	r3, #2
 800523c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(US_Echo_GPIO_Port, &GPIO_InitStruct);
 800523e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005242:	4619      	mov	r1, r3
 8005244:	482d      	ldr	r0, [pc, #180]	; (80052fc <HAL_TIM_Base_MspInit+0x164>)
 8005246:	f000 fe95 	bl	8005f74 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800524a:	2200      	movs	r2, #0
 800524c:	2105      	movs	r1, #5
 800524e:	201d      	movs	r0, #29
 8005250:	f000 fdd4 	bl	8005dfc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005254:	201d      	movs	r0, #29
 8005256:	f000 fded 	bl	8005e34 <HAL_NVIC_EnableIRQ>
}
 800525a:	e044      	b.n	80052e6 <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM6)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a27      	ldr	r2, [pc, #156]	; (8005300 <HAL_TIM_Base_MspInit+0x168>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d10e      	bne.n	8005284 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005266:	2300      	movs	r3, #0
 8005268:	617b      	str	r3, [r7, #20]
 800526a:	4b22      	ldr	r3, [pc, #136]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 800526c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526e:	4a21      	ldr	r2, [pc, #132]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 8005270:	f043 0310 	orr.w	r3, r3, #16
 8005274:	6413      	str	r3, [r2, #64]	; 0x40
 8005276:	4b1f      	ldr	r3, [pc, #124]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	f003 0310 	and.w	r3, r3, #16
 800527e:	617b      	str	r3, [r7, #20]
 8005280:	697b      	ldr	r3, [r7, #20]
}
 8005282:	e030      	b.n	80052e6 <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM8)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a1e      	ldr	r2, [pc, #120]	; (8005304 <HAL_TIM_Base_MspInit+0x16c>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d12b      	bne.n	80052e6 <HAL_TIM_Base_MspInit+0x14e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800528e:	2300      	movs	r3, #0
 8005290:	613b      	str	r3, [r7, #16]
 8005292:	4b18      	ldr	r3, [pc, #96]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 8005294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005296:	4a17      	ldr	r2, [pc, #92]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 8005298:	f043 0302 	orr.w	r3, r3, #2
 800529c:	6453      	str	r3, [r2, #68]	; 0x44
 800529e:	4b15      	ldr	r3, [pc, #84]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 80052a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	613b      	str	r3, [r7, #16]
 80052a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80052aa:	2300      	movs	r3, #0
 80052ac:	60fb      	str	r3, [r7, #12]
 80052ae:	4b11      	ldr	r3, [pc, #68]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 80052b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b2:	4a10      	ldr	r2, [pc, #64]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 80052b4:	f043 0304 	orr.w	r3, r3, #4
 80052b8:	6313      	str	r3, [r2, #48]	; 0x30
 80052ba:	4b0e      	ldr	r3, [pc, #56]	; (80052f4 <HAL_TIM_Base_MspInit+0x15c>)
 80052bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052be:	f003 0304 	and.w	r3, r3, #4
 80052c2:	60fb      	str	r3, [r7, #12]
 80052c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 80052c6:	23c0      	movs	r3, #192	; 0xc0
 80052c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052ca:	2302      	movs	r3, #2
 80052cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052ce:	2300      	movs	r3, #0
 80052d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052d2:	2300      	movs	r3, #0
 80052d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80052d6:	2303      	movs	r3, #3
 80052d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052de:	4619      	mov	r1, r3
 80052e0:	4809      	ldr	r0, [pc, #36]	; (8005308 <HAL_TIM_Base_MspInit+0x170>)
 80052e2:	f000 fe47 	bl	8005f74 <HAL_GPIO_Init>
}
 80052e6:	bf00      	nop
 80052e8:	3738      	adds	r7, #56	; 0x38
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	40010000 	.word	0x40010000
 80052f4:	40023800 	.word	0x40023800
 80052f8:	40000400 	.word	0x40000400
 80052fc:	40020400 	.word	0x40020400
 8005300:	40001000 	.word	0x40001000
 8005304:	40010400 	.word	0x40010400
 8005308:	40020800 	.word	0x40020800

0800530c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b08a      	sub	sp, #40	; 0x28
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005314:	f107 0314 	add.w	r3, r7, #20
 8005318:	2200      	movs	r2, #0
 800531a:	601a      	str	r2, [r3, #0]
 800531c:	605a      	str	r2, [r3, #4]
 800531e:	609a      	str	r2, [r3, #8]
 8005320:	60da      	str	r2, [r3, #12]
 8005322:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800532c:	d14a      	bne.n	80053c4 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800532e:	2300      	movs	r3, #0
 8005330:	613b      	str	r3, [r7, #16]
 8005332:	4b26      	ldr	r3, [pc, #152]	; (80053cc <HAL_TIM_Encoder_MspInit+0xc0>)
 8005334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005336:	4a25      	ldr	r2, [pc, #148]	; (80053cc <HAL_TIM_Encoder_MspInit+0xc0>)
 8005338:	f043 0301 	orr.w	r3, r3, #1
 800533c:	6413      	str	r3, [r2, #64]	; 0x40
 800533e:	4b23      	ldr	r3, [pc, #140]	; (80053cc <HAL_TIM_Encoder_MspInit+0xc0>)
 8005340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	613b      	str	r3, [r7, #16]
 8005348:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800534a:	2300      	movs	r3, #0
 800534c:	60fb      	str	r3, [r7, #12]
 800534e:	4b1f      	ldr	r3, [pc, #124]	; (80053cc <HAL_TIM_Encoder_MspInit+0xc0>)
 8005350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005352:	4a1e      	ldr	r2, [pc, #120]	; (80053cc <HAL_TIM_Encoder_MspInit+0xc0>)
 8005354:	f043 0301 	orr.w	r3, r3, #1
 8005358:	6313      	str	r3, [r2, #48]	; 0x30
 800535a:	4b1c      	ldr	r3, [pc, #112]	; (80053cc <HAL_TIM_Encoder_MspInit+0xc0>)
 800535c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	60fb      	str	r3, [r7, #12]
 8005364:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005366:	2300      	movs	r3, #0
 8005368:	60bb      	str	r3, [r7, #8]
 800536a:	4b18      	ldr	r3, [pc, #96]	; (80053cc <HAL_TIM_Encoder_MspInit+0xc0>)
 800536c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800536e:	4a17      	ldr	r2, [pc, #92]	; (80053cc <HAL_TIM_Encoder_MspInit+0xc0>)
 8005370:	f043 0302 	orr.w	r3, r3, #2
 8005374:	6313      	str	r3, [r2, #48]	; 0x30
 8005376:	4b15      	ldr	r3, [pc, #84]	; (80053cc <HAL_TIM_Encoder_MspInit+0xc0>)
 8005378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	60bb      	str	r3, [r7, #8]
 8005380:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005382:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005386:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005388:	2302      	movs	r3, #2
 800538a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800538c:	2300      	movs	r3, #0
 800538e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005390:	2300      	movs	r3, #0
 8005392:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005394:	2301      	movs	r3, #1
 8005396:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005398:	f107 0314 	add.w	r3, r7, #20
 800539c:	4619      	mov	r1, r3
 800539e:	480c      	ldr	r0, [pc, #48]	; (80053d0 <HAL_TIM_Encoder_MspInit+0xc4>)
 80053a0:	f000 fde8 	bl	8005f74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80053a4:	2308      	movs	r3, #8
 80053a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053a8:	2302      	movs	r3, #2
 80053aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ac:	2300      	movs	r3, #0
 80053ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053b0:	2300      	movs	r3, #0
 80053b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80053b4:	2301      	movs	r3, #1
 80053b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053b8:	f107 0314 	add.w	r3, r7, #20
 80053bc:	4619      	mov	r1, r3
 80053be:	4805      	ldr	r0, [pc, #20]	; (80053d4 <HAL_TIM_Encoder_MspInit+0xc8>)
 80053c0:	f000 fdd8 	bl	8005f74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80053c4:	bf00      	nop
 80053c6:	3728      	adds	r7, #40	; 0x28
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	40023800 	.word	0x40023800
 80053d0:	40020000 	.word	0x40020000
 80053d4:	40020400 	.word	0x40020400

080053d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b088      	sub	sp, #32
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053e0:	f107 030c 	add.w	r3, r7, #12
 80053e4:	2200      	movs	r2, #0
 80053e6:	601a      	str	r2, [r3, #0]
 80053e8:	605a      	str	r2, [r3, #4]
 80053ea:	609a      	str	r2, [r3, #8]
 80053ec:	60da      	str	r2, [r3, #12]
 80053ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a12      	ldr	r2, [pc, #72]	; (8005440 <HAL_TIM_MspPostInit+0x68>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d11e      	bne.n	8005438 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80053fa:	2300      	movs	r3, #0
 80053fc:	60bb      	str	r3, [r7, #8]
 80053fe:	4b11      	ldr	r3, [pc, #68]	; (8005444 <HAL_TIM_MspPostInit+0x6c>)
 8005400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005402:	4a10      	ldr	r2, [pc, #64]	; (8005444 <HAL_TIM_MspPostInit+0x6c>)
 8005404:	f043 0310 	orr.w	r3, r3, #16
 8005408:	6313      	str	r3, [r2, #48]	; 0x30
 800540a:	4b0e      	ldr	r3, [pc, #56]	; (8005444 <HAL_TIM_MspPostInit+0x6c>)
 800540c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540e:	f003 0310 	and.w	r3, r3, #16
 8005412:	60bb      	str	r3, [r7, #8]
 8005414:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8005416:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800541a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800541c:	2302      	movs	r3, #2
 800541e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005420:	2300      	movs	r3, #0
 8005422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005424:	2300      	movs	r3, #0
 8005426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005428:	2301      	movs	r3, #1
 800542a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800542c:	f107 030c 	add.w	r3, r7, #12
 8005430:	4619      	mov	r1, r3
 8005432:	4805      	ldr	r0, [pc, #20]	; (8005448 <HAL_TIM_MspPostInit+0x70>)
 8005434:	f000 fd9e 	bl	8005f74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005438:	bf00      	nop
 800543a:	3720      	adds	r7, #32
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	40010000 	.word	0x40010000
 8005444:	40023800 	.word	0x40023800
 8005448:	40021000 	.word	0x40021000

0800544c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b08a      	sub	sp, #40	; 0x28
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005454:	f107 0314 	add.w	r3, r7, #20
 8005458:	2200      	movs	r2, #0
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	605a      	str	r2, [r3, #4]
 800545e:	609a      	str	r2, [r3, #8]
 8005460:	60da      	str	r2, [r3, #12]
 8005462:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a1d      	ldr	r2, [pc, #116]	; (80054e0 <HAL_UART_MspInit+0x94>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d134      	bne.n	80054d8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800546e:	2300      	movs	r3, #0
 8005470:	613b      	str	r3, [r7, #16]
 8005472:	4b1c      	ldr	r3, [pc, #112]	; (80054e4 <HAL_UART_MspInit+0x98>)
 8005474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005476:	4a1b      	ldr	r2, [pc, #108]	; (80054e4 <HAL_UART_MspInit+0x98>)
 8005478:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800547c:	6413      	str	r3, [r2, #64]	; 0x40
 800547e:	4b19      	ldr	r3, [pc, #100]	; (80054e4 <HAL_UART_MspInit+0x98>)
 8005480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005482:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005486:	613b      	str	r3, [r7, #16]
 8005488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800548a:	2300      	movs	r3, #0
 800548c:	60fb      	str	r3, [r7, #12]
 800548e:	4b15      	ldr	r3, [pc, #84]	; (80054e4 <HAL_UART_MspInit+0x98>)
 8005490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005492:	4a14      	ldr	r2, [pc, #80]	; (80054e4 <HAL_UART_MspInit+0x98>)
 8005494:	f043 0304 	orr.w	r3, r3, #4
 8005498:	6313      	str	r3, [r2, #48]	; 0x30
 800549a:	4b12      	ldr	r3, [pc, #72]	; (80054e4 <HAL_UART_MspInit+0x98>)
 800549c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549e:	f003 0304 	and.w	r3, r3, #4
 80054a2:	60fb      	str	r3, [r7, #12]
 80054a4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80054a6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80054aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054ac:	2302      	movs	r3, #2
 80054ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054b0:	2300      	movs	r3, #0
 80054b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054b4:	2303      	movs	r3, #3
 80054b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80054b8:	2307      	movs	r3, #7
 80054ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054bc:	f107 0314 	add.w	r3, r7, #20
 80054c0:	4619      	mov	r1, r3
 80054c2:	4809      	ldr	r0, [pc, #36]	; (80054e8 <HAL_UART_MspInit+0x9c>)
 80054c4:	f000 fd56 	bl	8005f74 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80054c8:	2200      	movs	r2, #0
 80054ca:	2105      	movs	r1, #5
 80054cc:	2027      	movs	r0, #39	; 0x27
 80054ce:	f000 fc95 	bl	8005dfc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80054d2:	2027      	movs	r0, #39	; 0x27
 80054d4:	f000 fcae 	bl	8005e34 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80054d8:	bf00      	nop
 80054da:	3728      	adds	r7, #40	; 0x28
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40004800 	.word	0x40004800
 80054e4:	40023800 	.word	0x40023800
 80054e8:	40020800 	.word	0x40020800

080054ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b08c      	sub	sp, #48	; 0x30
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80054f4:	2300      	movs	r3, #0
 80054f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80054f8:	2300      	movs	r3, #0
 80054fa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80054fc:	2200      	movs	r2, #0
 80054fe:	6879      	ldr	r1, [r7, #4]
 8005500:	201e      	movs	r0, #30
 8005502:	f000 fc7b 	bl	8005dfc <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005506:	201e      	movs	r0, #30
 8005508:	f000 fc94 	bl	8005e34 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800550c:	2300      	movs	r3, #0
 800550e:	60fb      	str	r3, [r7, #12]
 8005510:	4b1e      	ldr	r3, [pc, #120]	; (800558c <HAL_InitTick+0xa0>)
 8005512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005514:	4a1d      	ldr	r2, [pc, #116]	; (800558c <HAL_InitTick+0xa0>)
 8005516:	f043 0304 	orr.w	r3, r3, #4
 800551a:	6413      	str	r3, [r2, #64]	; 0x40
 800551c:	4b1b      	ldr	r3, [pc, #108]	; (800558c <HAL_InitTick+0xa0>)
 800551e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005520:	f003 0304 	and.w	r3, r3, #4
 8005524:	60fb      	str	r3, [r7, #12]
 8005526:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005528:	f107 0210 	add.w	r2, r7, #16
 800552c:	f107 0314 	add.w	r3, r7, #20
 8005530:	4611      	mov	r1, r2
 8005532:	4618      	mov	r0, r3
 8005534:	f002 fb14 	bl	8007b60 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005538:	f002 faea 	bl	8007b10 <HAL_RCC_GetPCLK1Freq>
 800553c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800553e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005540:	4a13      	ldr	r2, [pc, #76]	; (8005590 <HAL_InitTick+0xa4>)
 8005542:	fba2 2303 	umull	r2, r3, r2, r3
 8005546:	0c9b      	lsrs	r3, r3, #18
 8005548:	3b01      	subs	r3, #1
 800554a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800554c:	4b11      	ldr	r3, [pc, #68]	; (8005594 <HAL_InitTick+0xa8>)
 800554e:	4a12      	ldr	r2, [pc, #72]	; (8005598 <HAL_InitTick+0xac>)
 8005550:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8005552:	4b10      	ldr	r3, [pc, #64]	; (8005594 <HAL_InitTick+0xa8>)
 8005554:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005558:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800555a:	4a0e      	ldr	r2, [pc, #56]	; (8005594 <HAL_InitTick+0xa8>)
 800555c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800555e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8005560:	4b0c      	ldr	r3, [pc, #48]	; (8005594 <HAL_InitTick+0xa8>)
 8005562:	2200      	movs	r2, #0
 8005564:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005566:	4b0b      	ldr	r3, [pc, #44]	; (8005594 <HAL_InitTick+0xa8>)
 8005568:	2200      	movs	r2, #0
 800556a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800556c:	4809      	ldr	r0, [pc, #36]	; (8005594 <HAL_InitTick+0xa8>)
 800556e:	f002 fb29 	bl	8007bc4 <HAL_TIM_Base_Init>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d104      	bne.n	8005582 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8005578:	4806      	ldr	r0, [pc, #24]	; (8005594 <HAL_InitTick+0xa8>)
 800557a:	f002 fbdb 	bl	8007d34 <HAL_TIM_Base_Start_IT>
 800557e:	4603      	mov	r3, r0
 8005580:	e000      	b.n	8005584 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
}
 8005584:	4618      	mov	r0, r3
 8005586:	3730      	adds	r7, #48	; 0x30
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	40023800 	.word	0x40023800
 8005590:	431bde83 	.word	0x431bde83
 8005594:	20000548 	.word	0x20000548
 8005598:	40000800 	.word	0x40000800

0800559c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800559c:	b480      	push	{r7}
 800559e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80055a0:	e7fe      	b.n	80055a0 <NMI_Handler+0x4>

080055a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80055a2:	b480      	push	{r7}
 80055a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055a6:	e7fe      	b.n	80055a6 <HardFault_Handler+0x4>

080055a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055a8:	b480      	push	{r7}
 80055aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055ac:	e7fe      	b.n	80055ac <MemManage_Handler+0x4>

080055ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055ae:	b480      	push	{r7}
 80055b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055b2:	e7fe      	b.n	80055b2 <BusFault_Handler+0x4>

080055b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055b8:	e7fe      	b.n	80055b8 <UsageFault_Handler+0x4>

080055ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80055ba:	b480      	push	{r7}
 80055bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80055be:	bf00      	nop
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80055cc:	4802      	ldr	r0, [pc, #8]	; (80055d8 <TIM1_CC_IRQHandler+0x10>)
 80055ce:	f003 f8a7 	bl	8008720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80055d2:	bf00      	nop
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	200002a0 	.word	0x200002a0

080055dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80055e0:	4802      	ldr	r0, [pc, #8]	; (80055ec <TIM3_IRQHandler+0x10>)
 80055e2:	f003 f89d 	bl	8008720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80055e6:	bf00      	nop
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	20000330 	.word	0x20000330

080055f0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80055f4:	4802      	ldr	r0, [pc, #8]	; (8005600 <TIM4_IRQHandler+0x10>)
 80055f6:	f003 f893 	bl	8008720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80055fa:	bf00      	nop
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	20000548 	.word	0x20000548

08005604 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005608:	4802      	ldr	r0, [pc, #8]	; (8005614 <USART3_IRQHandler+0x10>)
 800560a:	f004 fa45 	bl	8009a98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800560e:	bf00      	nop
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	20000408 	.word	0x20000408

08005618 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005620:	4a14      	ldr	r2, [pc, #80]	; (8005674 <_sbrk+0x5c>)
 8005622:	4b15      	ldr	r3, [pc, #84]	; (8005678 <_sbrk+0x60>)
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800562c:	4b13      	ldr	r3, [pc, #76]	; (800567c <_sbrk+0x64>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d102      	bne.n	800563a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005634:	4b11      	ldr	r3, [pc, #68]	; (800567c <_sbrk+0x64>)
 8005636:	4a12      	ldr	r2, [pc, #72]	; (8005680 <_sbrk+0x68>)
 8005638:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800563a:	4b10      	ldr	r3, [pc, #64]	; (800567c <_sbrk+0x64>)
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4413      	add	r3, r2
 8005642:	693a      	ldr	r2, [r7, #16]
 8005644:	429a      	cmp	r2, r3
 8005646:	d207      	bcs.n	8005658 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005648:	f008 fa8e 	bl	800db68 <__errno>
 800564c:	4603      	mov	r3, r0
 800564e:	220c      	movs	r2, #12
 8005650:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005652:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005656:	e009      	b.n	800566c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005658:	4b08      	ldr	r3, [pc, #32]	; (800567c <_sbrk+0x64>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800565e:	4b07      	ldr	r3, [pc, #28]	; (800567c <_sbrk+0x64>)
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4413      	add	r3, r2
 8005666:	4a05      	ldr	r2, [pc, #20]	; (800567c <_sbrk+0x64>)
 8005668:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800566a:	68fb      	ldr	r3, [r7, #12]
}
 800566c:	4618      	mov	r0, r3
 800566e:	3718      	adds	r7, #24
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}
 8005674:	20020000 	.word	0x20020000
 8005678:	00000400 	.word	0x00000400
 800567c:	20000590 	.word	0x20000590
 8005680:	20005430 	.word	0x20005430

08005684 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005684:	b480      	push	{r7}
 8005686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005688:	4b06      	ldr	r3, [pc, #24]	; (80056a4 <SystemInit+0x20>)
 800568a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800568e:	4a05      	ldr	r2, [pc, #20]	; (80056a4 <SystemInit+0x20>)
 8005690:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005694:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005698:	bf00      	nop
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop
 80056a4:	e000ed00 	.word	0xe000ed00

080056a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80056a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80056e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80056ac:	480d      	ldr	r0, [pc, #52]	; (80056e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80056ae:	490e      	ldr	r1, [pc, #56]	; (80056e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80056b0:	4a0e      	ldr	r2, [pc, #56]	; (80056ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80056b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80056b4:	e002      	b.n	80056bc <LoopCopyDataInit>

080056b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80056b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80056b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80056ba:	3304      	adds	r3, #4

080056bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80056bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80056be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80056c0:	d3f9      	bcc.n	80056b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80056c2:	4a0b      	ldr	r2, [pc, #44]	; (80056f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80056c4:	4c0b      	ldr	r4, [pc, #44]	; (80056f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80056c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80056c8:	e001      	b.n	80056ce <LoopFillZerobss>

080056ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80056ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80056cc:	3204      	adds	r2, #4

080056ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80056ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80056d0:	d3fb      	bcc.n	80056ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80056d2:	f7ff ffd7 	bl	8005684 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80056d6:	f008 fa4d 	bl	800db74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80056da:	f7fb fc0d 	bl	8000ef8 <main>
  bx  lr    
 80056de:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80056e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80056e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80056e8:	200001a0 	.word	0x200001a0
  ldr r2, =_sidata
 80056ec:	0800f190 	.word	0x0800f190
  ldr r2, =_sbss
 80056f0:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 80056f4:	20005430 	.word	0x20005430

080056f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80056f8:	e7fe      	b.n	80056f8 <ADC_IRQHandler>
	...

080056fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005700:	4b0e      	ldr	r3, [pc, #56]	; (800573c <HAL_Init+0x40>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a0d      	ldr	r2, [pc, #52]	; (800573c <HAL_Init+0x40>)
 8005706:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800570a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800570c:	4b0b      	ldr	r3, [pc, #44]	; (800573c <HAL_Init+0x40>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a0a      	ldr	r2, [pc, #40]	; (800573c <HAL_Init+0x40>)
 8005712:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005716:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005718:	4b08      	ldr	r3, [pc, #32]	; (800573c <HAL_Init+0x40>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a07      	ldr	r2, [pc, #28]	; (800573c <HAL_Init+0x40>)
 800571e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005722:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005724:	2003      	movs	r0, #3
 8005726:	f000 fb5e 	bl	8005de6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800572a:	200f      	movs	r0, #15
 800572c:	f7ff fede 	bl	80054ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005730:	f7ff fc4a 	bl	8004fc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	40023c00 	.word	0x40023c00

08005740 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005744:	4b06      	ldr	r3, [pc, #24]	; (8005760 <HAL_IncTick+0x20>)
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	461a      	mov	r2, r3
 800574a:	4b06      	ldr	r3, [pc, #24]	; (8005764 <HAL_IncTick+0x24>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4413      	add	r3, r2
 8005750:	4a04      	ldr	r2, [pc, #16]	; (8005764 <HAL_IncTick+0x24>)
 8005752:	6013      	str	r3, [r2, #0]
}
 8005754:	bf00      	nop
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	20000148 	.word	0x20000148
 8005764:	20000594 	.word	0x20000594

08005768 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005768:	b480      	push	{r7}
 800576a:	af00      	add	r7, sp, #0
  return uwTick;
 800576c:	4b03      	ldr	r3, [pc, #12]	; (800577c <HAL_GetTick+0x14>)
 800576e:	681b      	ldr	r3, [r3, #0]
}
 8005770:	4618      	mov	r0, r3
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	20000594 	.word	0x20000594

08005780 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005788:	f7ff ffee 	bl	8005768 <HAL_GetTick>
 800578c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005798:	d005      	beq.n	80057a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800579a:	4b0a      	ldr	r3, [pc, #40]	; (80057c4 <HAL_Delay+0x44>)
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	461a      	mov	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	4413      	add	r3, r2
 80057a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80057a6:	bf00      	nop
 80057a8:	f7ff ffde 	bl	8005768 <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	68fa      	ldr	r2, [r7, #12]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d8f7      	bhi.n	80057a8 <HAL_Delay+0x28>
  {
  }
}
 80057b8:	bf00      	nop
 80057ba:	bf00      	nop
 80057bc:	3710      	adds	r7, #16
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	20000148 	.word	0x20000148

080057c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057d0:	2300      	movs	r3, #0
 80057d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e033      	b.n	8005846 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d109      	bne.n	80057fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7ff fc1a 	bl	8005020 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fe:	f003 0310 	and.w	r3, r3, #16
 8005802:	2b00      	cmp	r3, #0
 8005804:	d118      	bne.n	8005838 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800580e:	f023 0302 	bic.w	r3, r3, #2
 8005812:	f043 0202 	orr.w	r2, r3, #2
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 f93a 	bl	8005a94 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582a:	f023 0303 	bic.w	r3, r3, #3
 800582e:	f043 0201 	orr.w	r2, r3, #1
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	641a      	str	r2, [r3, #64]	; 0x40
 8005836:	e001      	b.n	800583c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005844:	7bfb      	ldrb	r3, [r7, #15]
}
 8005846:	4618      	mov	r0, r3
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
	...

08005850 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800585a:	2300      	movs	r3, #0
 800585c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005864:	2b01      	cmp	r3, #1
 8005866:	d101      	bne.n	800586c <HAL_ADC_ConfigChannel+0x1c>
 8005868:	2302      	movs	r3, #2
 800586a:	e105      	b.n	8005a78 <HAL_ADC_ConfigChannel+0x228>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2b09      	cmp	r3, #9
 800587a:	d925      	bls.n	80058c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68d9      	ldr	r1, [r3, #12]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	b29b      	uxth	r3, r3
 8005888:	461a      	mov	r2, r3
 800588a:	4613      	mov	r3, r2
 800588c:	005b      	lsls	r3, r3, #1
 800588e:	4413      	add	r3, r2
 8005890:	3b1e      	subs	r3, #30
 8005892:	2207      	movs	r2, #7
 8005894:	fa02 f303 	lsl.w	r3, r2, r3
 8005898:	43da      	mvns	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	400a      	ands	r2, r1
 80058a0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68d9      	ldr	r1, [r3, #12]
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	4618      	mov	r0, r3
 80058b4:	4603      	mov	r3, r0
 80058b6:	005b      	lsls	r3, r3, #1
 80058b8:	4403      	add	r3, r0
 80058ba:	3b1e      	subs	r3, #30
 80058bc:	409a      	lsls	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	430a      	orrs	r2, r1
 80058c4:	60da      	str	r2, [r3, #12]
 80058c6:	e022      	b.n	800590e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	6919      	ldr	r1, [r3, #16]
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	461a      	mov	r2, r3
 80058d6:	4613      	mov	r3, r2
 80058d8:	005b      	lsls	r3, r3, #1
 80058da:	4413      	add	r3, r2
 80058dc:	2207      	movs	r2, #7
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	43da      	mvns	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	400a      	ands	r2, r1
 80058ea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6919      	ldr	r1, [r3, #16]
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	689a      	ldr	r2, [r3, #8]
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	4618      	mov	r0, r3
 80058fe:	4603      	mov	r3, r0
 8005900:	005b      	lsls	r3, r3, #1
 8005902:	4403      	add	r3, r0
 8005904:	409a      	lsls	r2, r3
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	430a      	orrs	r2, r1
 800590c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	2b06      	cmp	r3, #6
 8005914:	d824      	bhi.n	8005960 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	685a      	ldr	r2, [r3, #4]
 8005920:	4613      	mov	r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	4413      	add	r3, r2
 8005926:	3b05      	subs	r3, #5
 8005928:	221f      	movs	r2, #31
 800592a:	fa02 f303 	lsl.w	r3, r2, r3
 800592e:	43da      	mvns	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	400a      	ands	r2, r1
 8005936:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	b29b      	uxth	r3, r3
 8005944:	4618      	mov	r0, r3
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685a      	ldr	r2, [r3, #4]
 800594a:	4613      	mov	r3, r2
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	4413      	add	r3, r2
 8005950:	3b05      	subs	r3, #5
 8005952:	fa00 f203 	lsl.w	r2, r0, r3
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	635a      	str	r2, [r3, #52]	; 0x34
 800595e:	e04c      	b.n	80059fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	2b0c      	cmp	r3, #12
 8005966:	d824      	bhi.n	80059b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685a      	ldr	r2, [r3, #4]
 8005972:	4613      	mov	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4413      	add	r3, r2
 8005978:	3b23      	subs	r3, #35	; 0x23
 800597a:	221f      	movs	r2, #31
 800597c:	fa02 f303 	lsl.w	r3, r2, r3
 8005980:	43da      	mvns	r2, r3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	400a      	ands	r2, r1
 8005988:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	b29b      	uxth	r3, r3
 8005996:	4618      	mov	r0, r3
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	4613      	mov	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	3b23      	subs	r3, #35	; 0x23
 80059a4:	fa00 f203 	lsl.w	r2, r0, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	430a      	orrs	r2, r1
 80059ae:	631a      	str	r2, [r3, #48]	; 0x30
 80059b0:	e023      	b.n	80059fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	4613      	mov	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	4413      	add	r3, r2
 80059c2:	3b41      	subs	r3, #65	; 0x41
 80059c4:	221f      	movs	r2, #31
 80059c6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ca:	43da      	mvns	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	400a      	ands	r2, r1
 80059d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	b29b      	uxth	r3, r3
 80059e0:	4618      	mov	r0, r3
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	685a      	ldr	r2, [r3, #4]
 80059e6:	4613      	mov	r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	4413      	add	r3, r2
 80059ec:	3b41      	subs	r3, #65	; 0x41
 80059ee:	fa00 f203 	lsl.w	r2, r0, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	430a      	orrs	r2, r1
 80059f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80059fa:	4b22      	ldr	r3, [pc, #136]	; (8005a84 <HAL_ADC_ConfigChannel+0x234>)
 80059fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a21      	ldr	r2, [pc, #132]	; (8005a88 <HAL_ADC_ConfigChannel+0x238>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d109      	bne.n	8005a1c <HAL_ADC_ConfigChannel+0x1cc>
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2b12      	cmp	r3, #18
 8005a0e:	d105      	bne.n	8005a1c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a19      	ldr	r2, [pc, #100]	; (8005a88 <HAL_ADC_ConfigChannel+0x238>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d123      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x21e>
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2b10      	cmp	r3, #16
 8005a2c:	d003      	beq.n	8005a36 <HAL_ADC_ConfigChannel+0x1e6>
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2b11      	cmp	r3, #17
 8005a34:	d11b      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b10      	cmp	r3, #16
 8005a48:	d111      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005a4a:	4b10      	ldr	r3, [pc, #64]	; (8005a8c <HAL_ADC_ConfigChannel+0x23c>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a10      	ldr	r2, [pc, #64]	; (8005a90 <HAL_ADC_ConfigChannel+0x240>)
 8005a50:	fba2 2303 	umull	r2, r3, r2, r3
 8005a54:	0c9a      	lsrs	r2, r3, #18
 8005a56:	4613      	mov	r3, r2
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	4413      	add	r3, r2
 8005a5c:	005b      	lsls	r3, r3, #1
 8005a5e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005a60:	e002      	b.n	8005a68 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	3b01      	subs	r3, #1
 8005a66:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1f9      	bne.n	8005a62 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3714      	adds	r7, #20
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr
 8005a84:	40012300 	.word	0x40012300
 8005a88:	40012000 	.word	0x40012000
 8005a8c:	20000140 	.word	0x20000140
 8005a90:	431bde83 	.word	0x431bde83

08005a94 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a9c:	4b79      	ldr	r3, [pc, #484]	; (8005c84 <ADC_Init+0x1f0>)
 8005a9e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	431a      	orrs	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ac8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	6859      	ldr	r1, [r3, #4]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	021a      	lsls	r2, r3, #8
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005aec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	6859      	ldr	r1, [r3, #4]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	430a      	orrs	r2, r1
 8005afe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689a      	ldr	r2, [r3, #8]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	6899      	ldr	r1, [r3, #8]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	68da      	ldr	r2, [r3, #12]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b26:	4a58      	ldr	r2, [pc, #352]	; (8005c88 <ADC_Init+0x1f4>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d022      	beq.n	8005b72 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689a      	ldr	r2, [r3, #8]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b3a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	6899      	ldr	r1, [r3, #8]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	689a      	ldr	r2, [r3, #8]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	6899      	ldr	r1, [r3, #8]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	609a      	str	r2, [r3, #8]
 8005b70:	e00f      	b.n	8005b92 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689a      	ldr	r2, [r3, #8]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b90:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689a      	ldr	r2, [r3, #8]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f022 0202 	bic.w	r2, r2, #2
 8005ba0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6899      	ldr	r1, [r3, #8]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	7e1b      	ldrb	r3, [r3, #24]
 8005bac:	005a      	lsls	r2, r3, #1
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	430a      	orrs	r2, r1
 8005bb4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d01b      	beq.n	8005bf8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005bde:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	6859      	ldr	r1, [r3, #4]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bea:	3b01      	subs	r3, #1
 8005bec:	035a      	lsls	r2, r3, #13
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	605a      	str	r2, [r3, #4]
 8005bf6:	e007      	b.n	8005c08 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c06:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005c16:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	69db      	ldr	r3, [r3, #28]
 8005c22:	3b01      	subs	r3, #1
 8005c24:	051a      	lsls	r2, r3, #20
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	689a      	ldr	r2, [r3, #8]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6899      	ldr	r1, [r3, #8]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005c4a:	025a      	lsls	r2, r3, #9
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	430a      	orrs	r2, r1
 8005c52:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689a      	ldr	r2, [r3, #8]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	6899      	ldr	r1, [r3, #8]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	029a      	lsls	r2, r3, #10
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	430a      	orrs	r2, r1
 8005c76:	609a      	str	r2, [r3, #8]
}
 8005c78:	bf00      	nop
 8005c7a:	3714      	adds	r7, #20
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr
 8005c84:	40012300 	.word	0x40012300
 8005c88:	0f000001 	.word	0x0f000001

08005c8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f003 0307 	and.w	r3, r3, #7
 8005c9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c9c:	4b0c      	ldr	r3, [pc, #48]	; (8005cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005ca2:	68ba      	ldr	r2, [r7, #8]
 8005ca4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005ca8:	4013      	ands	r3, r2
 8005caa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005cb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cbe:	4a04      	ldr	r2, [pc, #16]	; (8005cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	60d3      	str	r3, [r2, #12]
}
 8005cc4:	bf00      	nop
 8005cc6:	3714      	adds	r7, #20
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr
 8005cd0:	e000ed00 	.word	0xe000ed00

08005cd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cd8:	4b04      	ldr	r3, [pc, #16]	; (8005cec <__NVIC_GetPriorityGrouping+0x18>)
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	0a1b      	lsrs	r3, r3, #8
 8005cde:	f003 0307 	and.w	r3, r3, #7
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr
 8005cec:	e000ed00 	.word	0xe000ed00

08005cf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	db0b      	blt.n	8005d1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	f003 021f 	and.w	r2, r3, #31
 8005d08:	4907      	ldr	r1, [pc, #28]	; (8005d28 <__NVIC_EnableIRQ+0x38>)
 8005d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d0e:	095b      	lsrs	r3, r3, #5
 8005d10:	2001      	movs	r0, #1
 8005d12:	fa00 f202 	lsl.w	r2, r0, r2
 8005d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d1a:	bf00      	nop
 8005d1c:	370c      	adds	r7, #12
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr
 8005d26:	bf00      	nop
 8005d28:	e000e100 	.word	0xe000e100

08005d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	4603      	mov	r3, r0
 8005d34:	6039      	str	r1, [r7, #0]
 8005d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	db0a      	blt.n	8005d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	b2da      	uxtb	r2, r3
 8005d44:	490c      	ldr	r1, [pc, #48]	; (8005d78 <__NVIC_SetPriority+0x4c>)
 8005d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d4a:	0112      	lsls	r2, r2, #4
 8005d4c:	b2d2      	uxtb	r2, r2
 8005d4e:	440b      	add	r3, r1
 8005d50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d54:	e00a      	b.n	8005d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	b2da      	uxtb	r2, r3
 8005d5a:	4908      	ldr	r1, [pc, #32]	; (8005d7c <__NVIC_SetPriority+0x50>)
 8005d5c:	79fb      	ldrb	r3, [r7, #7]
 8005d5e:	f003 030f 	and.w	r3, r3, #15
 8005d62:	3b04      	subs	r3, #4
 8005d64:	0112      	lsls	r2, r2, #4
 8005d66:	b2d2      	uxtb	r2, r2
 8005d68:	440b      	add	r3, r1
 8005d6a:	761a      	strb	r2, [r3, #24]
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr
 8005d78:	e000e100 	.word	0xe000e100
 8005d7c:	e000ed00 	.word	0xe000ed00

08005d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b089      	sub	sp, #36	; 0x24
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f003 0307 	and.w	r3, r3, #7
 8005d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	f1c3 0307 	rsb	r3, r3, #7
 8005d9a:	2b04      	cmp	r3, #4
 8005d9c:	bf28      	it	cs
 8005d9e:	2304      	movcs	r3, #4
 8005da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	3304      	adds	r3, #4
 8005da6:	2b06      	cmp	r3, #6
 8005da8:	d902      	bls.n	8005db0 <NVIC_EncodePriority+0x30>
 8005daa:	69fb      	ldr	r3, [r7, #28]
 8005dac:	3b03      	subs	r3, #3
 8005dae:	e000      	b.n	8005db2 <NVIC_EncodePriority+0x32>
 8005db0:	2300      	movs	r3, #0
 8005db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005db4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbe:	43da      	mvns	r2, r3
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	401a      	ands	r2, r3
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005dc8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd2:	43d9      	mvns	r1, r3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dd8:	4313      	orrs	r3, r2
         );
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3724      	adds	r7, #36	; 0x24
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr

08005de6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b082      	sub	sp, #8
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7ff ff4c 	bl	8005c8c <__NVIC_SetPriorityGrouping>
}
 8005df4:	bf00      	nop
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b086      	sub	sp, #24
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	4603      	mov	r3, r0
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]
 8005e08:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e0e:	f7ff ff61 	bl	8005cd4 <__NVIC_GetPriorityGrouping>
 8005e12:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e14:	687a      	ldr	r2, [r7, #4]
 8005e16:	68b9      	ldr	r1, [r7, #8]
 8005e18:	6978      	ldr	r0, [r7, #20]
 8005e1a:	f7ff ffb1 	bl	8005d80 <NVIC_EncodePriority>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e24:	4611      	mov	r1, r2
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7ff ff80 	bl	8005d2c <__NVIC_SetPriority>
}
 8005e2c:	bf00      	nop
 8005e2e:	3718      	adds	r7, #24
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e42:	4618      	mov	r0, r3
 8005e44:	f7ff ff54 	bl	8005cf0 <__NVIC_EnableIRQ>
}
 8005e48:	bf00      	nop
 8005e4a:	3708      	adds	r7, #8
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e5c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005e5e:	f7ff fc83 	bl	8005768 <HAL_GetTick>
 8005e62:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d008      	beq.n	8005e82 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2280      	movs	r2, #128	; 0x80
 8005e74:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e052      	b.n	8005f28 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f022 0216 	bic.w	r2, r2, #22
 8005e90:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	695a      	ldr	r2, [r3, #20]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ea0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d103      	bne.n	8005eb2 <HAL_DMA_Abort+0x62>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d007      	beq.n	8005ec2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f022 0208 	bic.w	r2, r2, #8
 8005ec0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f022 0201 	bic.w	r2, r2, #1
 8005ed0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ed2:	e013      	b.n	8005efc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ed4:	f7ff fc48 	bl	8005768 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b05      	cmp	r3, #5
 8005ee0:	d90c      	bls.n	8005efc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2220      	movs	r2, #32
 8005ee6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2203      	movs	r2, #3
 8005eec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e015      	b.n	8005f28 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1e4      	bne.n	8005ed4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f0e:	223f      	movs	r2, #63	; 0x3f
 8005f10:	409a      	lsls	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d004      	beq.n	8005f4e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2280      	movs	r2, #128	; 0x80
 8005f48:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e00c      	b.n	8005f68 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2205      	movs	r2, #5
 8005f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f022 0201 	bic.w	r2, r2, #1
 8005f64:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b089      	sub	sp, #36	; 0x24
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f82:	2300      	movs	r3, #0
 8005f84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f86:	2300      	movs	r3, #0
 8005f88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	61fb      	str	r3, [r7, #28]
 8005f8e:	e16b      	b.n	8006268 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f90:	2201      	movs	r2, #1
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	fa02 f303 	lsl.w	r3, r2, r3
 8005f98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	f040 815a 	bne.w	8006262 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f003 0303 	and.w	r3, r3, #3
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d005      	beq.n	8005fc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d130      	bne.n	8006028 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	2203      	movs	r2, #3
 8005fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd6:	43db      	mvns	r3, r3
 8005fd8:	69ba      	ldr	r2, [r7, #24]
 8005fda:	4013      	ands	r3, r2
 8005fdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	005b      	lsls	r3, r3, #1
 8005fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fea:	69ba      	ldr	r2, [r7, #24]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	69ba      	ldr	r2, [r7, #24]
 8005ff4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	fa02 f303 	lsl.w	r3, r2, r3
 8006004:	43db      	mvns	r3, r3
 8006006:	69ba      	ldr	r2, [r7, #24]
 8006008:	4013      	ands	r3, r2
 800600a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	091b      	lsrs	r3, r3, #4
 8006012:	f003 0201 	and.w	r2, r3, #1
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	fa02 f303 	lsl.w	r3, r2, r3
 800601c:	69ba      	ldr	r2, [r7, #24]
 800601e:	4313      	orrs	r3, r2
 8006020:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	f003 0303 	and.w	r3, r3, #3
 8006030:	2b03      	cmp	r3, #3
 8006032:	d017      	beq.n	8006064 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	005b      	lsls	r3, r3, #1
 800603e:	2203      	movs	r2, #3
 8006040:	fa02 f303 	lsl.w	r3, r2, r3
 8006044:	43db      	mvns	r3, r3
 8006046:	69ba      	ldr	r2, [r7, #24]
 8006048:	4013      	ands	r3, r2
 800604a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	689a      	ldr	r2, [r3, #8]
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	005b      	lsls	r3, r3, #1
 8006054:	fa02 f303 	lsl.w	r3, r2, r3
 8006058:	69ba      	ldr	r2, [r7, #24]
 800605a:	4313      	orrs	r3, r2
 800605c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	69ba      	ldr	r2, [r7, #24]
 8006062:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f003 0303 	and.w	r3, r3, #3
 800606c:	2b02      	cmp	r3, #2
 800606e:	d123      	bne.n	80060b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	08da      	lsrs	r2, r3, #3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	3208      	adds	r2, #8
 8006078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800607c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	f003 0307 	and.w	r3, r3, #7
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	220f      	movs	r2, #15
 8006088:	fa02 f303 	lsl.w	r3, r2, r3
 800608c:	43db      	mvns	r3, r3
 800608e:	69ba      	ldr	r2, [r7, #24]
 8006090:	4013      	ands	r3, r2
 8006092:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	691a      	ldr	r2, [r3, #16]
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	f003 0307 	and.w	r3, r3, #7
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	fa02 f303 	lsl.w	r3, r2, r3
 80060a4:	69ba      	ldr	r2, [r7, #24]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	08da      	lsrs	r2, r3, #3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	3208      	adds	r2, #8
 80060b2:	69b9      	ldr	r1, [r7, #24]
 80060b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	005b      	lsls	r3, r3, #1
 80060c2:	2203      	movs	r2, #3
 80060c4:	fa02 f303 	lsl.w	r3, r2, r3
 80060c8:	43db      	mvns	r3, r3
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	4013      	ands	r3, r2
 80060ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	f003 0203 	and.w	r2, r3, #3
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	005b      	lsls	r3, r3, #1
 80060dc:	fa02 f303 	lsl.w	r3, r2, r3
 80060e0:	69ba      	ldr	r2, [r7, #24]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	69ba      	ldr	r2, [r7, #24]
 80060ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 80b4 	beq.w	8006262 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060fa:	2300      	movs	r3, #0
 80060fc:	60fb      	str	r3, [r7, #12]
 80060fe:	4b60      	ldr	r3, [pc, #384]	; (8006280 <HAL_GPIO_Init+0x30c>)
 8006100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006102:	4a5f      	ldr	r2, [pc, #380]	; (8006280 <HAL_GPIO_Init+0x30c>)
 8006104:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006108:	6453      	str	r3, [r2, #68]	; 0x44
 800610a:	4b5d      	ldr	r3, [pc, #372]	; (8006280 <HAL_GPIO_Init+0x30c>)
 800610c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800610e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006112:	60fb      	str	r3, [r7, #12]
 8006114:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006116:	4a5b      	ldr	r2, [pc, #364]	; (8006284 <HAL_GPIO_Init+0x310>)
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	089b      	lsrs	r3, r3, #2
 800611c:	3302      	adds	r3, #2
 800611e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006122:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	f003 0303 	and.w	r3, r3, #3
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	220f      	movs	r2, #15
 800612e:	fa02 f303 	lsl.w	r3, r2, r3
 8006132:	43db      	mvns	r3, r3
 8006134:	69ba      	ldr	r2, [r7, #24]
 8006136:	4013      	ands	r3, r2
 8006138:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a52      	ldr	r2, [pc, #328]	; (8006288 <HAL_GPIO_Init+0x314>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d02b      	beq.n	800619a <HAL_GPIO_Init+0x226>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a51      	ldr	r2, [pc, #324]	; (800628c <HAL_GPIO_Init+0x318>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d025      	beq.n	8006196 <HAL_GPIO_Init+0x222>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a50      	ldr	r2, [pc, #320]	; (8006290 <HAL_GPIO_Init+0x31c>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d01f      	beq.n	8006192 <HAL_GPIO_Init+0x21e>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a4f      	ldr	r2, [pc, #316]	; (8006294 <HAL_GPIO_Init+0x320>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d019      	beq.n	800618e <HAL_GPIO_Init+0x21a>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a4e      	ldr	r2, [pc, #312]	; (8006298 <HAL_GPIO_Init+0x324>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d013      	beq.n	800618a <HAL_GPIO_Init+0x216>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a4d      	ldr	r2, [pc, #308]	; (800629c <HAL_GPIO_Init+0x328>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d00d      	beq.n	8006186 <HAL_GPIO_Init+0x212>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a4c      	ldr	r2, [pc, #304]	; (80062a0 <HAL_GPIO_Init+0x32c>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d007      	beq.n	8006182 <HAL_GPIO_Init+0x20e>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a4b      	ldr	r2, [pc, #300]	; (80062a4 <HAL_GPIO_Init+0x330>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d101      	bne.n	800617e <HAL_GPIO_Init+0x20a>
 800617a:	2307      	movs	r3, #7
 800617c:	e00e      	b.n	800619c <HAL_GPIO_Init+0x228>
 800617e:	2308      	movs	r3, #8
 8006180:	e00c      	b.n	800619c <HAL_GPIO_Init+0x228>
 8006182:	2306      	movs	r3, #6
 8006184:	e00a      	b.n	800619c <HAL_GPIO_Init+0x228>
 8006186:	2305      	movs	r3, #5
 8006188:	e008      	b.n	800619c <HAL_GPIO_Init+0x228>
 800618a:	2304      	movs	r3, #4
 800618c:	e006      	b.n	800619c <HAL_GPIO_Init+0x228>
 800618e:	2303      	movs	r3, #3
 8006190:	e004      	b.n	800619c <HAL_GPIO_Init+0x228>
 8006192:	2302      	movs	r3, #2
 8006194:	e002      	b.n	800619c <HAL_GPIO_Init+0x228>
 8006196:	2301      	movs	r3, #1
 8006198:	e000      	b.n	800619c <HAL_GPIO_Init+0x228>
 800619a:	2300      	movs	r3, #0
 800619c:	69fa      	ldr	r2, [r7, #28]
 800619e:	f002 0203 	and.w	r2, r2, #3
 80061a2:	0092      	lsls	r2, r2, #2
 80061a4:	4093      	lsls	r3, r2
 80061a6:	69ba      	ldr	r2, [r7, #24]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80061ac:	4935      	ldr	r1, [pc, #212]	; (8006284 <HAL_GPIO_Init+0x310>)
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	089b      	lsrs	r3, r3, #2
 80061b2:	3302      	adds	r3, #2
 80061b4:	69ba      	ldr	r2, [r7, #24]
 80061b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80061ba:	4b3b      	ldr	r3, [pc, #236]	; (80062a8 <HAL_GPIO_Init+0x334>)
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	43db      	mvns	r3, r3
 80061c4:	69ba      	ldr	r2, [r7, #24]
 80061c6:	4013      	ands	r3, r2
 80061c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d003      	beq.n	80061de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80061d6:	69ba      	ldr	r2, [r7, #24]
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	4313      	orrs	r3, r2
 80061dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80061de:	4a32      	ldr	r2, [pc, #200]	; (80062a8 <HAL_GPIO_Init+0x334>)
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80061e4:	4b30      	ldr	r3, [pc, #192]	; (80062a8 <HAL_GPIO_Init+0x334>)
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	43db      	mvns	r3, r3
 80061ee:	69ba      	ldr	r2, [r7, #24]
 80061f0:	4013      	ands	r3, r2
 80061f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d003      	beq.n	8006208 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006200:	69ba      	ldr	r2, [r7, #24]
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	4313      	orrs	r3, r2
 8006206:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006208:	4a27      	ldr	r2, [pc, #156]	; (80062a8 <HAL_GPIO_Init+0x334>)
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800620e:	4b26      	ldr	r3, [pc, #152]	; (80062a8 <HAL_GPIO_Init+0x334>)
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	43db      	mvns	r3, r3
 8006218:	69ba      	ldr	r2, [r7, #24]
 800621a:	4013      	ands	r3, r2
 800621c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800622a:	69ba      	ldr	r2, [r7, #24]
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	4313      	orrs	r3, r2
 8006230:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006232:	4a1d      	ldr	r2, [pc, #116]	; (80062a8 <HAL_GPIO_Init+0x334>)
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006238:	4b1b      	ldr	r3, [pc, #108]	; (80062a8 <HAL_GPIO_Init+0x334>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	43db      	mvns	r3, r3
 8006242:	69ba      	ldr	r2, [r7, #24]
 8006244:	4013      	ands	r3, r2
 8006246:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d003      	beq.n	800625c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006254:	69ba      	ldr	r2, [r7, #24]
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	4313      	orrs	r3, r2
 800625a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800625c:	4a12      	ldr	r2, [pc, #72]	; (80062a8 <HAL_GPIO_Init+0x334>)
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	3301      	adds	r3, #1
 8006266:	61fb      	str	r3, [r7, #28]
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	2b0f      	cmp	r3, #15
 800626c:	f67f ae90 	bls.w	8005f90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006270:	bf00      	nop
 8006272:	bf00      	nop
 8006274:	3724      	adds	r7, #36	; 0x24
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	40023800 	.word	0x40023800
 8006284:	40013800 	.word	0x40013800
 8006288:	40020000 	.word	0x40020000
 800628c:	40020400 	.word	0x40020400
 8006290:	40020800 	.word	0x40020800
 8006294:	40020c00 	.word	0x40020c00
 8006298:	40021000 	.word	0x40021000
 800629c:	40021400 	.word	0x40021400
 80062a0:	40021800 	.word	0x40021800
 80062a4:	40021c00 	.word	0x40021c00
 80062a8:	40013c00 	.word	0x40013c00

080062ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	460b      	mov	r3, r1
 80062b6:	807b      	strh	r3, [r7, #2]
 80062b8:	4613      	mov	r3, r2
 80062ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80062bc:	787b      	ldrb	r3, [r7, #1]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d003      	beq.n	80062ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80062c2:	887a      	ldrh	r2, [r7, #2]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80062c8:	e003      	b.n	80062d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80062ca:	887b      	ldrh	r3, [r7, #2]
 80062cc:	041a      	lsls	r2, r3, #16
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	619a      	str	r2, [r3, #24]
}
 80062d2:	bf00      	nop
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
	...

080062e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d101      	bne.n	80062f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e12b      	b.n	800654a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d106      	bne.n	800630c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f7fe fefe 	bl	8005108 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2224      	movs	r2, #36	; 0x24
 8006310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f022 0201 	bic.w	r2, r2, #1
 8006322:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006332:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006342:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006344:	f001 fbe4 	bl	8007b10 <HAL_RCC_GetPCLK1Freq>
 8006348:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	4a81      	ldr	r2, [pc, #516]	; (8006554 <HAL_I2C_Init+0x274>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d807      	bhi.n	8006364 <HAL_I2C_Init+0x84>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	4a80      	ldr	r2, [pc, #512]	; (8006558 <HAL_I2C_Init+0x278>)
 8006358:	4293      	cmp	r3, r2
 800635a:	bf94      	ite	ls
 800635c:	2301      	movls	r3, #1
 800635e:	2300      	movhi	r3, #0
 8006360:	b2db      	uxtb	r3, r3
 8006362:	e006      	b.n	8006372 <HAL_I2C_Init+0x92>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	4a7d      	ldr	r2, [pc, #500]	; (800655c <HAL_I2C_Init+0x27c>)
 8006368:	4293      	cmp	r3, r2
 800636a:	bf94      	ite	ls
 800636c:	2301      	movls	r3, #1
 800636e:	2300      	movhi	r3, #0
 8006370:	b2db      	uxtb	r3, r3
 8006372:	2b00      	cmp	r3, #0
 8006374:	d001      	beq.n	800637a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e0e7      	b.n	800654a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	4a78      	ldr	r2, [pc, #480]	; (8006560 <HAL_I2C_Init+0x280>)
 800637e:	fba2 2303 	umull	r2, r3, r2, r3
 8006382:	0c9b      	lsrs	r3, r3, #18
 8006384:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	430a      	orrs	r2, r1
 8006398:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	6a1b      	ldr	r3, [r3, #32]
 80063a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	4a6a      	ldr	r2, [pc, #424]	; (8006554 <HAL_I2C_Init+0x274>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d802      	bhi.n	80063b4 <HAL_I2C_Init+0xd4>
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	3301      	adds	r3, #1
 80063b2:	e009      	b.n	80063c8 <HAL_I2C_Init+0xe8>
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80063ba:	fb02 f303 	mul.w	r3, r2, r3
 80063be:	4a69      	ldr	r2, [pc, #420]	; (8006564 <HAL_I2C_Init+0x284>)
 80063c0:	fba2 2303 	umull	r2, r3, r2, r3
 80063c4:	099b      	lsrs	r3, r3, #6
 80063c6:	3301      	adds	r3, #1
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	6812      	ldr	r2, [r2, #0]
 80063cc:	430b      	orrs	r3, r1
 80063ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	69db      	ldr	r3, [r3, #28]
 80063d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80063da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	495c      	ldr	r1, [pc, #368]	; (8006554 <HAL_I2C_Init+0x274>)
 80063e4:	428b      	cmp	r3, r1
 80063e6:	d819      	bhi.n	800641c <HAL_I2C_Init+0x13c>
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	1e59      	subs	r1, r3, #1
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	005b      	lsls	r3, r3, #1
 80063f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80063f6:	1c59      	adds	r1, r3, #1
 80063f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80063fc:	400b      	ands	r3, r1
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00a      	beq.n	8006418 <HAL_I2C_Init+0x138>
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	1e59      	subs	r1, r3, #1
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006410:	3301      	adds	r3, #1
 8006412:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006416:	e051      	b.n	80064bc <HAL_I2C_Init+0x1dc>
 8006418:	2304      	movs	r3, #4
 800641a:	e04f      	b.n	80064bc <HAL_I2C_Init+0x1dc>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d111      	bne.n	8006448 <HAL_I2C_Init+0x168>
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	1e58      	subs	r0, r3, #1
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6859      	ldr	r1, [r3, #4]
 800642c:	460b      	mov	r3, r1
 800642e:	005b      	lsls	r3, r3, #1
 8006430:	440b      	add	r3, r1
 8006432:	fbb0 f3f3 	udiv	r3, r0, r3
 8006436:	3301      	adds	r3, #1
 8006438:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800643c:	2b00      	cmp	r3, #0
 800643e:	bf0c      	ite	eq
 8006440:	2301      	moveq	r3, #1
 8006442:	2300      	movne	r3, #0
 8006444:	b2db      	uxtb	r3, r3
 8006446:	e012      	b.n	800646e <HAL_I2C_Init+0x18e>
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	1e58      	subs	r0, r3, #1
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6859      	ldr	r1, [r3, #4]
 8006450:	460b      	mov	r3, r1
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	440b      	add	r3, r1
 8006456:	0099      	lsls	r1, r3, #2
 8006458:	440b      	add	r3, r1
 800645a:	fbb0 f3f3 	udiv	r3, r0, r3
 800645e:	3301      	adds	r3, #1
 8006460:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006464:	2b00      	cmp	r3, #0
 8006466:	bf0c      	ite	eq
 8006468:	2301      	moveq	r3, #1
 800646a:	2300      	movne	r3, #0
 800646c:	b2db      	uxtb	r3, r3
 800646e:	2b00      	cmp	r3, #0
 8006470:	d001      	beq.n	8006476 <HAL_I2C_Init+0x196>
 8006472:	2301      	movs	r3, #1
 8006474:	e022      	b.n	80064bc <HAL_I2C_Init+0x1dc>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d10e      	bne.n	800649c <HAL_I2C_Init+0x1bc>
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	1e58      	subs	r0, r3, #1
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6859      	ldr	r1, [r3, #4]
 8006486:	460b      	mov	r3, r1
 8006488:	005b      	lsls	r3, r3, #1
 800648a:	440b      	add	r3, r1
 800648c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006490:	3301      	adds	r3, #1
 8006492:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006496:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800649a:	e00f      	b.n	80064bc <HAL_I2C_Init+0x1dc>
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	1e58      	subs	r0, r3, #1
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6859      	ldr	r1, [r3, #4]
 80064a4:	460b      	mov	r3, r1
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	440b      	add	r3, r1
 80064aa:	0099      	lsls	r1, r3, #2
 80064ac:	440b      	add	r3, r1
 80064ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80064b2:	3301      	adds	r3, #1
 80064b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80064bc:	6879      	ldr	r1, [r7, #4]
 80064be:	6809      	ldr	r1, [r1, #0]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	69da      	ldr	r2, [r3, #28]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	431a      	orrs	r2, r3
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80064ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	6911      	ldr	r1, [r2, #16]
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	68d2      	ldr	r2, [r2, #12]
 80064f6:	4311      	orrs	r1, r2
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	6812      	ldr	r2, [r2, #0]
 80064fc:	430b      	orrs	r3, r1
 80064fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	695a      	ldr	r2, [r3, #20]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	431a      	orrs	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	430a      	orrs	r2, r1
 800651a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f042 0201 	orr.w	r2, r2, #1
 800652a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2220      	movs	r2, #32
 8006536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3710      	adds	r7, #16
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	000186a0 	.word	0x000186a0
 8006558:	001e847f 	.word	0x001e847f
 800655c:	003d08ff 	.word	0x003d08ff
 8006560:	431bde83 	.word	0x431bde83
 8006564:	10624dd3 	.word	0x10624dd3

08006568 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b088      	sub	sp, #32
 800656c:	af02      	add	r7, sp, #8
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	4608      	mov	r0, r1
 8006572:	4611      	mov	r1, r2
 8006574:	461a      	mov	r2, r3
 8006576:	4603      	mov	r3, r0
 8006578:	817b      	strh	r3, [r7, #10]
 800657a:	460b      	mov	r3, r1
 800657c:	813b      	strh	r3, [r7, #8]
 800657e:	4613      	mov	r3, r2
 8006580:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006582:	f7ff f8f1 	bl	8005768 <HAL_GetTick>
 8006586:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800658e:	b2db      	uxtb	r3, r3
 8006590:	2b20      	cmp	r3, #32
 8006592:	f040 80d9 	bne.w	8006748 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	9300      	str	r3, [sp, #0]
 800659a:	2319      	movs	r3, #25
 800659c:	2201      	movs	r2, #1
 800659e:	496d      	ldr	r1, [pc, #436]	; (8006754 <HAL_I2C_Mem_Write+0x1ec>)
 80065a0:	68f8      	ldr	r0, [r7, #12]
 80065a2:	f000 fc7f 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 80065a6:	4603      	mov	r3, r0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d001      	beq.n	80065b0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80065ac:	2302      	movs	r3, #2
 80065ae:	e0cc      	b.n	800674a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d101      	bne.n	80065be <HAL_I2C_Mem_Write+0x56>
 80065ba:	2302      	movs	r3, #2
 80065bc:	e0c5      	b.n	800674a <HAL_I2C_Mem_Write+0x1e2>
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d007      	beq.n	80065e4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f042 0201 	orr.w	r2, r2, #1
 80065e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2221      	movs	r2, #33	; 0x21
 80065f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2240      	movs	r2, #64	; 0x40
 8006600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6a3a      	ldr	r2, [r7, #32]
 800660e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006614:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800661a:	b29a      	uxth	r2, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	4a4d      	ldr	r2, [pc, #308]	; (8006758 <HAL_I2C_Mem_Write+0x1f0>)
 8006624:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006626:	88f8      	ldrh	r0, [r7, #6]
 8006628:	893a      	ldrh	r2, [r7, #8]
 800662a:	8979      	ldrh	r1, [r7, #10]
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	9301      	str	r3, [sp, #4]
 8006630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	4603      	mov	r3, r0
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	f000 fab6 	bl	8006ba8 <I2C_RequestMemoryWrite>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d052      	beq.n	80066e8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e081      	b.n	800674a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006646:	697a      	ldr	r2, [r7, #20]
 8006648:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800664a:	68f8      	ldr	r0, [r7, #12]
 800664c:	f000 fd00 	bl	8007050 <I2C_WaitOnTXEFlagUntilTimeout>
 8006650:	4603      	mov	r3, r0
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00d      	beq.n	8006672 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665a:	2b04      	cmp	r3, #4
 800665c:	d107      	bne.n	800666e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800666c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e06b      	b.n	800674a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006676:	781a      	ldrb	r2, [r3, #0]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006682:	1c5a      	adds	r2, r3, #1
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800668c:	3b01      	subs	r3, #1
 800668e:	b29a      	uxth	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006698:	b29b      	uxth	r3, r3
 800669a:	3b01      	subs	r3, #1
 800669c:	b29a      	uxth	r2, r3
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	f003 0304 	and.w	r3, r3, #4
 80066ac:	2b04      	cmp	r3, #4
 80066ae:	d11b      	bne.n	80066e8 <HAL_I2C_Mem_Write+0x180>
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d017      	beq.n	80066e8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066bc:	781a      	ldrb	r2, [r3, #0]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c8:	1c5a      	adds	r2, r3, #1
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d2:	3b01      	subs	r3, #1
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066de:	b29b      	uxth	r3, r3
 80066e0:	3b01      	subs	r3, #1
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d1aa      	bne.n	8006646 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066f0:	697a      	ldr	r2, [r7, #20]
 80066f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f000 fcec 	bl	80070d2 <I2C_WaitOnBTFFlagUntilTimeout>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d00d      	beq.n	800671c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006704:	2b04      	cmp	r3, #4
 8006706:	d107      	bne.n	8006718 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006716:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	e016      	b.n	800674a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800672a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2220      	movs	r2, #32
 8006730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006744:	2300      	movs	r3, #0
 8006746:	e000      	b.n	800674a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006748:	2302      	movs	r3, #2
  }
}
 800674a:	4618      	mov	r0, r3
 800674c:	3718      	adds	r7, #24
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	00100002 	.word	0x00100002
 8006758:	ffff0000 	.word	0xffff0000

0800675c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b08c      	sub	sp, #48	; 0x30
 8006760:	af02      	add	r7, sp, #8
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	4608      	mov	r0, r1
 8006766:	4611      	mov	r1, r2
 8006768:	461a      	mov	r2, r3
 800676a:	4603      	mov	r3, r0
 800676c:	817b      	strh	r3, [r7, #10]
 800676e:	460b      	mov	r3, r1
 8006770:	813b      	strh	r3, [r7, #8]
 8006772:	4613      	mov	r3, r2
 8006774:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006776:	f7fe fff7 	bl	8005768 <HAL_GetTick>
 800677a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b20      	cmp	r3, #32
 8006786:	f040 8208 	bne.w	8006b9a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800678a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678c:	9300      	str	r3, [sp, #0]
 800678e:	2319      	movs	r3, #25
 8006790:	2201      	movs	r2, #1
 8006792:	497b      	ldr	r1, [pc, #492]	; (8006980 <HAL_I2C_Mem_Read+0x224>)
 8006794:	68f8      	ldr	r0, [r7, #12]
 8006796:	f000 fb85 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 800679a:	4603      	mov	r3, r0
 800679c:	2b00      	cmp	r3, #0
 800679e:	d001      	beq.n	80067a4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80067a0:	2302      	movs	r3, #2
 80067a2:	e1fb      	b.n	8006b9c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d101      	bne.n	80067b2 <HAL_I2C_Mem_Read+0x56>
 80067ae:	2302      	movs	r3, #2
 80067b0:	e1f4      	b.n	8006b9c <HAL_I2C_Mem_Read+0x440>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 0301 	and.w	r3, r3, #1
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d007      	beq.n	80067d8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f042 0201 	orr.w	r2, r2, #1
 80067d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2222      	movs	r2, #34	; 0x22
 80067ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2240      	movs	r2, #64	; 0x40
 80067f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2200      	movs	r2, #0
 80067fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006802:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006808:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800680e:	b29a      	uxth	r2, r3
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	4a5b      	ldr	r2, [pc, #364]	; (8006984 <HAL_I2C_Mem_Read+0x228>)
 8006818:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800681a:	88f8      	ldrh	r0, [r7, #6]
 800681c:	893a      	ldrh	r2, [r7, #8]
 800681e:	8979      	ldrh	r1, [r7, #10]
 8006820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006822:	9301      	str	r3, [sp, #4]
 8006824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006826:	9300      	str	r3, [sp, #0]
 8006828:	4603      	mov	r3, r0
 800682a:	68f8      	ldr	r0, [r7, #12]
 800682c:	f000 fa52 	bl	8006cd4 <I2C_RequestMemoryRead>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e1b0      	b.n	8006b9c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800683e:	2b00      	cmp	r3, #0
 8006840:	d113      	bne.n	800686a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006842:	2300      	movs	r3, #0
 8006844:	623b      	str	r3, [r7, #32]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	695b      	ldr	r3, [r3, #20]
 800684c:	623b      	str	r3, [r7, #32]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	699b      	ldr	r3, [r3, #24]
 8006854:	623b      	str	r3, [r7, #32]
 8006856:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	e184      	b.n	8006b74 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800686e:	2b01      	cmp	r3, #1
 8006870:	d11b      	bne.n	80068aa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006880:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006882:	2300      	movs	r3, #0
 8006884:	61fb      	str	r3, [r7, #28]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	695b      	ldr	r3, [r3, #20]
 800688c:	61fb      	str	r3, [r7, #28]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	699b      	ldr	r3, [r3, #24]
 8006894:	61fb      	str	r3, [r7, #28]
 8006896:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068a6:	601a      	str	r2, [r3, #0]
 80068a8:	e164      	b.n	8006b74 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ae:	2b02      	cmp	r3, #2
 80068b0:	d11b      	bne.n	80068ea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068d2:	2300      	movs	r3, #0
 80068d4:	61bb      	str	r3, [r7, #24]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	61bb      	str	r3, [r7, #24]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	699b      	ldr	r3, [r3, #24]
 80068e4:	61bb      	str	r3, [r7, #24]
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	e144      	b.n	8006b74 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068ea:	2300      	movs	r3, #0
 80068ec:	617b      	str	r3, [r7, #20]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	695b      	ldr	r3, [r3, #20]
 80068f4:	617b      	str	r3, [r7, #20]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	699b      	ldr	r3, [r3, #24]
 80068fc:	617b      	str	r3, [r7, #20]
 80068fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006900:	e138      	b.n	8006b74 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006906:	2b03      	cmp	r3, #3
 8006908:	f200 80f1 	bhi.w	8006aee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006910:	2b01      	cmp	r3, #1
 8006912:	d123      	bne.n	800695c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006916:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f000 fc1b 	bl	8007154 <I2C_WaitOnRXNEFlagUntilTimeout>
 800691e:	4603      	mov	r3, r0
 8006920:	2b00      	cmp	r3, #0
 8006922:	d001      	beq.n	8006928 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e139      	b.n	8006b9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	691a      	ldr	r2, [r3, #16]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006932:	b2d2      	uxtb	r2, r2
 8006934:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693a:	1c5a      	adds	r2, r3, #1
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006944:	3b01      	subs	r3, #1
 8006946:	b29a      	uxth	r2, r3
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006950:	b29b      	uxth	r3, r3
 8006952:	3b01      	subs	r3, #1
 8006954:	b29a      	uxth	r2, r3
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	855a      	strh	r2, [r3, #42]	; 0x2a
 800695a:	e10b      	b.n	8006b74 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006960:	2b02      	cmp	r3, #2
 8006962:	d14e      	bne.n	8006a02 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006966:	9300      	str	r3, [sp, #0]
 8006968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800696a:	2200      	movs	r2, #0
 800696c:	4906      	ldr	r1, [pc, #24]	; (8006988 <HAL_I2C_Mem_Read+0x22c>)
 800696e:	68f8      	ldr	r0, [r7, #12]
 8006970:	f000 fa98 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006974:	4603      	mov	r3, r0
 8006976:	2b00      	cmp	r3, #0
 8006978:	d008      	beq.n	800698c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e10e      	b.n	8006b9c <HAL_I2C_Mem_Read+0x440>
 800697e:	bf00      	nop
 8006980:	00100002 	.word	0x00100002
 8006984:	ffff0000 	.word	0xffff0000
 8006988:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800699a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	691a      	ldr	r2, [r3, #16]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a6:	b2d2      	uxtb	r2, r2
 80069a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ae:	1c5a      	adds	r2, r3, #1
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069b8:	3b01      	subs	r3, #1
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	3b01      	subs	r3, #1
 80069c8:	b29a      	uxth	r2, r3
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	691a      	ldr	r2, [r3, #16]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d8:	b2d2      	uxtb	r2, r2
 80069da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e0:	1c5a      	adds	r2, r3, #1
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069ea:	3b01      	subs	r3, #1
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	3b01      	subs	r3, #1
 80069fa:	b29a      	uxth	r2, r3
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a00:	e0b8      	b.n	8006b74 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a08:	2200      	movs	r2, #0
 8006a0a:	4966      	ldr	r1, [pc, #408]	; (8006ba4 <HAL_I2C_Mem_Read+0x448>)
 8006a0c:	68f8      	ldr	r0, [r7, #12]
 8006a0e:	f000 fa49 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d001      	beq.n	8006a1c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e0bf      	b.n	8006b9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	691a      	ldr	r2, [r3, #16]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a36:	b2d2      	uxtb	r2, r2
 8006a38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a3e:	1c5a      	adds	r2, r3, #1
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	3b01      	subs	r3, #1
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a60:	9300      	str	r3, [sp, #0]
 8006a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a64:	2200      	movs	r2, #0
 8006a66:	494f      	ldr	r1, [pc, #316]	; (8006ba4 <HAL_I2C_Mem_Read+0x448>)
 8006a68:	68f8      	ldr	r0, [r7, #12]
 8006a6a:	f000 fa1b 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d001      	beq.n	8006a78 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	e091      	b.n	8006b9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	691a      	ldr	r2, [r3, #16]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a92:	b2d2      	uxtb	r2, r2
 8006a94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9a:	1c5a      	adds	r2, r3, #1
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	691a      	ldr	r2, [r3, #16]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac4:	b2d2      	uxtb	r2, r2
 8006ac6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006acc:	1c5a      	adds	r2, r3, #1
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad6:	3b01      	subs	r3, #1
 8006ad8:	b29a      	uxth	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	3b01      	subs	r3, #1
 8006ae6:	b29a      	uxth	r2, r3
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006aec:	e042      	b.n	8006b74 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006af0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006af2:	68f8      	ldr	r0, [r7, #12]
 8006af4:	f000 fb2e 	bl	8007154 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006af8:	4603      	mov	r3, r0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d001      	beq.n	8006b02 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	e04c      	b.n	8006b9c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	691a      	ldr	r2, [r3, #16]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0c:	b2d2      	uxtb	r2, r2
 8006b0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	695b      	ldr	r3, [r3, #20]
 8006b3a:	f003 0304 	and.w	r3, r3, #4
 8006b3e:	2b04      	cmp	r3, #4
 8006b40:	d118      	bne.n	8006b74 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	691a      	ldr	r2, [r3, #16]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b4c:	b2d2      	uxtb	r2, r2
 8006b4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b54:	1c5a      	adds	r2, r3, #1
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	b29a      	uxth	r2, r3
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	b29a      	uxth	r2, r3
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	f47f aec2 	bne.w	8006902 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2220      	movs	r2, #32
 8006b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b96:	2300      	movs	r3, #0
 8006b98:	e000      	b.n	8006b9c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006b9a:	2302      	movs	r3, #2
  }
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3728      	adds	r7, #40	; 0x28
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	00010004 	.word	0x00010004

08006ba8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b088      	sub	sp, #32
 8006bac:	af02      	add	r7, sp, #8
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	4608      	mov	r0, r1
 8006bb2:	4611      	mov	r1, r2
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	817b      	strh	r3, [r7, #10]
 8006bba:	460b      	mov	r3, r1
 8006bbc:	813b      	strh	r3, [r7, #8]
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bd0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	6a3b      	ldr	r3, [r7, #32]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f000 f960 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00d      	beq.n	8006c06 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bf8:	d103      	bne.n	8006c02 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c00:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e05f      	b.n	8006cc6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c06:	897b      	ldrh	r3, [r7, #10]
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006c14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c18:	6a3a      	ldr	r2, [r7, #32]
 8006c1a:	492d      	ldr	r1, [pc, #180]	; (8006cd0 <I2C_RequestMemoryWrite+0x128>)
 8006c1c:	68f8      	ldr	r0, [r7, #12]
 8006c1e:	f000 f998 	bl	8006f52 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d001      	beq.n	8006c2c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e04c      	b.n	8006cc6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	617b      	str	r3, [r7, #20]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	617b      	str	r3, [r7, #20]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	617b      	str	r3, [r7, #20]
 8006c40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c44:	6a39      	ldr	r1, [r7, #32]
 8006c46:	68f8      	ldr	r0, [r7, #12]
 8006c48:	f000 fa02 	bl	8007050 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00d      	beq.n	8006c6e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c56:	2b04      	cmp	r3, #4
 8006c58:	d107      	bne.n	8006c6a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e02b      	b.n	8006cc6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c6e:	88fb      	ldrh	r3, [r7, #6]
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d105      	bne.n	8006c80 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c74:	893b      	ldrh	r3, [r7, #8]
 8006c76:	b2da      	uxtb	r2, r3
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	611a      	str	r2, [r3, #16]
 8006c7e:	e021      	b.n	8006cc4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c80:	893b      	ldrh	r3, [r7, #8]
 8006c82:	0a1b      	lsrs	r3, r3, #8
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	b2da      	uxtb	r2, r3
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c90:	6a39      	ldr	r1, [r7, #32]
 8006c92:	68f8      	ldr	r0, [r7, #12]
 8006c94:	f000 f9dc 	bl	8007050 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00d      	beq.n	8006cba <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca2:	2b04      	cmp	r3, #4
 8006ca4:	d107      	bne.n	8006cb6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cb4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e005      	b.n	8006cc6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006cba:	893b      	ldrh	r3, [r7, #8]
 8006cbc:	b2da      	uxtb	r2, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3718      	adds	r7, #24
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	00010002 	.word	0x00010002

08006cd4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b088      	sub	sp, #32
 8006cd8:	af02      	add	r7, sp, #8
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	4608      	mov	r0, r1
 8006cde:	4611      	mov	r1, r2
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	817b      	strh	r3, [r7, #10]
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	813b      	strh	r3, [r7, #8]
 8006cea:	4613      	mov	r3, r2
 8006cec:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006cfc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d0c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d10:	9300      	str	r3, [sp, #0]
 8006d12:	6a3b      	ldr	r3, [r7, #32]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d1a:	68f8      	ldr	r0, [r7, #12]
 8006d1c:	f000 f8c2 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006d20:	4603      	mov	r3, r0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00d      	beq.n	8006d42 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d34:	d103      	bne.n	8006d3e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d3c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d3e:	2303      	movs	r3, #3
 8006d40:	e0aa      	b.n	8006e98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d42:	897b      	ldrh	r3, [r7, #10]
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	461a      	mov	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d50:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d54:	6a3a      	ldr	r2, [r7, #32]
 8006d56:	4952      	ldr	r1, [pc, #328]	; (8006ea0 <I2C_RequestMemoryRead+0x1cc>)
 8006d58:	68f8      	ldr	r0, [r7, #12]
 8006d5a:	f000 f8fa 	bl	8006f52 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d001      	beq.n	8006d68 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e097      	b.n	8006e98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d68:	2300      	movs	r3, #0
 8006d6a:	617b      	str	r3, [r7, #20]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	695b      	ldr	r3, [r3, #20]
 8006d72:	617b      	str	r3, [r7, #20]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	617b      	str	r3, [r7, #20]
 8006d7c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d80:	6a39      	ldr	r1, [r7, #32]
 8006d82:	68f8      	ldr	r0, [r7, #12]
 8006d84:	f000 f964 	bl	8007050 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00d      	beq.n	8006daa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d92:	2b04      	cmp	r3, #4
 8006d94:	d107      	bne.n	8006da6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006da4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e076      	b.n	8006e98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006daa:	88fb      	ldrh	r3, [r7, #6]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d105      	bne.n	8006dbc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006db0:	893b      	ldrh	r3, [r7, #8]
 8006db2:	b2da      	uxtb	r2, r3
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	611a      	str	r2, [r3, #16]
 8006dba:	e021      	b.n	8006e00 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006dbc:	893b      	ldrh	r3, [r7, #8]
 8006dbe:	0a1b      	lsrs	r3, r3, #8
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	b2da      	uxtb	r2, r3
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dcc:	6a39      	ldr	r1, [r7, #32]
 8006dce:	68f8      	ldr	r0, [r7, #12]
 8006dd0:	f000 f93e 	bl	8007050 <I2C_WaitOnTXEFlagUntilTimeout>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d00d      	beq.n	8006df6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dde:	2b04      	cmp	r3, #4
 8006de0:	d107      	bne.n	8006df2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006df0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e050      	b.n	8006e98 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006df6:	893b      	ldrh	r3, [r7, #8]
 8006df8:	b2da      	uxtb	r2, r3
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e02:	6a39      	ldr	r1, [r7, #32]
 8006e04:	68f8      	ldr	r0, [r7, #12]
 8006e06:	f000 f923 	bl	8007050 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d00d      	beq.n	8006e2c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e14:	2b04      	cmp	r3, #4
 8006e16:	d107      	bne.n	8006e28 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e26:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e035      	b.n	8006e98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e3a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	6a3b      	ldr	r3, [r7, #32]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f000 f82b 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d00d      	beq.n	8006e70 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e62:	d103      	bne.n	8006e6c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e6c:	2303      	movs	r3, #3
 8006e6e:	e013      	b.n	8006e98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e70:	897b      	ldrh	r3, [r7, #10]
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	f043 0301 	orr.w	r3, r3, #1
 8006e78:	b2da      	uxtb	r2, r3
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e82:	6a3a      	ldr	r2, [r7, #32]
 8006e84:	4906      	ldr	r1, [pc, #24]	; (8006ea0 <I2C_RequestMemoryRead+0x1cc>)
 8006e86:	68f8      	ldr	r0, [r7, #12]
 8006e88:	f000 f863 	bl	8006f52 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d001      	beq.n	8006e96 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e000      	b.n	8006e98 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006e96:	2300      	movs	r3, #0
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3718      	adds	r7, #24
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}
 8006ea0:	00010002 	.word	0x00010002

08006ea4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	603b      	str	r3, [r7, #0]
 8006eb0:	4613      	mov	r3, r2
 8006eb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006eb4:	e025      	b.n	8006f02 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ebc:	d021      	beq.n	8006f02 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ebe:	f7fe fc53 	bl	8005768 <HAL_GetTick>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	1ad3      	subs	r3, r2, r3
 8006ec8:	683a      	ldr	r2, [r7, #0]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d302      	bcc.n	8006ed4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d116      	bne.n	8006f02 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2220      	movs	r2, #32
 8006ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eee:	f043 0220 	orr.w	r2, r3, #32
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	e023      	b.n	8006f4a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	0c1b      	lsrs	r3, r3, #16
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d10d      	bne.n	8006f28 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	695b      	ldr	r3, [r3, #20]
 8006f12:	43da      	mvns	r2, r3
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	4013      	ands	r3, r2
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	bf0c      	ite	eq
 8006f1e:	2301      	moveq	r3, #1
 8006f20:	2300      	movne	r3, #0
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	461a      	mov	r2, r3
 8006f26:	e00c      	b.n	8006f42 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	699b      	ldr	r3, [r3, #24]
 8006f2e:	43da      	mvns	r2, r3
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	4013      	ands	r3, r2
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	bf0c      	ite	eq
 8006f3a:	2301      	moveq	r3, #1
 8006f3c:	2300      	movne	r3, #0
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	461a      	mov	r2, r3
 8006f42:	79fb      	ldrb	r3, [r7, #7]
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d0b6      	beq.n	8006eb6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3710      	adds	r7, #16
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}

08006f52 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f52:	b580      	push	{r7, lr}
 8006f54:	b084      	sub	sp, #16
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	60f8      	str	r0, [r7, #12]
 8006f5a:	60b9      	str	r1, [r7, #8]
 8006f5c:	607a      	str	r2, [r7, #4]
 8006f5e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f60:	e051      	b.n	8007006 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	695b      	ldr	r3, [r3, #20]
 8006f68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f70:	d123      	bne.n	8006fba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f80:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006f8a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2220      	movs	r2, #32
 8006f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa6:	f043 0204 	orr.w	r2, r3, #4
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e046      	b.n	8007048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fc0:	d021      	beq.n	8007006 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fc2:	f7fe fbd1 	bl	8005768 <HAL_GetTick>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	1ad3      	subs	r3, r2, r3
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d302      	bcc.n	8006fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d116      	bne.n	8007006 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2220      	movs	r2, #32
 8006fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff2:	f043 0220 	orr.w	r2, r3, #32
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e020      	b.n	8007048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	0c1b      	lsrs	r3, r3, #16
 800700a:	b2db      	uxtb	r3, r3
 800700c:	2b01      	cmp	r3, #1
 800700e:	d10c      	bne.n	800702a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	43da      	mvns	r2, r3
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	4013      	ands	r3, r2
 800701c:	b29b      	uxth	r3, r3
 800701e:	2b00      	cmp	r3, #0
 8007020:	bf14      	ite	ne
 8007022:	2301      	movne	r3, #1
 8007024:	2300      	moveq	r3, #0
 8007026:	b2db      	uxtb	r3, r3
 8007028:	e00b      	b.n	8007042 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	699b      	ldr	r3, [r3, #24]
 8007030:	43da      	mvns	r2, r3
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	4013      	ands	r3, r2
 8007036:	b29b      	uxth	r3, r3
 8007038:	2b00      	cmp	r3, #0
 800703a:	bf14      	ite	ne
 800703c:	2301      	movne	r3, #1
 800703e:	2300      	moveq	r3, #0
 8007040:	b2db      	uxtb	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d18d      	bne.n	8006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007046:	2300      	movs	r3, #0
}
 8007048:	4618      	mov	r0, r3
 800704a:	3710      	adds	r7, #16
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800705c:	e02d      	b.n	80070ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800705e:	68f8      	ldr	r0, [r7, #12]
 8007060:	f000 f8ce 	bl	8007200 <I2C_IsAcknowledgeFailed>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e02d      	b.n	80070ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007074:	d021      	beq.n	80070ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007076:	f7fe fb77 	bl	8005768 <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	1ad3      	subs	r3, r2, r3
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	429a      	cmp	r2, r3
 8007084:	d302      	bcc.n	800708c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d116      	bne.n	80070ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2220      	movs	r2, #32
 8007096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a6:	f043 0220 	orr.w	r2, r3, #32
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e007      	b.n	80070ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	695b      	ldr	r3, [r3, #20]
 80070c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070c4:	2b80      	cmp	r3, #128	; 0x80
 80070c6:	d1ca      	bne.n	800705e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b084      	sub	sp, #16
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	60f8      	str	r0, [r7, #12]
 80070da:	60b9      	str	r1, [r7, #8]
 80070dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80070de:	e02d      	b.n	800713c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070e0:	68f8      	ldr	r0, [r7, #12]
 80070e2:	f000 f88d 	bl	8007200 <I2C_IsAcknowledgeFailed>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d001      	beq.n	80070f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	e02d      	b.n	800714c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80070f6:	d021      	beq.n	800713c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070f8:	f7fe fb36 	bl	8005768 <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	429a      	cmp	r2, r3
 8007106:	d302      	bcc.n	800710e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d116      	bne.n	800713c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2200      	movs	r2, #0
 8007112:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2220      	movs	r2, #32
 8007118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2200      	movs	r2, #0
 8007120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007128:	f043 0220 	orr.w	r2, r3, #32
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2200      	movs	r2, #0
 8007134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	e007      	b.n	800714c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	695b      	ldr	r3, [r3, #20]
 8007142:	f003 0304 	and.w	r3, r3, #4
 8007146:	2b04      	cmp	r3, #4
 8007148:	d1ca      	bne.n	80070e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800714a:	2300      	movs	r3, #0
}
 800714c:	4618      	mov	r0, r3
 800714e:	3710      	adds	r7, #16
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}

08007154 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b084      	sub	sp, #16
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007160:	e042      	b.n	80071e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	695b      	ldr	r3, [r3, #20]
 8007168:	f003 0310 	and.w	r3, r3, #16
 800716c:	2b10      	cmp	r3, #16
 800716e:	d119      	bne.n	80071a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f06f 0210 	mvn.w	r2, #16
 8007178:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2200      	movs	r2, #0
 800717e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2220      	movs	r2, #32
 8007184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2200      	movs	r2, #0
 800718c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	e029      	b.n	80071f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071a4:	f7fe fae0 	bl	8005768 <HAL_GetTick>
 80071a8:	4602      	mov	r2, r0
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d302      	bcc.n	80071ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d116      	bne.n	80071e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2220      	movs	r2, #32
 80071c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d4:	f043 0220 	orr.w	r2, r3, #32
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e007      	b.n	80071f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	695b      	ldr	r3, [r3, #20]
 80071ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071f2:	2b40      	cmp	r3, #64	; 0x40
 80071f4:	d1b5      	bne.n	8007162 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80071f6:	2300      	movs	r3, #0
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3710      	adds	r7, #16
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}

08007200 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007212:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007216:	d11b      	bne.n	8007250 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007220:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2220      	movs	r2, #32
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723c:	f043 0204 	orr.w	r2, r3, #4
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e000      	b.n	8007252 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	370c      	adds	r7, #12
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr
	...

08007260 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8007266:	4b06      	ldr	r3, [pc, #24]	; (8007280 <HAL_PWR_EnableBkUpAccess+0x20>)
 8007268:	2201      	movs	r2, #1
 800726a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800726c:	4b05      	ldr	r3, [pc, #20]	; (8007284 <HAL_PWR_EnableBkUpAccess+0x24>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8007272:	687b      	ldr	r3, [r7, #4]
}
 8007274:	bf00      	nop
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr
 8007280:	420e0020 	.word	0x420e0020
 8007284:	40007000 	.word	0x40007000

08007288 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 800728e:	4b06      	ldr	r3, [pc, #24]	; (80072a8 <HAL_PWR_DisableBkUpAccess+0x20>)
 8007290:	2200      	movs	r2, #0
 8007292:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8007294:	4b05      	ldr	r3, [pc, #20]	; (80072ac <HAL_PWR_DisableBkUpAccess+0x24>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800729a:	687b      	ldr	r3, [r7, #4]
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	420e0020 	.word	0x420e0020
 80072ac:	40007000 	.word	0x40007000

080072b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b086      	sub	sp, #24
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d101      	bne.n	80072c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e267      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 0301 	and.w	r3, r3, #1
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d075      	beq.n	80073ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072ce:	4b88      	ldr	r3, [pc, #544]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f003 030c 	and.w	r3, r3, #12
 80072d6:	2b04      	cmp	r3, #4
 80072d8:	d00c      	beq.n	80072f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072da:	4b85      	ldr	r3, [pc, #532]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072e2:	2b08      	cmp	r3, #8
 80072e4:	d112      	bne.n	800730c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072e6:	4b82      	ldr	r3, [pc, #520]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072f2:	d10b      	bne.n	800730c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072f4:	4b7e      	ldr	r3, [pc, #504]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d05b      	beq.n	80073b8 <HAL_RCC_OscConfig+0x108>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d157      	bne.n	80073b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	e242      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007314:	d106      	bne.n	8007324 <HAL_RCC_OscConfig+0x74>
 8007316:	4b76      	ldr	r3, [pc, #472]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a75      	ldr	r2, [pc, #468]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 800731c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007320:	6013      	str	r3, [r2, #0]
 8007322:	e01d      	b.n	8007360 <HAL_RCC_OscConfig+0xb0>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800732c:	d10c      	bne.n	8007348 <HAL_RCC_OscConfig+0x98>
 800732e:	4b70      	ldr	r3, [pc, #448]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a6f      	ldr	r2, [pc, #444]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 8007334:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007338:	6013      	str	r3, [r2, #0]
 800733a:	4b6d      	ldr	r3, [pc, #436]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a6c      	ldr	r2, [pc, #432]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 8007340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007344:	6013      	str	r3, [r2, #0]
 8007346:	e00b      	b.n	8007360 <HAL_RCC_OscConfig+0xb0>
 8007348:	4b69      	ldr	r3, [pc, #420]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a68      	ldr	r2, [pc, #416]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 800734e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007352:	6013      	str	r3, [r2, #0]
 8007354:	4b66      	ldr	r3, [pc, #408]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a65      	ldr	r2, [pc, #404]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 800735a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800735e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d013      	beq.n	8007390 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007368:	f7fe f9fe 	bl	8005768 <HAL_GetTick>
 800736c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800736e:	e008      	b.n	8007382 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007370:	f7fe f9fa 	bl	8005768 <HAL_GetTick>
 8007374:	4602      	mov	r2, r0
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	2b64      	cmp	r3, #100	; 0x64
 800737c:	d901      	bls.n	8007382 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e207      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007382:	4b5b      	ldr	r3, [pc, #364]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800738a:	2b00      	cmp	r3, #0
 800738c:	d0f0      	beq.n	8007370 <HAL_RCC_OscConfig+0xc0>
 800738e:	e014      	b.n	80073ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007390:	f7fe f9ea 	bl	8005768 <HAL_GetTick>
 8007394:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007396:	e008      	b.n	80073aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007398:	f7fe f9e6 	bl	8005768 <HAL_GetTick>
 800739c:	4602      	mov	r2, r0
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	1ad3      	subs	r3, r2, r3
 80073a2:	2b64      	cmp	r3, #100	; 0x64
 80073a4:	d901      	bls.n	80073aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80073a6:	2303      	movs	r3, #3
 80073a8:	e1f3      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073aa:	4b51      	ldr	r3, [pc, #324]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d1f0      	bne.n	8007398 <HAL_RCC_OscConfig+0xe8>
 80073b6:	e000      	b.n	80073ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f003 0302 	and.w	r3, r3, #2
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d063      	beq.n	800748e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073c6:	4b4a      	ldr	r3, [pc, #296]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	f003 030c 	and.w	r3, r3, #12
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00b      	beq.n	80073ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073d2:	4b47      	ldr	r3, [pc, #284]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073da:	2b08      	cmp	r3, #8
 80073dc:	d11c      	bne.n	8007418 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073de:	4b44      	ldr	r3, [pc, #272]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d116      	bne.n	8007418 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073ea:	4b41      	ldr	r3, [pc, #260]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 0302 	and.w	r3, r3, #2
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d005      	beq.n	8007402 <HAL_RCC_OscConfig+0x152>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d001      	beq.n	8007402 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e1c7      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007402:	4b3b      	ldr	r3, [pc, #236]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	00db      	lsls	r3, r3, #3
 8007410:	4937      	ldr	r1, [pc, #220]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 8007412:	4313      	orrs	r3, r2
 8007414:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007416:	e03a      	b.n	800748e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d020      	beq.n	8007462 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007420:	4b34      	ldr	r3, [pc, #208]	; (80074f4 <HAL_RCC_OscConfig+0x244>)
 8007422:	2201      	movs	r2, #1
 8007424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007426:	f7fe f99f 	bl	8005768 <HAL_GetTick>
 800742a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800742c:	e008      	b.n	8007440 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800742e:	f7fe f99b 	bl	8005768 <HAL_GetTick>
 8007432:	4602      	mov	r2, r0
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	1ad3      	subs	r3, r2, r3
 8007438:	2b02      	cmp	r3, #2
 800743a:	d901      	bls.n	8007440 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e1a8      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007440:	4b2b      	ldr	r3, [pc, #172]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d0f0      	beq.n	800742e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800744c:	4b28      	ldr	r3, [pc, #160]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	691b      	ldr	r3, [r3, #16]
 8007458:	00db      	lsls	r3, r3, #3
 800745a:	4925      	ldr	r1, [pc, #148]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 800745c:	4313      	orrs	r3, r2
 800745e:	600b      	str	r3, [r1, #0]
 8007460:	e015      	b.n	800748e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007462:	4b24      	ldr	r3, [pc, #144]	; (80074f4 <HAL_RCC_OscConfig+0x244>)
 8007464:	2200      	movs	r2, #0
 8007466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007468:	f7fe f97e 	bl	8005768 <HAL_GetTick>
 800746c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800746e:	e008      	b.n	8007482 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007470:	f7fe f97a 	bl	8005768 <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	2b02      	cmp	r3, #2
 800747c:	d901      	bls.n	8007482 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e187      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007482:	4b1b      	ldr	r3, [pc, #108]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1f0      	bne.n	8007470 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f003 0308 	and.w	r3, r3, #8
 8007496:	2b00      	cmp	r3, #0
 8007498:	d036      	beq.n	8007508 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	695b      	ldr	r3, [r3, #20]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d016      	beq.n	80074d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074a2:	4b15      	ldr	r3, [pc, #84]	; (80074f8 <HAL_RCC_OscConfig+0x248>)
 80074a4:	2201      	movs	r2, #1
 80074a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074a8:	f7fe f95e 	bl	8005768 <HAL_GetTick>
 80074ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074ae:	e008      	b.n	80074c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074b0:	f7fe f95a 	bl	8005768 <HAL_GetTick>
 80074b4:	4602      	mov	r2, r0
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	1ad3      	subs	r3, r2, r3
 80074ba:	2b02      	cmp	r3, #2
 80074bc:	d901      	bls.n	80074c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e167      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074c2:	4b0b      	ldr	r3, [pc, #44]	; (80074f0 <HAL_RCC_OscConfig+0x240>)
 80074c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074c6:	f003 0302 	and.w	r3, r3, #2
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d0f0      	beq.n	80074b0 <HAL_RCC_OscConfig+0x200>
 80074ce:	e01b      	b.n	8007508 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074d0:	4b09      	ldr	r3, [pc, #36]	; (80074f8 <HAL_RCC_OscConfig+0x248>)
 80074d2:	2200      	movs	r2, #0
 80074d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074d6:	f7fe f947 	bl	8005768 <HAL_GetTick>
 80074da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074dc:	e00e      	b.n	80074fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074de:	f7fe f943 	bl	8005768 <HAL_GetTick>
 80074e2:	4602      	mov	r2, r0
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	1ad3      	subs	r3, r2, r3
 80074e8:	2b02      	cmp	r3, #2
 80074ea:	d907      	bls.n	80074fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80074ec:	2303      	movs	r3, #3
 80074ee:	e150      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
 80074f0:	40023800 	.word	0x40023800
 80074f4:	42470000 	.word	0x42470000
 80074f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074fc:	4b88      	ldr	r3, [pc, #544]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80074fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007500:	f003 0302 	and.w	r3, r3, #2
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1ea      	bne.n	80074de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 0304 	and.w	r3, r3, #4
 8007510:	2b00      	cmp	r3, #0
 8007512:	f000 8097 	beq.w	8007644 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007516:	2300      	movs	r3, #0
 8007518:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800751a:	4b81      	ldr	r3, [pc, #516]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 800751c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007522:	2b00      	cmp	r3, #0
 8007524:	d10f      	bne.n	8007546 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007526:	2300      	movs	r3, #0
 8007528:	60bb      	str	r3, [r7, #8]
 800752a:	4b7d      	ldr	r3, [pc, #500]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 800752c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800752e:	4a7c      	ldr	r2, [pc, #496]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 8007530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007534:	6413      	str	r3, [r2, #64]	; 0x40
 8007536:	4b7a      	ldr	r3, [pc, #488]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 8007538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800753e:	60bb      	str	r3, [r7, #8]
 8007540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007542:	2301      	movs	r3, #1
 8007544:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007546:	4b77      	ldr	r3, [pc, #476]	; (8007724 <HAL_RCC_OscConfig+0x474>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800754e:	2b00      	cmp	r3, #0
 8007550:	d118      	bne.n	8007584 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007552:	4b74      	ldr	r3, [pc, #464]	; (8007724 <HAL_RCC_OscConfig+0x474>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a73      	ldr	r2, [pc, #460]	; (8007724 <HAL_RCC_OscConfig+0x474>)
 8007558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800755c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800755e:	f7fe f903 	bl	8005768 <HAL_GetTick>
 8007562:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007564:	e008      	b.n	8007578 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007566:	f7fe f8ff 	bl	8005768 <HAL_GetTick>
 800756a:	4602      	mov	r2, r0
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	1ad3      	subs	r3, r2, r3
 8007570:	2b02      	cmp	r3, #2
 8007572:	d901      	bls.n	8007578 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007574:	2303      	movs	r3, #3
 8007576:	e10c      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007578:	4b6a      	ldr	r3, [pc, #424]	; (8007724 <HAL_RCC_OscConfig+0x474>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007580:	2b00      	cmp	r3, #0
 8007582:	d0f0      	beq.n	8007566 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	2b01      	cmp	r3, #1
 800758a:	d106      	bne.n	800759a <HAL_RCC_OscConfig+0x2ea>
 800758c:	4b64      	ldr	r3, [pc, #400]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 800758e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007590:	4a63      	ldr	r2, [pc, #396]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 8007592:	f043 0301 	orr.w	r3, r3, #1
 8007596:	6713      	str	r3, [r2, #112]	; 0x70
 8007598:	e01c      	b.n	80075d4 <HAL_RCC_OscConfig+0x324>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	2b05      	cmp	r3, #5
 80075a0:	d10c      	bne.n	80075bc <HAL_RCC_OscConfig+0x30c>
 80075a2:	4b5f      	ldr	r3, [pc, #380]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80075a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075a6:	4a5e      	ldr	r2, [pc, #376]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80075a8:	f043 0304 	orr.w	r3, r3, #4
 80075ac:	6713      	str	r3, [r2, #112]	; 0x70
 80075ae:	4b5c      	ldr	r3, [pc, #368]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80075b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075b2:	4a5b      	ldr	r2, [pc, #364]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80075b4:	f043 0301 	orr.w	r3, r3, #1
 80075b8:	6713      	str	r3, [r2, #112]	; 0x70
 80075ba:	e00b      	b.n	80075d4 <HAL_RCC_OscConfig+0x324>
 80075bc:	4b58      	ldr	r3, [pc, #352]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80075be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075c0:	4a57      	ldr	r2, [pc, #348]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80075c2:	f023 0301 	bic.w	r3, r3, #1
 80075c6:	6713      	str	r3, [r2, #112]	; 0x70
 80075c8:	4b55      	ldr	r3, [pc, #340]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80075ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075cc:	4a54      	ldr	r2, [pc, #336]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80075ce:	f023 0304 	bic.w	r3, r3, #4
 80075d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d015      	beq.n	8007608 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075dc:	f7fe f8c4 	bl	8005768 <HAL_GetTick>
 80075e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075e2:	e00a      	b.n	80075fa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075e4:	f7fe f8c0 	bl	8005768 <HAL_GetTick>
 80075e8:	4602      	mov	r2, r0
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d901      	bls.n	80075fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80075f6:	2303      	movs	r3, #3
 80075f8:	e0cb      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075fa:	4b49      	ldr	r3, [pc, #292]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80075fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075fe:	f003 0302 	and.w	r3, r3, #2
 8007602:	2b00      	cmp	r3, #0
 8007604:	d0ee      	beq.n	80075e4 <HAL_RCC_OscConfig+0x334>
 8007606:	e014      	b.n	8007632 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007608:	f7fe f8ae 	bl	8005768 <HAL_GetTick>
 800760c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800760e:	e00a      	b.n	8007626 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007610:	f7fe f8aa 	bl	8005768 <HAL_GetTick>
 8007614:	4602      	mov	r2, r0
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	f241 3288 	movw	r2, #5000	; 0x1388
 800761e:	4293      	cmp	r3, r2
 8007620:	d901      	bls.n	8007626 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e0b5      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007626:	4b3e      	ldr	r3, [pc, #248]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 8007628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800762a:	f003 0302 	and.w	r3, r3, #2
 800762e:	2b00      	cmp	r3, #0
 8007630:	d1ee      	bne.n	8007610 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007632:	7dfb      	ldrb	r3, [r7, #23]
 8007634:	2b01      	cmp	r3, #1
 8007636:	d105      	bne.n	8007644 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007638:	4b39      	ldr	r3, [pc, #228]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 800763a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763c:	4a38      	ldr	r2, [pc, #224]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 800763e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007642:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	699b      	ldr	r3, [r3, #24]
 8007648:	2b00      	cmp	r3, #0
 800764a:	f000 80a1 	beq.w	8007790 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800764e:	4b34      	ldr	r3, [pc, #208]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f003 030c 	and.w	r3, r3, #12
 8007656:	2b08      	cmp	r3, #8
 8007658:	d05c      	beq.n	8007714 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	699b      	ldr	r3, [r3, #24]
 800765e:	2b02      	cmp	r3, #2
 8007660:	d141      	bne.n	80076e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007662:	4b31      	ldr	r3, [pc, #196]	; (8007728 <HAL_RCC_OscConfig+0x478>)
 8007664:	2200      	movs	r2, #0
 8007666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007668:	f7fe f87e 	bl	8005768 <HAL_GetTick>
 800766c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800766e:	e008      	b.n	8007682 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007670:	f7fe f87a 	bl	8005768 <HAL_GetTick>
 8007674:	4602      	mov	r2, r0
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	1ad3      	subs	r3, r2, r3
 800767a:	2b02      	cmp	r3, #2
 800767c:	d901      	bls.n	8007682 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800767e:	2303      	movs	r3, #3
 8007680:	e087      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007682:	4b27      	ldr	r3, [pc, #156]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800768a:	2b00      	cmp	r3, #0
 800768c:	d1f0      	bne.n	8007670 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	69da      	ldr	r2, [r3, #28]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a1b      	ldr	r3, [r3, #32]
 8007696:	431a      	orrs	r2, r3
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800769c:	019b      	lsls	r3, r3, #6
 800769e:	431a      	orrs	r2, r3
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076a4:	085b      	lsrs	r3, r3, #1
 80076a6:	3b01      	subs	r3, #1
 80076a8:	041b      	lsls	r3, r3, #16
 80076aa:	431a      	orrs	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076b0:	061b      	lsls	r3, r3, #24
 80076b2:	491b      	ldr	r1, [pc, #108]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80076b4:	4313      	orrs	r3, r2
 80076b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076b8:	4b1b      	ldr	r3, [pc, #108]	; (8007728 <HAL_RCC_OscConfig+0x478>)
 80076ba:	2201      	movs	r2, #1
 80076bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076be:	f7fe f853 	bl	8005768 <HAL_GetTick>
 80076c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076c4:	e008      	b.n	80076d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076c6:	f7fe f84f 	bl	8005768 <HAL_GetTick>
 80076ca:	4602      	mov	r2, r0
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	1ad3      	subs	r3, r2, r3
 80076d0:	2b02      	cmp	r3, #2
 80076d2:	d901      	bls.n	80076d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80076d4:	2303      	movs	r3, #3
 80076d6:	e05c      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076d8:	4b11      	ldr	r3, [pc, #68]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d0f0      	beq.n	80076c6 <HAL_RCC_OscConfig+0x416>
 80076e4:	e054      	b.n	8007790 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076e6:	4b10      	ldr	r3, [pc, #64]	; (8007728 <HAL_RCC_OscConfig+0x478>)
 80076e8:	2200      	movs	r2, #0
 80076ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076ec:	f7fe f83c 	bl	8005768 <HAL_GetTick>
 80076f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076f2:	e008      	b.n	8007706 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076f4:	f7fe f838 	bl	8005768 <HAL_GetTick>
 80076f8:	4602      	mov	r2, r0
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	2b02      	cmp	r3, #2
 8007700:	d901      	bls.n	8007706 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007702:	2303      	movs	r3, #3
 8007704:	e045      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007706:	4b06      	ldr	r3, [pc, #24]	; (8007720 <HAL_RCC_OscConfig+0x470>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d1f0      	bne.n	80076f4 <HAL_RCC_OscConfig+0x444>
 8007712:	e03d      	b.n	8007790 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	699b      	ldr	r3, [r3, #24]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d107      	bne.n	800772c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e038      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
 8007720:	40023800 	.word	0x40023800
 8007724:	40007000 	.word	0x40007000
 8007728:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800772c:	4b1b      	ldr	r3, [pc, #108]	; (800779c <HAL_RCC_OscConfig+0x4ec>)
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	699b      	ldr	r3, [r3, #24]
 8007736:	2b01      	cmp	r3, #1
 8007738:	d028      	beq.n	800778c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007744:	429a      	cmp	r2, r3
 8007746:	d121      	bne.n	800778c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007752:	429a      	cmp	r2, r3
 8007754:	d11a      	bne.n	800778c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007756:	68fa      	ldr	r2, [r7, #12]
 8007758:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800775c:	4013      	ands	r3, r2
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007762:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007764:	4293      	cmp	r3, r2
 8007766:	d111      	bne.n	800778c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007772:	085b      	lsrs	r3, r3, #1
 8007774:	3b01      	subs	r3, #1
 8007776:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007778:	429a      	cmp	r2, r3
 800777a:	d107      	bne.n	800778c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007786:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007788:	429a      	cmp	r2, r3
 800778a:	d001      	beq.n	8007790 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e000      	b.n	8007792 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	3718      	adds	r7, #24
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}
 800779a:	bf00      	nop
 800779c:	40023800 	.word	0x40023800

080077a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d101      	bne.n	80077b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	e0cc      	b.n	800794e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077b4:	4b68      	ldr	r3, [pc, #416]	; (8007958 <HAL_RCC_ClockConfig+0x1b8>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0307 	and.w	r3, r3, #7
 80077bc:	683a      	ldr	r2, [r7, #0]
 80077be:	429a      	cmp	r2, r3
 80077c0:	d90c      	bls.n	80077dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077c2:	4b65      	ldr	r3, [pc, #404]	; (8007958 <HAL_RCC_ClockConfig+0x1b8>)
 80077c4:	683a      	ldr	r2, [r7, #0]
 80077c6:	b2d2      	uxtb	r2, r2
 80077c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077ca:	4b63      	ldr	r3, [pc, #396]	; (8007958 <HAL_RCC_ClockConfig+0x1b8>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 0307 	and.w	r3, r3, #7
 80077d2:	683a      	ldr	r2, [r7, #0]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d001      	beq.n	80077dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80077d8:	2301      	movs	r3, #1
 80077da:	e0b8      	b.n	800794e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0302 	and.w	r3, r3, #2
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d020      	beq.n	800782a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0304 	and.w	r3, r3, #4
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d005      	beq.n	8007800 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077f4:	4b59      	ldr	r3, [pc, #356]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 80077f6:	689b      	ldr	r3, [r3, #8]
 80077f8:	4a58      	ldr	r2, [pc, #352]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 80077fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80077fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f003 0308 	and.w	r3, r3, #8
 8007808:	2b00      	cmp	r3, #0
 800780a:	d005      	beq.n	8007818 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800780c:	4b53      	ldr	r3, [pc, #332]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	4a52      	ldr	r2, [pc, #328]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 8007812:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007816:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007818:	4b50      	ldr	r3, [pc, #320]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	494d      	ldr	r1, [pc, #308]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 8007826:	4313      	orrs	r3, r2
 8007828:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	2b00      	cmp	r3, #0
 8007834:	d044      	beq.n	80078c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	2b01      	cmp	r3, #1
 800783c:	d107      	bne.n	800784e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800783e:	4b47      	ldr	r3, [pc, #284]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007846:	2b00      	cmp	r3, #0
 8007848:	d119      	bne.n	800787e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e07f      	b.n	800794e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	2b02      	cmp	r3, #2
 8007854:	d003      	beq.n	800785e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800785a:	2b03      	cmp	r3, #3
 800785c:	d107      	bne.n	800786e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800785e:	4b3f      	ldr	r3, [pc, #252]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007866:	2b00      	cmp	r3, #0
 8007868:	d109      	bne.n	800787e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e06f      	b.n	800794e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800786e:	4b3b      	ldr	r3, [pc, #236]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f003 0302 	and.w	r3, r3, #2
 8007876:	2b00      	cmp	r3, #0
 8007878:	d101      	bne.n	800787e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e067      	b.n	800794e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800787e:	4b37      	ldr	r3, [pc, #220]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	f023 0203 	bic.w	r2, r3, #3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	4934      	ldr	r1, [pc, #208]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 800788c:	4313      	orrs	r3, r2
 800788e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007890:	f7fd ff6a 	bl	8005768 <HAL_GetTick>
 8007894:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007896:	e00a      	b.n	80078ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007898:	f7fd ff66 	bl	8005768 <HAL_GetTick>
 800789c:	4602      	mov	r2, r0
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	1ad3      	subs	r3, r2, r3
 80078a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d901      	bls.n	80078ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e04f      	b.n	800794e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078ae:	4b2b      	ldr	r3, [pc, #172]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	f003 020c 	and.w	r2, r3, #12
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	429a      	cmp	r2, r3
 80078be:	d1eb      	bne.n	8007898 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078c0:	4b25      	ldr	r3, [pc, #148]	; (8007958 <HAL_RCC_ClockConfig+0x1b8>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f003 0307 	and.w	r3, r3, #7
 80078c8:	683a      	ldr	r2, [r7, #0]
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d20c      	bcs.n	80078e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078ce:	4b22      	ldr	r3, [pc, #136]	; (8007958 <HAL_RCC_ClockConfig+0x1b8>)
 80078d0:	683a      	ldr	r2, [r7, #0]
 80078d2:	b2d2      	uxtb	r2, r2
 80078d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078d6:	4b20      	ldr	r3, [pc, #128]	; (8007958 <HAL_RCC_ClockConfig+0x1b8>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 0307 	and.w	r3, r3, #7
 80078de:	683a      	ldr	r2, [r7, #0]
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d001      	beq.n	80078e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e032      	b.n	800794e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0304 	and.w	r3, r3, #4
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d008      	beq.n	8007906 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078f4:	4b19      	ldr	r3, [pc, #100]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	4916      	ldr	r1, [pc, #88]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 8007902:	4313      	orrs	r3, r2
 8007904:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f003 0308 	and.w	r3, r3, #8
 800790e:	2b00      	cmp	r3, #0
 8007910:	d009      	beq.n	8007926 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007912:	4b12      	ldr	r3, [pc, #72]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	00db      	lsls	r3, r3, #3
 8007920:	490e      	ldr	r1, [pc, #56]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 8007922:	4313      	orrs	r3, r2
 8007924:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007926:	f000 f821 	bl	800796c <HAL_RCC_GetSysClockFreq>
 800792a:	4602      	mov	r2, r0
 800792c:	4b0b      	ldr	r3, [pc, #44]	; (800795c <HAL_RCC_ClockConfig+0x1bc>)
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	091b      	lsrs	r3, r3, #4
 8007932:	f003 030f 	and.w	r3, r3, #15
 8007936:	490a      	ldr	r1, [pc, #40]	; (8007960 <HAL_RCC_ClockConfig+0x1c0>)
 8007938:	5ccb      	ldrb	r3, [r1, r3]
 800793a:	fa22 f303 	lsr.w	r3, r2, r3
 800793e:	4a09      	ldr	r2, [pc, #36]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 8007940:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007942:	4b09      	ldr	r3, [pc, #36]	; (8007968 <HAL_RCC_ClockConfig+0x1c8>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4618      	mov	r0, r3
 8007948:	f7fd fdd0 	bl	80054ec <HAL_InitTick>

  return HAL_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	40023c00 	.word	0x40023c00
 800795c:	40023800 	.word	0x40023800
 8007960:	0800e6d0 	.word	0x0800e6d0
 8007964:	20000140 	.word	0x20000140
 8007968:	20000144 	.word	0x20000144

0800796c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800796c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007970:	b090      	sub	sp, #64	; 0x40
 8007972:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007974:	2300      	movs	r3, #0
 8007976:	637b      	str	r3, [r7, #52]	; 0x34
 8007978:	2300      	movs	r3, #0
 800797a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800797c:	2300      	movs	r3, #0
 800797e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007980:	2300      	movs	r3, #0
 8007982:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007984:	4b59      	ldr	r3, [pc, #356]	; (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	f003 030c 	and.w	r3, r3, #12
 800798c:	2b08      	cmp	r3, #8
 800798e:	d00d      	beq.n	80079ac <HAL_RCC_GetSysClockFreq+0x40>
 8007990:	2b08      	cmp	r3, #8
 8007992:	f200 80a1 	bhi.w	8007ad8 <HAL_RCC_GetSysClockFreq+0x16c>
 8007996:	2b00      	cmp	r3, #0
 8007998:	d002      	beq.n	80079a0 <HAL_RCC_GetSysClockFreq+0x34>
 800799a:	2b04      	cmp	r3, #4
 800799c:	d003      	beq.n	80079a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800799e:	e09b      	b.n	8007ad8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80079a0:	4b53      	ldr	r3, [pc, #332]	; (8007af0 <HAL_RCC_GetSysClockFreq+0x184>)
 80079a2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80079a4:	e09b      	b.n	8007ade <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80079a6:	4b53      	ldr	r3, [pc, #332]	; (8007af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80079a8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80079aa:	e098      	b.n	8007ade <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079ac:	4b4f      	ldr	r3, [pc, #316]	; (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80079b4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80079b6:	4b4d      	ldr	r3, [pc, #308]	; (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d028      	beq.n	8007a14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079c2:	4b4a      	ldr	r3, [pc, #296]	; (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	099b      	lsrs	r3, r3, #6
 80079c8:	2200      	movs	r2, #0
 80079ca:	623b      	str	r3, [r7, #32]
 80079cc:	627a      	str	r2, [r7, #36]	; 0x24
 80079ce:	6a3b      	ldr	r3, [r7, #32]
 80079d0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80079d4:	2100      	movs	r1, #0
 80079d6:	4b47      	ldr	r3, [pc, #284]	; (8007af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80079d8:	fb03 f201 	mul.w	r2, r3, r1
 80079dc:	2300      	movs	r3, #0
 80079de:	fb00 f303 	mul.w	r3, r0, r3
 80079e2:	4413      	add	r3, r2
 80079e4:	4a43      	ldr	r2, [pc, #268]	; (8007af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80079e6:	fba0 1202 	umull	r1, r2, r0, r2
 80079ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80079ec:	460a      	mov	r2, r1
 80079ee:	62ba      	str	r2, [r7, #40]	; 0x28
 80079f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079f2:	4413      	add	r3, r2
 80079f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079f8:	2200      	movs	r2, #0
 80079fa:	61bb      	str	r3, [r7, #24]
 80079fc:	61fa      	str	r2, [r7, #28]
 80079fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007a06:	f7f9 f8f9 	bl	8000bfc <__aeabi_uldivmod>
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	4613      	mov	r3, r2
 8007a10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a12:	e053      	b.n	8007abc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a14:	4b35      	ldr	r3, [pc, #212]	; (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	099b      	lsrs	r3, r3, #6
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	613b      	str	r3, [r7, #16]
 8007a1e:	617a      	str	r2, [r7, #20]
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007a26:	f04f 0b00 	mov.w	fp, #0
 8007a2a:	4652      	mov	r2, sl
 8007a2c:	465b      	mov	r3, fp
 8007a2e:	f04f 0000 	mov.w	r0, #0
 8007a32:	f04f 0100 	mov.w	r1, #0
 8007a36:	0159      	lsls	r1, r3, #5
 8007a38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a3c:	0150      	lsls	r0, r2, #5
 8007a3e:	4602      	mov	r2, r0
 8007a40:	460b      	mov	r3, r1
 8007a42:	ebb2 080a 	subs.w	r8, r2, sl
 8007a46:	eb63 090b 	sbc.w	r9, r3, fp
 8007a4a:	f04f 0200 	mov.w	r2, #0
 8007a4e:	f04f 0300 	mov.w	r3, #0
 8007a52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007a56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007a5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007a5e:	ebb2 0408 	subs.w	r4, r2, r8
 8007a62:	eb63 0509 	sbc.w	r5, r3, r9
 8007a66:	f04f 0200 	mov.w	r2, #0
 8007a6a:	f04f 0300 	mov.w	r3, #0
 8007a6e:	00eb      	lsls	r3, r5, #3
 8007a70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a74:	00e2      	lsls	r2, r4, #3
 8007a76:	4614      	mov	r4, r2
 8007a78:	461d      	mov	r5, r3
 8007a7a:	eb14 030a 	adds.w	r3, r4, sl
 8007a7e:	603b      	str	r3, [r7, #0]
 8007a80:	eb45 030b 	adc.w	r3, r5, fp
 8007a84:	607b      	str	r3, [r7, #4]
 8007a86:	f04f 0200 	mov.w	r2, #0
 8007a8a:	f04f 0300 	mov.w	r3, #0
 8007a8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a92:	4629      	mov	r1, r5
 8007a94:	028b      	lsls	r3, r1, #10
 8007a96:	4621      	mov	r1, r4
 8007a98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a9c:	4621      	mov	r1, r4
 8007a9e:	028a      	lsls	r2, r1, #10
 8007aa0:	4610      	mov	r0, r2
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	60bb      	str	r3, [r7, #8]
 8007aaa:	60fa      	str	r2, [r7, #12]
 8007aac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ab0:	f7f9 f8a4 	bl	8000bfc <__aeabi_uldivmod>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	460b      	mov	r3, r1
 8007ab8:	4613      	mov	r3, r2
 8007aba:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007abc:	4b0b      	ldr	r3, [pc, #44]	; (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	0c1b      	lsrs	r3, r3, #16
 8007ac2:	f003 0303 	and.w	r3, r3, #3
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	005b      	lsls	r3, r3, #1
 8007aca:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8007acc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ad4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007ad6:	e002      	b.n	8007ade <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007ad8:	4b05      	ldr	r3, [pc, #20]	; (8007af0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007ada:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007adc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3740      	adds	r7, #64	; 0x40
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007aea:	bf00      	nop
 8007aec:	40023800 	.word	0x40023800
 8007af0:	00f42400 	.word	0x00f42400
 8007af4:	017d7840 	.word	0x017d7840

08007af8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007af8:	b480      	push	{r7}
 8007afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007afc:	4b03      	ldr	r3, [pc, #12]	; (8007b0c <HAL_RCC_GetHCLKFreq+0x14>)
 8007afe:	681b      	ldr	r3, [r3, #0]
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr
 8007b0a:	bf00      	nop
 8007b0c:	20000140 	.word	0x20000140

08007b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007b14:	f7ff fff0 	bl	8007af8 <HAL_RCC_GetHCLKFreq>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	4b05      	ldr	r3, [pc, #20]	; (8007b30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	0a9b      	lsrs	r3, r3, #10
 8007b20:	f003 0307 	and.w	r3, r3, #7
 8007b24:	4903      	ldr	r1, [pc, #12]	; (8007b34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b26:	5ccb      	ldrb	r3, [r1, r3]
 8007b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	40023800 	.word	0x40023800
 8007b34:	0800e6e0 	.word	0x0800e6e0

08007b38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007b3c:	f7ff ffdc 	bl	8007af8 <HAL_RCC_GetHCLKFreq>
 8007b40:	4602      	mov	r2, r0
 8007b42:	4b05      	ldr	r3, [pc, #20]	; (8007b58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	0b5b      	lsrs	r3, r3, #13
 8007b48:	f003 0307 	and.w	r3, r3, #7
 8007b4c:	4903      	ldr	r1, [pc, #12]	; (8007b5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b4e:	5ccb      	ldrb	r3, [r1, r3]
 8007b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	bd80      	pop	{r7, pc}
 8007b58:	40023800 	.word	0x40023800
 8007b5c:	0800e6e0 	.word	0x0800e6e0

08007b60 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b083      	sub	sp, #12
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	220f      	movs	r2, #15
 8007b6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007b70:	4b12      	ldr	r3, [pc, #72]	; (8007bbc <HAL_RCC_GetClockConfig+0x5c>)
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	f003 0203 	and.w	r2, r3, #3
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007b7c:	4b0f      	ldr	r3, [pc, #60]	; (8007bbc <HAL_RCC_GetClockConfig+0x5c>)
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007b88:	4b0c      	ldr	r3, [pc, #48]	; (8007bbc <HAL_RCC_GetClockConfig+0x5c>)
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007b94:	4b09      	ldr	r3, [pc, #36]	; (8007bbc <HAL_RCC_GetClockConfig+0x5c>)
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	08db      	lsrs	r3, r3, #3
 8007b9a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007ba2:	4b07      	ldr	r3, [pc, #28]	; (8007bc0 <HAL_RCC_GetClockConfig+0x60>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0207 	and.w	r2, r3, #7
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	601a      	str	r2, [r3, #0]
}
 8007bae:	bf00      	nop
 8007bb0:	370c      	adds	r7, #12
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop
 8007bbc:	40023800 	.word	0x40023800
 8007bc0:	40023c00 	.word	0x40023c00

08007bc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b082      	sub	sp, #8
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d101      	bne.n	8007bd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e041      	b.n	8007c5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d106      	bne.n	8007bf0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f7fd fad4 	bl	8005198 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2202      	movs	r2, #2
 8007bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	3304      	adds	r3, #4
 8007c00:	4619      	mov	r1, r3
 8007c02:	4610      	mov	r0, r2
 8007c04:	f001 f91c 	bl	8008e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2201      	movs	r2, #1
 8007c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2201      	movs	r2, #1
 8007c24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2201      	movs	r2, #1
 8007c34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3708      	adds	r7, #8
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
	...

08007c64 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b085      	sub	sp, #20
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	2b01      	cmp	r3, #1
 8007c76:	d001      	beq.n	8007c7c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e046      	b.n	8007d0a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2202      	movs	r2, #2
 8007c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a23      	ldr	r2, [pc, #140]	; (8007d18 <HAL_TIM_Base_Start+0xb4>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d022      	beq.n	8007cd4 <HAL_TIM_Base_Start+0x70>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c96:	d01d      	beq.n	8007cd4 <HAL_TIM_Base_Start+0x70>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a1f      	ldr	r2, [pc, #124]	; (8007d1c <HAL_TIM_Base_Start+0xb8>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d018      	beq.n	8007cd4 <HAL_TIM_Base_Start+0x70>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a1e      	ldr	r2, [pc, #120]	; (8007d20 <HAL_TIM_Base_Start+0xbc>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d013      	beq.n	8007cd4 <HAL_TIM_Base_Start+0x70>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a1c      	ldr	r2, [pc, #112]	; (8007d24 <HAL_TIM_Base_Start+0xc0>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d00e      	beq.n	8007cd4 <HAL_TIM_Base_Start+0x70>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a1b      	ldr	r2, [pc, #108]	; (8007d28 <HAL_TIM_Base_Start+0xc4>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d009      	beq.n	8007cd4 <HAL_TIM_Base_Start+0x70>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a19      	ldr	r2, [pc, #100]	; (8007d2c <HAL_TIM_Base_Start+0xc8>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d004      	beq.n	8007cd4 <HAL_TIM_Base_Start+0x70>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a18      	ldr	r2, [pc, #96]	; (8007d30 <HAL_TIM_Base_Start+0xcc>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d111      	bne.n	8007cf8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	f003 0307 	and.w	r3, r3, #7
 8007cde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2b06      	cmp	r3, #6
 8007ce4:	d010      	beq.n	8007d08 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f042 0201 	orr.w	r2, r2, #1
 8007cf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cf6:	e007      	b.n	8007d08 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f042 0201 	orr.w	r2, r2, #1
 8007d06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d08:	2300      	movs	r3, #0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3714      	adds	r7, #20
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr
 8007d16:	bf00      	nop
 8007d18:	40010000 	.word	0x40010000
 8007d1c:	40000400 	.word	0x40000400
 8007d20:	40000800 	.word	0x40000800
 8007d24:	40000c00 	.word	0x40000c00
 8007d28:	40010400 	.word	0x40010400
 8007d2c:	40014000 	.word	0x40014000
 8007d30:	40001800 	.word	0x40001800

08007d34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d001      	beq.n	8007d4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e04e      	b.n	8007dea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2202      	movs	r2, #2
 8007d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68da      	ldr	r2, [r3, #12]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f042 0201 	orr.w	r2, r2, #1
 8007d62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a23      	ldr	r2, [pc, #140]	; (8007df8 <HAL_TIM_Base_Start_IT+0xc4>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d022      	beq.n	8007db4 <HAL_TIM_Base_Start_IT+0x80>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d76:	d01d      	beq.n	8007db4 <HAL_TIM_Base_Start_IT+0x80>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a1f      	ldr	r2, [pc, #124]	; (8007dfc <HAL_TIM_Base_Start_IT+0xc8>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d018      	beq.n	8007db4 <HAL_TIM_Base_Start_IT+0x80>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a1e      	ldr	r2, [pc, #120]	; (8007e00 <HAL_TIM_Base_Start_IT+0xcc>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d013      	beq.n	8007db4 <HAL_TIM_Base_Start_IT+0x80>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a1c      	ldr	r2, [pc, #112]	; (8007e04 <HAL_TIM_Base_Start_IT+0xd0>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d00e      	beq.n	8007db4 <HAL_TIM_Base_Start_IT+0x80>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a1b      	ldr	r2, [pc, #108]	; (8007e08 <HAL_TIM_Base_Start_IT+0xd4>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d009      	beq.n	8007db4 <HAL_TIM_Base_Start_IT+0x80>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a19      	ldr	r2, [pc, #100]	; (8007e0c <HAL_TIM_Base_Start_IT+0xd8>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d004      	beq.n	8007db4 <HAL_TIM_Base_Start_IT+0x80>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a18      	ldr	r2, [pc, #96]	; (8007e10 <HAL_TIM_Base_Start_IT+0xdc>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d111      	bne.n	8007dd8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	f003 0307 	and.w	r3, r3, #7
 8007dbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2b06      	cmp	r3, #6
 8007dc4:	d010      	beq.n	8007de8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681a      	ldr	r2, [r3, #0]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f042 0201 	orr.w	r2, r2, #1
 8007dd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dd6:	e007      	b.n	8007de8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f042 0201 	orr.w	r2, r2, #1
 8007de6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3714      	adds	r7, #20
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop
 8007df8:	40010000 	.word	0x40010000
 8007dfc:	40000400 	.word	0x40000400
 8007e00:	40000800 	.word	0x40000800
 8007e04:	40000c00 	.word	0x40000c00
 8007e08:	40010400 	.word	0x40010400
 8007e0c:	40014000 	.word	0x40014000
 8007e10:	40001800 	.word	0x40001800

08007e14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b082      	sub	sp, #8
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d101      	bne.n	8007e26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	e041      	b.n	8007eaa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d106      	bne.n	8007e40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 f839 	bl	8007eb2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2202      	movs	r2, #2
 8007e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	3304      	adds	r3, #4
 8007e50:	4619      	mov	r1, r3
 8007e52:	4610      	mov	r0, r2
 8007e54:	f000 fff4 	bl	8008e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ea8:	2300      	movs	r3, #0
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3708      	adds	r7, #8
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}

08007eb2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007eb2:	b480      	push	{r7}
 8007eb4:	b083      	sub	sp, #12
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007eba:	bf00      	nop
 8007ebc:	370c      	adds	r7, #12
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr
	...

08007ec8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d109      	bne.n	8007eec <HAL_TIM_PWM_Start+0x24>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	bf14      	ite	ne
 8007ee4:	2301      	movne	r3, #1
 8007ee6:	2300      	moveq	r3, #0
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	e022      	b.n	8007f32 <HAL_TIM_PWM_Start+0x6a>
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	2b04      	cmp	r3, #4
 8007ef0:	d109      	bne.n	8007f06 <HAL_TIM_PWM_Start+0x3e>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	bf14      	ite	ne
 8007efe:	2301      	movne	r3, #1
 8007f00:	2300      	moveq	r3, #0
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	e015      	b.n	8007f32 <HAL_TIM_PWM_Start+0x6a>
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	2b08      	cmp	r3, #8
 8007f0a:	d109      	bne.n	8007f20 <HAL_TIM_PWM_Start+0x58>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	bf14      	ite	ne
 8007f18:	2301      	movne	r3, #1
 8007f1a:	2300      	moveq	r3, #0
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	e008      	b.n	8007f32 <HAL_TIM_PWM_Start+0x6a>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	bf14      	ite	ne
 8007f2c:	2301      	movne	r3, #1
 8007f2e:	2300      	moveq	r3, #0
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d001      	beq.n	8007f3a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007f36:	2301      	movs	r3, #1
 8007f38:	e07c      	b.n	8008034 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d104      	bne.n	8007f4a <HAL_TIM_PWM_Start+0x82>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2202      	movs	r2, #2
 8007f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f48:	e013      	b.n	8007f72 <HAL_TIM_PWM_Start+0xaa>
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	2b04      	cmp	r3, #4
 8007f4e:	d104      	bne.n	8007f5a <HAL_TIM_PWM_Start+0x92>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2202      	movs	r2, #2
 8007f54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f58:	e00b      	b.n	8007f72 <HAL_TIM_PWM_Start+0xaa>
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	2b08      	cmp	r3, #8
 8007f5e:	d104      	bne.n	8007f6a <HAL_TIM_PWM_Start+0xa2>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2202      	movs	r2, #2
 8007f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f68:	e003      	b.n	8007f72 <HAL_TIM_PWM_Start+0xaa>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2202      	movs	r2, #2
 8007f6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	2201      	movs	r2, #1
 8007f78:	6839      	ldr	r1, [r7, #0]
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f001 fb74 	bl	8009668 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a2d      	ldr	r2, [pc, #180]	; (800803c <HAL_TIM_PWM_Start+0x174>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d004      	beq.n	8007f94 <HAL_TIM_PWM_Start+0xcc>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a2c      	ldr	r2, [pc, #176]	; (8008040 <HAL_TIM_PWM_Start+0x178>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d101      	bne.n	8007f98 <HAL_TIM_PWM_Start+0xd0>
 8007f94:	2301      	movs	r3, #1
 8007f96:	e000      	b.n	8007f9a <HAL_TIM_PWM_Start+0xd2>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d007      	beq.n	8007fae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007fac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a22      	ldr	r2, [pc, #136]	; (800803c <HAL_TIM_PWM_Start+0x174>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d022      	beq.n	8007ffe <HAL_TIM_PWM_Start+0x136>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fc0:	d01d      	beq.n	8007ffe <HAL_TIM_PWM_Start+0x136>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a1f      	ldr	r2, [pc, #124]	; (8008044 <HAL_TIM_PWM_Start+0x17c>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d018      	beq.n	8007ffe <HAL_TIM_PWM_Start+0x136>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a1d      	ldr	r2, [pc, #116]	; (8008048 <HAL_TIM_PWM_Start+0x180>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d013      	beq.n	8007ffe <HAL_TIM_PWM_Start+0x136>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a1c      	ldr	r2, [pc, #112]	; (800804c <HAL_TIM_PWM_Start+0x184>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d00e      	beq.n	8007ffe <HAL_TIM_PWM_Start+0x136>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a16      	ldr	r2, [pc, #88]	; (8008040 <HAL_TIM_PWM_Start+0x178>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d009      	beq.n	8007ffe <HAL_TIM_PWM_Start+0x136>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a18      	ldr	r2, [pc, #96]	; (8008050 <HAL_TIM_PWM_Start+0x188>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d004      	beq.n	8007ffe <HAL_TIM_PWM_Start+0x136>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a16      	ldr	r2, [pc, #88]	; (8008054 <HAL_TIM_PWM_Start+0x18c>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d111      	bne.n	8008022 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	f003 0307 	and.w	r3, r3, #7
 8008008:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2b06      	cmp	r3, #6
 800800e:	d010      	beq.n	8008032 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f042 0201 	orr.w	r2, r2, #1
 800801e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008020:	e007      	b.n	8008032 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f042 0201 	orr.w	r2, r2, #1
 8008030:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008032:	2300      	movs	r3, #0
}
 8008034:	4618      	mov	r0, r3
 8008036:	3710      	adds	r7, #16
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	40010000 	.word	0x40010000
 8008040:	40010400 	.word	0x40010400
 8008044:	40000400 	.word	0x40000400
 8008048:	40000800 	.word	0x40000800
 800804c:	40000c00 	.word	0x40000c00
 8008050:	40014000 	.word	0x40014000
 8008054:	40001800 	.word	0x40001800

08008058 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d101      	bne.n	800806a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	e041      	b.n	80080ee <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008070:	b2db      	uxtb	r3, r3
 8008072:	2b00      	cmp	r3, #0
 8008074:	d106      	bne.n	8008084 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 f839 	bl	80080f6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2202      	movs	r2, #2
 8008088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	3304      	adds	r3, #4
 8008094:	4619      	mov	r1, r3
 8008096:	4610      	mov	r0, r2
 8008098:	f000 fed2 	bl	8008e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2201      	movs	r2, #1
 80080d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2201      	movs	r2, #1
 80080d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2201      	movs	r2, #1
 80080e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2201      	movs	r2, #1
 80080e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80080ec:	2300      	movs	r3, #0
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3708      	adds	r7, #8
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80080f6:	b480      	push	{r7}
 80080f8:	b083      	sub	sp, #12
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80080fe:	bf00      	nop
 8008100:	370c      	adds	r7, #12
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr
	...

0800810c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008116:	2300      	movs	r3, #0
 8008118:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d104      	bne.n	800812a <HAL_TIM_IC_Start_IT+0x1e>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008126:	b2db      	uxtb	r3, r3
 8008128:	e013      	b.n	8008152 <HAL_TIM_IC_Start_IT+0x46>
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	2b04      	cmp	r3, #4
 800812e:	d104      	bne.n	800813a <HAL_TIM_IC_Start_IT+0x2e>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008136:	b2db      	uxtb	r3, r3
 8008138:	e00b      	b.n	8008152 <HAL_TIM_IC_Start_IT+0x46>
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	2b08      	cmp	r3, #8
 800813e:	d104      	bne.n	800814a <HAL_TIM_IC_Start_IT+0x3e>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008146:	b2db      	uxtb	r3, r3
 8008148:	e003      	b.n	8008152 <HAL_TIM_IC_Start_IT+0x46>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008150:	b2db      	uxtb	r3, r3
 8008152:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d104      	bne.n	8008164 <HAL_TIM_IC_Start_IT+0x58>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008160:	b2db      	uxtb	r3, r3
 8008162:	e013      	b.n	800818c <HAL_TIM_IC_Start_IT+0x80>
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	2b04      	cmp	r3, #4
 8008168:	d104      	bne.n	8008174 <HAL_TIM_IC_Start_IT+0x68>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008170:	b2db      	uxtb	r3, r3
 8008172:	e00b      	b.n	800818c <HAL_TIM_IC_Start_IT+0x80>
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	2b08      	cmp	r3, #8
 8008178:	d104      	bne.n	8008184 <HAL_TIM_IC_Start_IT+0x78>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008180:	b2db      	uxtb	r3, r3
 8008182:	e003      	b.n	800818c <HAL_TIM_IC_Start_IT+0x80>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800818a:	b2db      	uxtb	r3, r3
 800818c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800818e:	7bbb      	ldrb	r3, [r7, #14]
 8008190:	2b01      	cmp	r3, #1
 8008192:	d102      	bne.n	800819a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008194:	7b7b      	ldrb	r3, [r7, #13]
 8008196:	2b01      	cmp	r3, #1
 8008198:	d001      	beq.n	800819e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	e0cc      	b.n	8008338 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d104      	bne.n	80081ae <HAL_TIM_IC_Start_IT+0xa2>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2202      	movs	r2, #2
 80081a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081ac:	e013      	b.n	80081d6 <HAL_TIM_IC_Start_IT+0xca>
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	2b04      	cmp	r3, #4
 80081b2:	d104      	bne.n	80081be <HAL_TIM_IC_Start_IT+0xb2>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2202      	movs	r2, #2
 80081b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081bc:	e00b      	b.n	80081d6 <HAL_TIM_IC_Start_IT+0xca>
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	2b08      	cmp	r3, #8
 80081c2:	d104      	bne.n	80081ce <HAL_TIM_IC_Start_IT+0xc2>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2202      	movs	r2, #2
 80081c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081cc:	e003      	b.n	80081d6 <HAL_TIM_IC_Start_IT+0xca>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2202      	movs	r2, #2
 80081d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d104      	bne.n	80081e6 <HAL_TIM_IC_Start_IT+0xda>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2202      	movs	r2, #2
 80081e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081e4:	e013      	b.n	800820e <HAL_TIM_IC_Start_IT+0x102>
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	2b04      	cmp	r3, #4
 80081ea:	d104      	bne.n	80081f6 <HAL_TIM_IC_Start_IT+0xea>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2202      	movs	r2, #2
 80081f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80081f4:	e00b      	b.n	800820e <HAL_TIM_IC_Start_IT+0x102>
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	2b08      	cmp	r3, #8
 80081fa:	d104      	bne.n	8008206 <HAL_TIM_IC_Start_IT+0xfa>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2202      	movs	r2, #2
 8008200:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008204:	e003      	b.n	800820e <HAL_TIM_IC_Start_IT+0x102>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2202      	movs	r2, #2
 800820a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	2b0c      	cmp	r3, #12
 8008212:	d841      	bhi.n	8008298 <HAL_TIM_IC_Start_IT+0x18c>
 8008214:	a201      	add	r2, pc, #4	; (adr r2, 800821c <HAL_TIM_IC_Start_IT+0x110>)
 8008216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800821a:	bf00      	nop
 800821c:	08008251 	.word	0x08008251
 8008220:	08008299 	.word	0x08008299
 8008224:	08008299 	.word	0x08008299
 8008228:	08008299 	.word	0x08008299
 800822c:	08008263 	.word	0x08008263
 8008230:	08008299 	.word	0x08008299
 8008234:	08008299 	.word	0x08008299
 8008238:	08008299 	.word	0x08008299
 800823c:	08008275 	.word	0x08008275
 8008240:	08008299 	.word	0x08008299
 8008244:	08008299 	.word	0x08008299
 8008248:	08008299 	.word	0x08008299
 800824c:	08008287 	.word	0x08008287
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	68da      	ldr	r2, [r3, #12]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f042 0202 	orr.w	r2, r2, #2
 800825e:	60da      	str	r2, [r3, #12]
      break;
 8008260:	e01d      	b.n	800829e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	68da      	ldr	r2, [r3, #12]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f042 0204 	orr.w	r2, r2, #4
 8008270:	60da      	str	r2, [r3, #12]
      break;
 8008272:	e014      	b.n	800829e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68da      	ldr	r2, [r3, #12]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0208 	orr.w	r2, r2, #8
 8008282:	60da      	str	r2, [r3, #12]
      break;
 8008284:	e00b      	b.n	800829e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	68da      	ldr	r2, [r3, #12]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f042 0210 	orr.w	r2, r2, #16
 8008294:	60da      	str	r2, [r3, #12]
      break;
 8008296:	e002      	b.n	800829e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	73fb      	strb	r3, [r7, #15]
      break;
 800829c:	bf00      	nop
  }

  if (status == HAL_OK)
 800829e:	7bfb      	ldrb	r3, [r7, #15]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d148      	bne.n	8008336 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2201      	movs	r2, #1
 80082aa:	6839      	ldr	r1, [r7, #0]
 80082ac:	4618      	mov	r0, r3
 80082ae:	f001 f9db 	bl	8009668 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a22      	ldr	r2, [pc, #136]	; (8008340 <HAL_TIM_IC_Start_IT+0x234>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d022      	beq.n	8008302 <HAL_TIM_IC_Start_IT+0x1f6>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082c4:	d01d      	beq.n	8008302 <HAL_TIM_IC_Start_IT+0x1f6>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a1e      	ldr	r2, [pc, #120]	; (8008344 <HAL_TIM_IC_Start_IT+0x238>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d018      	beq.n	8008302 <HAL_TIM_IC_Start_IT+0x1f6>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a1c      	ldr	r2, [pc, #112]	; (8008348 <HAL_TIM_IC_Start_IT+0x23c>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d013      	beq.n	8008302 <HAL_TIM_IC_Start_IT+0x1f6>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a1b      	ldr	r2, [pc, #108]	; (800834c <HAL_TIM_IC_Start_IT+0x240>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d00e      	beq.n	8008302 <HAL_TIM_IC_Start_IT+0x1f6>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a19      	ldr	r2, [pc, #100]	; (8008350 <HAL_TIM_IC_Start_IT+0x244>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d009      	beq.n	8008302 <HAL_TIM_IC_Start_IT+0x1f6>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a18      	ldr	r2, [pc, #96]	; (8008354 <HAL_TIM_IC_Start_IT+0x248>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d004      	beq.n	8008302 <HAL_TIM_IC_Start_IT+0x1f6>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a16      	ldr	r2, [pc, #88]	; (8008358 <HAL_TIM_IC_Start_IT+0x24c>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d111      	bne.n	8008326 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	689b      	ldr	r3, [r3, #8]
 8008308:	f003 0307 	and.w	r3, r3, #7
 800830c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	2b06      	cmp	r3, #6
 8008312:	d010      	beq.n	8008336 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f042 0201 	orr.w	r2, r2, #1
 8008322:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008324:	e007      	b.n	8008336 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f042 0201 	orr.w	r2, r2, #1
 8008334:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008336:	7bfb      	ldrb	r3, [r7, #15]
}
 8008338:	4618      	mov	r0, r3
 800833a:	3710      	adds	r7, #16
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}
 8008340:	40010000 	.word	0x40010000
 8008344:	40000400 	.word	0x40000400
 8008348:	40000800 	.word	0x40000800
 800834c:	40000c00 	.word	0x40000c00
 8008350:	40010400 	.word	0x40010400
 8008354:	40014000 	.word	0x40014000
 8008358:	40001800 	.word	0x40001800

0800835c <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b084      	sub	sp, #16
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
 8008364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008366:	2300      	movs	r3, #0
 8008368:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	2b0c      	cmp	r3, #12
 800836e:	d841      	bhi.n	80083f4 <HAL_TIM_IC_Stop_IT+0x98>
 8008370:	a201      	add	r2, pc, #4	; (adr r2, 8008378 <HAL_TIM_IC_Stop_IT+0x1c>)
 8008372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008376:	bf00      	nop
 8008378:	080083ad 	.word	0x080083ad
 800837c:	080083f5 	.word	0x080083f5
 8008380:	080083f5 	.word	0x080083f5
 8008384:	080083f5 	.word	0x080083f5
 8008388:	080083bf 	.word	0x080083bf
 800838c:	080083f5 	.word	0x080083f5
 8008390:	080083f5 	.word	0x080083f5
 8008394:	080083f5 	.word	0x080083f5
 8008398:	080083d1 	.word	0x080083d1
 800839c:	080083f5 	.word	0x080083f5
 80083a0:	080083f5 	.word	0x080083f5
 80083a4:	080083f5 	.word	0x080083f5
 80083a8:	080083e3 	.word	0x080083e3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	68da      	ldr	r2, [r3, #12]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f022 0202 	bic.w	r2, r2, #2
 80083ba:	60da      	str	r2, [r3, #12]
      break;
 80083bc:	e01d      	b.n	80083fa <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	68da      	ldr	r2, [r3, #12]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f022 0204 	bic.w	r2, r2, #4
 80083cc:	60da      	str	r2, [r3, #12]
      break;
 80083ce:	e014      	b.n	80083fa <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	68da      	ldr	r2, [r3, #12]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f022 0208 	bic.w	r2, r2, #8
 80083de:	60da      	str	r2, [r3, #12]
      break;
 80083e0:	e00b      	b.n	80083fa <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	68da      	ldr	r2, [r3, #12]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f022 0210 	bic.w	r2, r2, #16
 80083f0:	60da      	str	r2, [r3, #12]
      break;
 80083f2:	e002      	b.n	80083fa <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	73fb      	strb	r3, [r7, #15]
      break;
 80083f8:	bf00      	nop
  }

  if (status == HAL_OK)
 80083fa:	7bfb      	ldrb	r3, [r7, #15]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d156      	bne.n	80084ae <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2200      	movs	r2, #0
 8008406:	6839      	ldr	r1, [r7, #0]
 8008408:	4618      	mov	r0, r3
 800840a:	f001 f92d 	bl	8009668 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	6a1a      	ldr	r2, [r3, #32]
 8008414:	f241 1311 	movw	r3, #4369	; 0x1111
 8008418:	4013      	ands	r3, r2
 800841a:	2b00      	cmp	r3, #0
 800841c:	d10f      	bne.n	800843e <HAL_TIM_IC_Stop_IT+0xe2>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	6a1a      	ldr	r2, [r3, #32]
 8008424:	f240 4344 	movw	r3, #1092	; 0x444
 8008428:	4013      	ands	r3, r2
 800842a:	2b00      	cmp	r3, #0
 800842c:	d107      	bne.n	800843e <HAL_TIM_IC_Stop_IT+0xe2>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f022 0201 	bic.w	r2, r2, #1
 800843c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d104      	bne.n	800844e <HAL_TIM_IC_Stop_IT+0xf2>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800844c:	e013      	b.n	8008476 <HAL_TIM_IC_Stop_IT+0x11a>
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	2b04      	cmp	r3, #4
 8008452:	d104      	bne.n	800845e <HAL_TIM_IC_Stop_IT+0x102>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800845c:	e00b      	b.n	8008476 <HAL_TIM_IC_Stop_IT+0x11a>
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	2b08      	cmp	r3, #8
 8008462:	d104      	bne.n	800846e <HAL_TIM_IC_Stop_IT+0x112>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2201      	movs	r2, #1
 8008468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800846c:	e003      	b.n	8008476 <HAL_TIM_IC_Stop_IT+0x11a>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2201      	movs	r2, #1
 8008472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d104      	bne.n	8008486 <HAL_TIM_IC_Stop_IT+0x12a>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2201      	movs	r2, #1
 8008480:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008484:	e013      	b.n	80084ae <HAL_TIM_IC_Stop_IT+0x152>
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	2b04      	cmp	r3, #4
 800848a:	d104      	bne.n	8008496 <HAL_TIM_IC_Stop_IT+0x13a>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2201      	movs	r2, #1
 8008490:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008494:	e00b      	b.n	80084ae <HAL_TIM_IC_Stop_IT+0x152>
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	2b08      	cmp	r3, #8
 800849a:	d104      	bne.n	80084a6 <HAL_TIM_IC_Stop_IT+0x14a>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084a4:	e003      	b.n	80084ae <HAL_TIM_IC_Stop_IT+0x152>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2201      	movs	r2, #1
 80084aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 80084ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3710      	adds	r7, #16
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b086      	sub	sp, #24
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d101      	bne.n	80084cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80084c8:	2301      	movs	r3, #1
 80084ca:	e097      	b.n	80085fc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d106      	bne.n	80084e6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f7fc ff13 	bl	800530c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2202      	movs	r2, #2
 80084ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	6812      	ldr	r2, [r2, #0]
 80084f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80084fc:	f023 0307 	bic.w	r3, r3, #7
 8008500:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681a      	ldr	r2, [r3, #0]
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	3304      	adds	r3, #4
 800850a:	4619      	mov	r1, r3
 800850c:	4610      	mov	r0, r2
 800850e:	f000 fc97 	bl	8008e40 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	689b      	ldr	r3, [r3, #8]
 8008518:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	699b      	ldr	r3, [r3, #24]
 8008520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	6a1b      	ldr	r3, [r3, #32]
 8008528:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	697a      	ldr	r2, [r7, #20]
 8008530:	4313      	orrs	r3, r2
 8008532:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800853a:	f023 0303 	bic.w	r3, r3, #3
 800853e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	689a      	ldr	r2, [r3, #8]
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	699b      	ldr	r3, [r3, #24]
 8008548:	021b      	lsls	r3, r3, #8
 800854a:	4313      	orrs	r3, r2
 800854c:	693a      	ldr	r2, [r7, #16]
 800854e:	4313      	orrs	r3, r2
 8008550:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008558:	f023 030c 	bic.w	r3, r3, #12
 800855c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008564:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008568:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	68da      	ldr	r2, [r3, #12]
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	69db      	ldr	r3, [r3, #28]
 8008572:	021b      	lsls	r3, r3, #8
 8008574:	4313      	orrs	r3, r2
 8008576:	693a      	ldr	r2, [r7, #16]
 8008578:	4313      	orrs	r3, r2
 800857a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	691b      	ldr	r3, [r3, #16]
 8008580:	011a      	lsls	r2, r3, #4
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	6a1b      	ldr	r3, [r3, #32]
 8008586:	031b      	lsls	r3, r3, #12
 8008588:	4313      	orrs	r3, r2
 800858a:	693a      	ldr	r2, [r7, #16]
 800858c:	4313      	orrs	r3, r2
 800858e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008596:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800859e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	685a      	ldr	r2, [r3, #4]
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	695b      	ldr	r3, [r3, #20]
 80085a8:	011b      	lsls	r3, r3, #4
 80085aa:	4313      	orrs	r3, r2
 80085ac:	68fa      	ldr	r2, [r7, #12]
 80085ae:	4313      	orrs	r3, r2
 80085b0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	693a      	ldr	r2, [r7, #16]
 80085c0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2201      	movs	r2, #1
 80085ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2201      	movs	r2, #1
 80085d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2201      	movs	r2, #1
 80085de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2201      	movs	r2, #1
 80085e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2201      	movs	r2, #1
 80085ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2201      	movs	r2, #1
 80085f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80085fa:	2300      	movs	r3, #0
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3718      	adds	r7, #24
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008614:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800861c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008624:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800862c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d110      	bne.n	8008656 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008634:	7bfb      	ldrb	r3, [r7, #15]
 8008636:	2b01      	cmp	r3, #1
 8008638:	d102      	bne.n	8008640 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800863a:	7b7b      	ldrb	r3, [r7, #13]
 800863c:	2b01      	cmp	r3, #1
 800863e:	d001      	beq.n	8008644 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008640:	2301      	movs	r3, #1
 8008642:	e069      	b.n	8008718 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2202      	movs	r2, #2
 8008648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2202      	movs	r2, #2
 8008650:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008654:	e031      	b.n	80086ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	2b04      	cmp	r3, #4
 800865a:	d110      	bne.n	800867e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800865c:	7bbb      	ldrb	r3, [r7, #14]
 800865e:	2b01      	cmp	r3, #1
 8008660:	d102      	bne.n	8008668 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008662:	7b3b      	ldrb	r3, [r7, #12]
 8008664:	2b01      	cmp	r3, #1
 8008666:	d001      	beq.n	800866c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008668:	2301      	movs	r3, #1
 800866a:	e055      	b.n	8008718 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2202      	movs	r2, #2
 8008670:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2202      	movs	r2, #2
 8008678:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800867c:	e01d      	b.n	80086ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800867e:	7bfb      	ldrb	r3, [r7, #15]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d108      	bne.n	8008696 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008684:	7bbb      	ldrb	r3, [r7, #14]
 8008686:	2b01      	cmp	r3, #1
 8008688:	d105      	bne.n	8008696 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800868a:	7b7b      	ldrb	r3, [r7, #13]
 800868c:	2b01      	cmp	r3, #1
 800868e:	d102      	bne.n	8008696 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008690:	7b3b      	ldrb	r3, [r7, #12]
 8008692:	2b01      	cmp	r3, #1
 8008694:	d001      	beq.n	800869a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008696:	2301      	movs	r3, #1
 8008698:	e03e      	b.n	8008718 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2202      	movs	r2, #2
 800869e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2202      	movs	r2, #2
 80086a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2202      	movs	r2, #2
 80086ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2202      	movs	r2, #2
 80086b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d003      	beq.n	80086c8 <HAL_TIM_Encoder_Start+0xc4>
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	2b04      	cmp	r3, #4
 80086c4:	d008      	beq.n	80086d8 <HAL_TIM_Encoder_Start+0xd4>
 80086c6:	e00f      	b.n	80086e8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	2201      	movs	r2, #1
 80086ce:	2100      	movs	r1, #0
 80086d0:	4618      	mov	r0, r3
 80086d2:	f000 ffc9 	bl	8009668 <TIM_CCxChannelCmd>
      break;
 80086d6:	e016      	b.n	8008706 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2201      	movs	r2, #1
 80086de:	2104      	movs	r1, #4
 80086e0:	4618      	mov	r0, r3
 80086e2:	f000 ffc1 	bl	8009668 <TIM_CCxChannelCmd>
      break;
 80086e6:	e00e      	b.n	8008706 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	2201      	movs	r2, #1
 80086ee:	2100      	movs	r1, #0
 80086f0:	4618      	mov	r0, r3
 80086f2:	f000 ffb9 	bl	8009668 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2201      	movs	r2, #1
 80086fc:	2104      	movs	r1, #4
 80086fe:	4618      	mov	r0, r3
 8008700:	f000 ffb2 	bl	8009668 <TIM_CCxChannelCmd>
      break;
 8008704:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	681a      	ldr	r2, [r3, #0]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f042 0201 	orr.w	r2, r2, #1
 8008714:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	3710      	adds	r7, #16
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b082      	sub	sp, #8
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	691b      	ldr	r3, [r3, #16]
 800872e:	f003 0302 	and.w	r3, r3, #2
 8008732:	2b02      	cmp	r3, #2
 8008734:	d122      	bne.n	800877c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	68db      	ldr	r3, [r3, #12]
 800873c:	f003 0302 	and.w	r3, r3, #2
 8008740:	2b02      	cmp	r3, #2
 8008742:	d11b      	bne.n	800877c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f06f 0202 	mvn.w	r2, #2
 800874c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2201      	movs	r2, #1
 8008752:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	699b      	ldr	r3, [r3, #24]
 800875a:	f003 0303 	and.w	r3, r3, #3
 800875e:	2b00      	cmp	r3, #0
 8008760:	d003      	beq.n	800876a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f7f9 f95c 	bl	8001a20 <HAL_TIM_IC_CaptureCallback>
 8008768:	e005      	b.n	8008776 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 fb4a 	bl	8008e04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f000 fb51 	bl	8008e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2200      	movs	r2, #0
 800877a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	691b      	ldr	r3, [r3, #16]
 8008782:	f003 0304 	and.w	r3, r3, #4
 8008786:	2b04      	cmp	r3, #4
 8008788:	d122      	bne.n	80087d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	68db      	ldr	r3, [r3, #12]
 8008790:	f003 0304 	and.w	r3, r3, #4
 8008794:	2b04      	cmp	r3, #4
 8008796:	d11b      	bne.n	80087d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f06f 0204 	mvn.w	r2, #4
 80087a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2202      	movs	r2, #2
 80087a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	699b      	ldr	r3, [r3, #24]
 80087ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d003      	beq.n	80087be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f7f9 f932 	bl	8001a20 <HAL_TIM_IC_CaptureCallback>
 80087bc:	e005      	b.n	80087ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 fb20 	bl	8008e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 fb27 	bl	8008e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	691b      	ldr	r3, [r3, #16]
 80087d6:	f003 0308 	and.w	r3, r3, #8
 80087da:	2b08      	cmp	r3, #8
 80087dc:	d122      	bne.n	8008824 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	f003 0308 	and.w	r3, r3, #8
 80087e8:	2b08      	cmp	r3, #8
 80087ea:	d11b      	bne.n	8008824 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f06f 0208 	mvn.w	r2, #8
 80087f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2204      	movs	r2, #4
 80087fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	69db      	ldr	r3, [r3, #28]
 8008802:	f003 0303 	and.w	r3, r3, #3
 8008806:	2b00      	cmp	r3, #0
 8008808:	d003      	beq.n	8008812 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f7f9 f908 	bl	8001a20 <HAL_TIM_IC_CaptureCallback>
 8008810:	e005      	b.n	800881e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 faf6 	bl	8008e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f000 fafd 	bl	8008e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	691b      	ldr	r3, [r3, #16]
 800882a:	f003 0310 	and.w	r3, r3, #16
 800882e:	2b10      	cmp	r3, #16
 8008830:	d122      	bne.n	8008878 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	68db      	ldr	r3, [r3, #12]
 8008838:	f003 0310 	and.w	r3, r3, #16
 800883c:	2b10      	cmp	r3, #16
 800883e:	d11b      	bne.n	8008878 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f06f 0210 	mvn.w	r2, #16
 8008848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2208      	movs	r2, #8
 800884e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	69db      	ldr	r3, [r3, #28]
 8008856:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800885a:	2b00      	cmp	r3, #0
 800885c:	d003      	beq.n	8008866 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f7f9 f8de 	bl	8001a20 <HAL_TIM_IC_CaptureCallback>
 8008864:	e005      	b.n	8008872 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 facc 	bl	8008e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 fad3 	bl	8008e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	691b      	ldr	r3, [r3, #16]
 800887e:	f003 0301 	and.w	r3, r3, #1
 8008882:	2b01      	cmp	r3, #1
 8008884:	d10e      	bne.n	80088a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	68db      	ldr	r3, [r3, #12]
 800888c:	f003 0301 	and.w	r3, r3, #1
 8008890:	2b01      	cmp	r3, #1
 8008892:	d107      	bne.n	80088a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f06f 0201 	mvn.w	r2, #1
 800889c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f7fc fb7a 	bl	8004f98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088ae:	2b80      	cmp	r3, #128	; 0x80
 80088b0:	d10e      	bne.n	80088d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	68db      	ldr	r3, [r3, #12]
 80088b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088bc:	2b80      	cmp	r3, #128	; 0x80
 80088be:	d107      	bne.n	80088d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80088c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 ffca 	bl	8009864 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	691b      	ldr	r3, [r3, #16]
 80088d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088da:	2b40      	cmp	r3, #64	; 0x40
 80088dc:	d10e      	bne.n	80088fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	68db      	ldr	r3, [r3, #12]
 80088e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088e8:	2b40      	cmp	r3, #64	; 0x40
 80088ea:	d107      	bne.n	80088fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80088f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f000 fa98 	bl	8008e2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	691b      	ldr	r3, [r3, #16]
 8008902:	f003 0320 	and.w	r3, r3, #32
 8008906:	2b20      	cmp	r3, #32
 8008908:	d10e      	bne.n	8008928 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	f003 0320 	and.w	r3, r3, #32
 8008914:	2b20      	cmp	r3, #32
 8008916:	d107      	bne.n	8008928 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f06f 0220 	mvn.w	r2, #32
 8008920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 ff94 	bl	8009850 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008928:	bf00      	nop
 800892a:	3708      	adds	r7, #8
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}

08008930 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b086      	sub	sp, #24
 8008934:	af00      	add	r7, sp, #0
 8008936:	60f8      	str	r0, [r7, #12]
 8008938:	60b9      	str	r1, [r7, #8]
 800893a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800893c:	2300      	movs	r3, #0
 800893e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008946:	2b01      	cmp	r3, #1
 8008948:	d101      	bne.n	800894e <HAL_TIM_IC_ConfigChannel+0x1e>
 800894a:	2302      	movs	r3, #2
 800894c:	e088      	b.n	8008a60 <HAL_TIM_IC_ConfigChannel+0x130>
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2201      	movs	r2, #1
 8008952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d11b      	bne.n	8008994 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	6818      	ldr	r0, [r3, #0]
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	6819      	ldr	r1, [r3, #0]
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	685a      	ldr	r2, [r3, #4]
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	68db      	ldr	r3, [r3, #12]
 800896c:	f000 fcb8 	bl	80092e0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	699a      	ldr	r2, [r3, #24]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f022 020c 	bic.w	r2, r2, #12
 800897e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	6999      	ldr	r1, [r3, #24]
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	689a      	ldr	r2, [r3, #8]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	430a      	orrs	r2, r1
 8008990:	619a      	str	r2, [r3, #24]
 8008992:	e060      	b.n	8008a56 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2b04      	cmp	r3, #4
 8008998:	d11c      	bne.n	80089d4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	6818      	ldr	r0, [r3, #0]
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	6819      	ldr	r1, [r3, #0]
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	685a      	ldr	r2, [r3, #4]
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	68db      	ldr	r3, [r3, #12]
 80089aa:	f000 fd3c 	bl	8009426 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	699a      	ldr	r2, [r3, #24]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80089bc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	6999      	ldr	r1, [r3, #24]
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	021a      	lsls	r2, r3, #8
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	430a      	orrs	r2, r1
 80089d0:	619a      	str	r2, [r3, #24]
 80089d2:	e040      	b.n	8008a56 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2b08      	cmp	r3, #8
 80089d8:	d11b      	bne.n	8008a12 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6818      	ldr	r0, [r3, #0]
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	6819      	ldr	r1, [r3, #0]
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	685a      	ldr	r2, [r3, #4]
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	f000 fd89 	bl	8009500 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	69da      	ldr	r2, [r3, #28]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f022 020c 	bic.w	r2, r2, #12
 80089fc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	69d9      	ldr	r1, [r3, #28]
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	689a      	ldr	r2, [r3, #8]
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	430a      	orrs	r2, r1
 8008a0e:	61da      	str	r2, [r3, #28]
 8008a10:	e021      	b.n	8008a56 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2b0c      	cmp	r3, #12
 8008a16:	d11c      	bne.n	8008a52 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	6818      	ldr	r0, [r3, #0]
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	6819      	ldr	r1, [r3, #0]
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	f000 fda6 	bl	8009578 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	69da      	ldr	r2, [r3, #28]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008a3a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	69d9      	ldr	r1, [r3, #28]
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	021a      	lsls	r2, r3, #8
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	430a      	orrs	r2, r1
 8008a4e:	61da      	str	r2, [r3, #28]
 8008a50:	e001      	b.n	8008a56 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008a5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3718      	adds	r7, #24
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b086      	sub	sp, #24
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	60f8      	str	r0, [r7, #12]
 8008a70:	60b9      	str	r1, [r7, #8]
 8008a72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a74:	2300      	movs	r3, #0
 8008a76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d101      	bne.n	8008a86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008a82:	2302      	movs	r3, #2
 8008a84:	e0ae      	b.n	8008be4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2201      	movs	r2, #1
 8008a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2b0c      	cmp	r3, #12
 8008a92:	f200 809f 	bhi.w	8008bd4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008a96:	a201      	add	r2, pc, #4	; (adr r2, 8008a9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a9c:	08008ad1 	.word	0x08008ad1
 8008aa0:	08008bd5 	.word	0x08008bd5
 8008aa4:	08008bd5 	.word	0x08008bd5
 8008aa8:	08008bd5 	.word	0x08008bd5
 8008aac:	08008b11 	.word	0x08008b11
 8008ab0:	08008bd5 	.word	0x08008bd5
 8008ab4:	08008bd5 	.word	0x08008bd5
 8008ab8:	08008bd5 	.word	0x08008bd5
 8008abc:	08008b53 	.word	0x08008b53
 8008ac0:	08008bd5 	.word	0x08008bd5
 8008ac4:	08008bd5 	.word	0x08008bd5
 8008ac8:	08008bd5 	.word	0x08008bd5
 8008acc:	08008b93 	.word	0x08008b93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	68b9      	ldr	r1, [r7, #8]
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f000 fa52 	bl	8008f80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	699a      	ldr	r2, [r3, #24]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f042 0208 	orr.w	r2, r2, #8
 8008aea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	699a      	ldr	r2, [r3, #24]
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f022 0204 	bic.w	r2, r2, #4
 8008afa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	6999      	ldr	r1, [r3, #24]
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	691a      	ldr	r2, [r3, #16]
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	430a      	orrs	r2, r1
 8008b0c:	619a      	str	r2, [r3, #24]
      break;
 8008b0e:	e064      	b.n	8008bda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68b9      	ldr	r1, [r7, #8]
 8008b16:	4618      	mov	r0, r3
 8008b18:	f000 faa2 	bl	8009060 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	699a      	ldr	r2, [r3, #24]
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	699a      	ldr	r2, [r3, #24]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	6999      	ldr	r1, [r3, #24]
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	691b      	ldr	r3, [r3, #16]
 8008b46:	021a      	lsls	r2, r3, #8
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	430a      	orrs	r2, r1
 8008b4e:	619a      	str	r2, [r3, #24]
      break;
 8008b50:	e043      	b.n	8008bda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	68b9      	ldr	r1, [r7, #8]
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f000 faf7 	bl	800914c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	69da      	ldr	r2, [r3, #28]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f042 0208 	orr.w	r2, r2, #8
 8008b6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	69da      	ldr	r2, [r3, #28]
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f022 0204 	bic.w	r2, r2, #4
 8008b7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	69d9      	ldr	r1, [r3, #28]
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	691a      	ldr	r2, [r3, #16]
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	430a      	orrs	r2, r1
 8008b8e:	61da      	str	r2, [r3, #28]
      break;
 8008b90:	e023      	b.n	8008bda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	68b9      	ldr	r1, [r7, #8]
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f000 fb4b 	bl	8009234 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	69da      	ldr	r2, [r3, #28]
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008bac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	69da      	ldr	r2, [r3, #28]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	69d9      	ldr	r1, [r3, #28]
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	021a      	lsls	r2, r3, #8
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	430a      	orrs	r2, r1
 8008bd0:	61da      	str	r2, [r3, #28]
      break;
 8008bd2:	e002      	b.n	8008bda <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	75fb      	strb	r3, [r7, #23]
      break;
 8008bd8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3718      	adds	r7, #24
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d101      	bne.n	8008c08 <HAL_TIM_ConfigClockSource+0x1c>
 8008c04:	2302      	movs	r3, #2
 8008c06:	e0b4      	b.n	8008d72 <HAL_TIM_ConfigClockSource+0x186>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2202      	movs	r2, #2
 8008c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008c26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68ba      	ldr	r2, [r7, #8]
 8008c36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c40:	d03e      	beq.n	8008cc0 <HAL_TIM_ConfigClockSource+0xd4>
 8008c42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c46:	f200 8087 	bhi.w	8008d58 <HAL_TIM_ConfigClockSource+0x16c>
 8008c4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c4e:	f000 8086 	beq.w	8008d5e <HAL_TIM_ConfigClockSource+0x172>
 8008c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c56:	d87f      	bhi.n	8008d58 <HAL_TIM_ConfigClockSource+0x16c>
 8008c58:	2b70      	cmp	r3, #112	; 0x70
 8008c5a:	d01a      	beq.n	8008c92 <HAL_TIM_ConfigClockSource+0xa6>
 8008c5c:	2b70      	cmp	r3, #112	; 0x70
 8008c5e:	d87b      	bhi.n	8008d58 <HAL_TIM_ConfigClockSource+0x16c>
 8008c60:	2b60      	cmp	r3, #96	; 0x60
 8008c62:	d050      	beq.n	8008d06 <HAL_TIM_ConfigClockSource+0x11a>
 8008c64:	2b60      	cmp	r3, #96	; 0x60
 8008c66:	d877      	bhi.n	8008d58 <HAL_TIM_ConfigClockSource+0x16c>
 8008c68:	2b50      	cmp	r3, #80	; 0x50
 8008c6a:	d03c      	beq.n	8008ce6 <HAL_TIM_ConfigClockSource+0xfa>
 8008c6c:	2b50      	cmp	r3, #80	; 0x50
 8008c6e:	d873      	bhi.n	8008d58 <HAL_TIM_ConfigClockSource+0x16c>
 8008c70:	2b40      	cmp	r3, #64	; 0x40
 8008c72:	d058      	beq.n	8008d26 <HAL_TIM_ConfigClockSource+0x13a>
 8008c74:	2b40      	cmp	r3, #64	; 0x40
 8008c76:	d86f      	bhi.n	8008d58 <HAL_TIM_ConfigClockSource+0x16c>
 8008c78:	2b30      	cmp	r3, #48	; 0x30
 8008c7a:	d064      	beq.n	8008d46 <HAL_TIM_ConfigClockSource+0x15a>
 8008c7c:	2b30      	cmp	r3, #48	; 0x30
 8008c7e:	d86b      	bhi.n	8008d58 <HAL_TIM_ConfigClockSource+0x16c>
 8008c80:	2b20      	cmp	r3, #32
 8008c82:	d060      	beq.n	8008d46 <HAL_TIM_ConfigClockSource+0x15a>
 8008c84:	2b20      	cmp	r3, #32
 8008c86:	d867      	bhi.n	8008d58 <HAL_TIM_ConfigClockSource+0x16c>
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d05c      	beq.n	8008d46 <HAL_TIM_ConfigClockSource+0x15a>
 8008c8c:	2b10      	cmp	r3, #16
 8008c8e:	d05a      	beq.n	8008d46 <HAL_TIM_ConfigClockSource+0x15a>
 8008c90:	e062      	b.n	8008d58 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6818      	ldr	r0, [r3, #0]
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	6899      	ldr	r1, [r3, #8]
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	685a      	ldr	r2, [r3, #4]
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	68db      	ldr	r3, [r3, #12]
 8008ca2:	f000 fcc1 	bl	8009628 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	689b      	ldr	r3, [r3, #8]
 8008cac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008cb4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	609a      	str	r2, [r3, #8]
      break;
 8008cbe:	e04f      	b.n	8008d60 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6818      	ldr	r0, [r3, #0]
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	6899      	ldr	r1, [r3, #8]
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	685a      	ldr	r2, [r3, #4]
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	68db      	ldr	r3, [r3, #12]
 8008cd0:	f000 fcaa 	bl	8009628 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	689a      	ldr	r2, [r3, #8]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ce2:	609a      	str	r2, [r3, #8]
      break;
 8008ce4:	e03c      	b.n	8008d60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6818      	ldr	r0, [r3, #0]
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	6859      	ldr	r1, [r3, #4]
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	461a      	mov	r2, r3
 8008cf4:	f000 fb68 	bl	80093c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	2150      	movs	r1, #80	; 0x50
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f000 fc77 	bl	80095f2 <TIM_ITRx_SetConfig>
      break;
 8008d04:	e02c      	b.n	8008d60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6818      	ldr	r0, [r3, #0]
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	6859      	ldr	r1, [r3, #4]
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	461a      	mov	r2, r3
 8008d14:	f000 fbc4 	bl	80094a0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	2160      	movs	r1, #96	; 0x60
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f000 fc67 	bl	80095f2 <TIM_ITRx_SetConfig>
      break;
 8008d24:	e01c      	b.n	8008d60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6818      	ldr	r0, [r3, #0]
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	6859      	ldr	r1, [r3, #4]
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	68db      	ldr	r3, [r3, #12]
 8008d32:	461a      	mov	r2, r3
 8008d34:	f000 fb48 	bl	80093c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	2140      	movs	r1, #64	; 0x40
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f000 fc57 	bl	80095f2 <TIM_ITRx_SetConfig>
      break;
 8008d44:	e00c      	b.n	8008d60 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4619      	mov	r1, r3
 8008d50:	4610      	mov	r0, r2
 8008d52:	f000 fc4e 	bl	80095f2 <TIM_ITRx_SetConfig>
      break;
 8008d56:	e003      	b.n	8008d60 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	73fb      	strb	r3, [r7, #15]
      break;
 8008d5c:	e000      	b.n	8008d60 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008d5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3710      	adds	r7, #16
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
	...

08008d7c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b085      	sub	sp, #20
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
 8008d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008d86:	2300      	movs	r3, #0
 8008d88:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	2b0c      	cmp	r3, #12
 8008d8e:	d831      	bhi.n	8008df4 <HAL_TIM_ReadCapturedValue+0x78>
 8008d90:	a201      	add	r2, pc, #4	; (adr r2, 8008d98 <HAL_TIM_ReadCapturedValue+0x1c>)
 8008d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d96:	bf00      	nop
 8008d98:	08008dcd 	.word	0x08008dcd
 8008d9c:	08008df5 	.word	0x08008df5
 8008da0:	08008df5 	.word	0x08008df5
 8008da4:	08008df5 	.word	0x08008df5
 8008da8:	08008dd7 	.word	0x08008dd7
 8008dac:	08008df5 	.word	0x08008df5
 8008db0:	08008df5 	.word	0x08008df5
 8008db4:	08008df5 	.word	0x08008df5
 8008db8:	08008de1 	.word	0x08008de1
 8008dbc:	08008df5 	.word	0x08008df5
 8008dc0:	08008df5 	.word	0x08008df5
 8008dc4:	08008df5 	.word	0x08008df5
 8008dc8:	08008deb 	.word	0x08008deb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dd2:	60fb      	str	r3, [r7, #12]

      break;
 8008dd4:	e00f      	b.n	8008df6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ddc:	60fb      	str	r3, [r7, #12]

      break;
 8008dde:	e00a      	b.n	8008df6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008de6:	60fb      	str	r3, [r7, #12]

      break;
 8008de8:	e005      	b.n	8008df6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008df0:	60fb      	str	r3, [r7, #12]

      break;
 8008df2:	e000      	b.n	8008df6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008df4:	bf00      	nop
  }

  return tmpreg;
 8008df6:	68fb      	ldr	r3, [r7, #12]
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3714      	adds	r7, #20
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr

08008e04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b083      	sub	sp, #12
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e0c:	bf00      	nop
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b083      	sub	sp, #12
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e20:	bf00      	nop
 8008e22:	370c      	adds	r7, #12
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr

08008e2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e34:	bf00      	nop
 8008e36:	370c      	adds	r7, #12
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr

08008e40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b085      	sub	sp, #20
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	4a40      	ldr	r2, [pc, #256]	; (8008f54 <TIM_Base_SetConfig+0x114>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d013      	beq.n	8008e80 <TIM_Base_SetConfig+0x40>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e5e:	d00f      	beq.n	8008e80 <TIM_Base_SetConfig+0x40>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	4a3d      	ldr	r2, [pc, #244]	; (8008f58 <TIM_Base_SetConfig+0x118>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d00b      	beq.n	8008e80 <TIM_Base_SetConfig+0x40>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	4a3c      	ldr	r2, [pc, #240]	; (8008f5c <TIM_Base_SetConfig+0x11c>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d007      	beq.n	8008e80 <TIM_Base_SetConfig+0x40>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	4a3b      	ldr	r2, [pc, #236]	; (8008f60 <TIM_Base_SetConfig+0x120>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d003      	beq.n	8008e80 <TIM_Base_SetConfig+0x40>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	4a3a      	ldr	r2, [pc, #232]	; (8008f64 <TIM_Base_SetConfig+0x124>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d108      	bne.n	8008e92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4a2f      	ldr	r2, [pc, #188]	; (8008f54 <TIM_Base_SetConfig+0x114>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d02b      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ea0:	d027      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4a2c      	ldr	r2, [pc, #176]	; (8008f58 <TIM_Base_SetConfig+0x118>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d023      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	4a2b      	ldr	r2, [pc, #172]	; (8008f5c <TIM_Base_SetConfig+0x11c>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d01f      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	4a2a      	ldr	r2, [pc, #168]	; (8008f60 <TIM_Base_SetConfig+0x120>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d01b      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	4a29      	ldr	r2, [pc, #164]	; (8008f64 <TIM_Base_SetConfig+0x124>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d017      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	4a28      	ldr	r2, [pc, #160]	; (8008f68 <TIM_Base_SetConfig+0x128>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d013      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4a27      	ldr	r2, [pc, #156]	; (8008f6c <TIM_Base_SetConfig+0x12c>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d00f      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	4a26      	ldr	r2, [pc, #152]	; (8008f70 <TIM_Base_SetConfig+0x130>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d00b      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4a25      	ldr	r2, [pc, #148]	; (8008f74 <TIM_Base_SetConfig+0x134>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d007      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	4a24      	ldr	r2, [pc, #144]	; (8008f78 <TIM_Base_SetConfig+0x138>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d003      	beq.n	8008ef2 <TIM_Base_SetConfig+0xb2>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4a23      	ldr	r2, [pc, #140]	; (8008f7c <TIM_Base_SetConfig+0x13c>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d108      	bne.n	8008f04 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	68db      	ldr	r3, [r3, #12]
 8008efe:	68fa      	ldr	r2, [r7, #12]
 8008f00:	4313      	orrs	r3, r2
 8008f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	695b      	ldr	r3, [r3, #20]
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	68fa      	ldr	r2, [r7, #12]
 8008f16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	689a      	ldr	r2, [r3, #8]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	681a      	ldr	r2, [r3, #0]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	4a0a      	ldr	r2, [pc, #40]	; (8008f54 <TIM_Base_SetConfig+0x114>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d003      	beq.n	8008f38 <TIM_Base_SetConfig+0xf8>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	4a0c      	ldr	r2, [pc, #48]	; (8008f64 <TIM_Base_SetConfig+0x124>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d103      	bne.n	8008f40 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	691a      	ldr	r2, [r3, #16]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2201      	movs	r2, #1
 8008f44:	615a      	str	r2, [r3, #20]
}
 8008f46:	bf00      	nop
 8008f48:	3714      	adds	r7, #20
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr
 8008f52:	bf00      	nop
 8008f54:	40010000 	.word	0x40010000
 8008f58:	40000400 	.word	0x40000400
 8008f5c:	40000800 	.word	0x40000800
 8008f60:	40000c00 	.word	0x40000c00
 8008f64:	40010400 	.word	0x40010400
 8008f68:	40014000 	.word	0x40014000
 8008f6c:	40014400 	.word	0x40014400
 8008f70:	40014800 	.word	0x40014800
 8008f74:	40001800 	.word	0x40001800
 8008f78:	40001c00 	.word	0x40001c00
 8008f7c:	40002000 	.word	0x40002000

08008f80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b087      	sub	sp, #28
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a1b      	ldr	r3, [r3, #32]
 8008f8e:	f023 0201 	bic.w	r2, r3, #1
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6a1b      	ldr	r3, [r3, #32]
 8008f9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	699b      	ldr	r3, [r3, #24]
 8008fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f023 0303 	bic.w	r3, r3, #3
 8008fb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	68fa      	ldr	r2, [r7, #12]
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	f023 0302 	bic.w	r3, r3, #2
 8008fc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	697a      	ldr	r2, [r7, #20]
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	4a20      	ldr	r2, [pc, #128]	; (8009058 <TIM_OC1_SetConfig+0xd8>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d003      	beq.n	8008fe4 <TIM_OC1_SetConfig+0x64>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	4a1f      	ldr	r2, [pc, #124]	; (800905c <TIM_OC1_SetConfig+0xdc>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d10c      	bne.n	8008ffe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	f023 0308 	bic.w	r3, r3, #8
 8008fea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	697a      	ldr	r2, [r7, #20]
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	f023 0304 	bic.w	r3, r3, #4
 8008ffc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a15      	ldr	r2, [pc, #84]	; (8009058 <TIM_OC1_SetConfig+0xd8>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d003      	beq.n	800900e <TIM_OC1_SetConfig+0x8e>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4a14      	ldr	r2, [pc, #80]	; (800905c <TIM_OC1_SetConfig+0xdc>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d111      	bne.n	8009032 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009014:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800901c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	695b      	ldr	r3, [r3, #20]
 8009022:	693a      	ldr	r2, [r7, #16]
 8009024:	4313      	orrs	r3, r2
 8009026:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	699b      	ldr	r3, [r3, #24]
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	4313      	orrs	r3, r2
 8009030:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	693a      	ldr	r2, [r7, #16]
 8009036:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	68fa      	ldr	r2, [r7, #12]
 800903c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	685a      	ldr	r2, [r3, #4]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	697a      	ldr	r2, [r7, #20]
 800904a:	621a      	str	r2, [r3, #32]
}
 800904c:	bf00      	nop
 800904e:	371c      	adds	r7, #28
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr
 8009058:	40010000 	.word	0x40010000
 800905c:	40010400 	.word	0x40010400

08009060 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009060:	b480      	push	{r7}
 8009062:	b087      	sub	sp, #28
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
 8009068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6a1b      	ldr	r3, [r3, #32]
 800906e:	f023 0210 	bic.w	r2, r3, #16
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6a1b      	ldr	r3, [r3, #32]
 800907a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	685b      	ldr	r3, [r3, #4]
 8009080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	699b      	ldr	r3, [r3, #24]
 8009086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800908e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009096:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	021b      	lsls	r3, r3, #8
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	4313      	orrs	r3, r2
 80090a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	f023 0320 	bic.w	r3, r3, #32
 80090aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	011b      	lsls	r3, r3, #4
 80090b2:	697a      	ldr	r2, [r7, #20]
 80090b4:	4313      	orrs	r3, r2
 80090b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	4a22      	ldr	r2, [pc, #136]	; (8009144 <TIM_OC2_SetConfig+0xe4>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d003      	beq.n	80090c8 <TIM_OC2_SetConfig+0x68>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	4a21      	ldr	r2, [pc, #132]	; (8009148 <TIM_OC2_SetConfig+0xe8>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d10d      	bne.n	80090e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	68db      	ldr	r3, [r3, #12]
 80090d4:	011b      	lsls	r3, r3, #4
 80090d6:	697a      	ldr	r2, [r7, #20]
 80090d8:	4313      	orrs	r3, r2
 80090da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	4a17      	ldr	r2, [pc, #92]	; (8009144 <TIM_OC2_SetConfig+0xe4>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d003      	beq.n	80090f4 <TIM_OC2_SetConfig+0x94>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4a16      	ldr	r2, [pc, #88]	; (8009148 <TIM_OC2_SetConfig+0xe8>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d113      	bne.n	800911c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80090fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009102:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	695b      	ldr	r3, [r3, #20]
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	693a      	ldr	r2, [r7, #16]
 800910c:	4313      	orrs	r3, r2
 800910e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	699b      	ldr	r3, [r3, #24]
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	693a      	ldr	r2, [r7, #16]
 8009118:	4313      	orrs	r3, r2
 800911a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	693a      	ldr	r2, [r7, #16]
 8009120:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	68fa      	ldr	r2, [r7, #12]
 8009126:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	685a      	ldr	r2, [r3, #4]
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	697a      	ldr	r2, [r7, #20]
 8009134:	621a      	str	r2, [r3, #32]
}
 8009136:	bf00      	nop
 8009138:	371c      	adds	r7, #28
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	40010000 	.word	0x40010000
 8009148:	40010400 	.word	0x40010400

0800914c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800914c:	b480      	push	{r7}
 800914e:	b087      	sub	sp, #28
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6a1b      	ldr	r3, [r3, #32]
 800915a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6a1b      	ldr	r3, [r3, #32]
 8009166:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	69db      	ldr	r3, [r3, #28]
 8009172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800917a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f023 0303 	bic.w	r3, r3, #3
 8009182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	68fa      	ldr	r2, [r7, #12]
 800918a:	4313      	orrs	r3, r2
 800918c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009194:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	689b      	ldr	r3, [r3, #8]
 800919a:	021b      	lsls	r3, r3, #8
 800919c:	697a      	ldr	r2, [r7, #20]
 800919e:	4313      	orrs	r3, r2
 80091a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	4a21      	ldr	r2, [pc, #132]	; (800922c <TIM_OC3_SetConfig+0xe0>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d003      	beq.n	80091b2 <TIM_OC3_SetConfig+0x66>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	4a20      	ldr	r2, [pc, #128]	; (8009230 <TIM_OC3_SetConfig+0xe4>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d10d      	bne.n	80091ce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80091b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	68db      	ldr	r3, [r3, #12]
 80091be:	021b      	lsls	r3, r3, #8
 80091c0:	697a      	ldr	r2, [r7, #20]
 80091c2:	4313      	orrs	r3, r2
 80091c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80091cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	4a16      	ldr	r2, [pc, #88]	; (800922c <TIM_OC3_SetConfig+0xe0>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d003      	beq.n	80091de <TIM_OC3_SetConfig+0x92>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	4a15      	ldr	r2, [pc, #84]	; (8009230 <TIM_OC3_SetConfig+0xe4>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d113      	bne.n	8009206 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80091e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80091ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	695b      	ldr	r3, [r3, #20]
 80091f2:	011b      	lsls	r3, r3, #4
 80091f4:	693a      	ldr	r2, [r7, #16]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	699b      	ldr	r3, [r3, #24]
 80091fe:	011b      	lsls	r3, r3, #4
 8009200:	693a      	ldr	r2, [r7, #16]
 8009202:	4313      	orrs	r3, r2
 8009204:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	693a      	ldr	r2, [r7, #16]
 800920a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	68fa      	ldr	r2, [r7, #12]
 8009210:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	685a      	ldr	r2, [r3, #4]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	697a      	ldr	r2, [r7, #20]
 800921e:	621a      	str	r2, [r3, #32]
}
 8009220:	bf00      	nop
 8009222:	371c      	adds	r7, #28
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr
 800922c:	40010000 	.word	0x40010000
 8009230:	40010400 	.word	0x40010400

08009234 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009234:	b480      	push	{r7}
 8009236:	b087      	sub	sp, #28
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6a1b      	ldr	r3, [r3, #32]
 8009242:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6a1b      	ldr	r3, [r3, #32]
 800924e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	69db      	ldr	r3, [r3, #28]
 800925a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800926a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	021b      	lsls	r3, r3, #8
 8009272:	68fa      	ldr	r2, [r7, #12]
 8009274:	4313      	orrs	r3, r2
 8009276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009278:	693b      	ldr	r3, [r7, #16]
 800927a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800927e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	031b      	lsls	r3, r3, #12
 8009286:	693a      	ldr	r2, [r7, #16]
 8009288:	4313      	orrs	r3, r2
 800928a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	4a12      	ldr	r2, [pc, #72]	; (80092d8 <TIM_OC4_SetConfig+0xa4>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d003      	beq.n	800929c <TIM_OC4_SetConfig+0x68>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	4a11      	ldr	r2, [pc, #68]	; (80092dc <TIM_OC4_SetConfig+0xa8>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d109      	bne.n	80092b0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80092a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	695b      	ldr	r3, [r3, #20]
 80092a8:	019b      	lsls	r3, r3, #6
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	4313      	orrs	r3, r2
 80092ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	697a      	ldr	r2, [r7, #20]
 80092b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	685a      	ldr	r2, [r3, #4]
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	693a      	ldr	r2, [r7, #16]
 80092c8:	621a      	str	r2, [r3, #32]
}
 80092ca:	bf00      	nop
 80092cc:	371c      	adds	r7, #28
 80092ce:	46bd      	mov	sp, r7
 80092d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d4:	4770      	bx	lr
 80092d6:	bf00      	nop
 80092d8:	40010000 	.word	0x40010000
 80092dc:	40010400 	.word	0x40010400

080092e0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b087      	sub	sp, #28
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	60f8      	str	r0, [r7, #12]
 80092e8:	60b9      	str	r1, [r7, #8]
 80092ea:	607a      	str	r2, [r7, #4]
 80092ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	6a1b      	ldr	r3, [r3, #32]
 80092f2:	f023 0201 	bic.w	r2, r3, #1
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	699b      	ldr	r3, [r3, #24]
 80092fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	6a1b      	ldr	r3, [r3, #32]
 8009304:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	4a28      	ldr	r2, [pc, #160]	; (80093ac <TIM_TI1_SetConfig+0xcc>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d01b      	beq.n	8009346 <TIM_TI1_SetConfig+0x66>
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009314:	d017      	beq.n	8009346 <TIM_TI1_SetConfig+0x66>
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	4a25      	ldr	r2, [pc, #148]	; (80093b0 <TIM_TI1_SetConfig+0xd0>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d013      	beq.n	8009346 <TIM_TI1_SetConfig+0x66>
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	4a24      	ldr	r2, [pc, #144]	; (80093b4 <TIM_TI1_SetConfig+0xd4>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d00f      	beq.n	8009346 <TIM_TI1_SetConfig+0x66>
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	4a23      	ldr	r2, [pc, #140]	; (80093b8 <TIM_TI1_SetConfig+0xd8>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d00b      	beq.n	8009346 <TIM_TI1_SetConfig+0x66>
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	4a22      	ldr	r2, [pc, #136]	; (80093bc <TIM_TI1_SetConfig+0xdc>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d007      	beq.n	8009346 <TIM_TI1_SetConfig+0x66>
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	4a21      	ldr	r2, [pc, #132]	; (80093c0 <TIM_TI1_SetConfig+0xe0>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d003      	beq.n	8009346 <TIM_TI1_SetConfig+0x66>
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	4a20      	ldr	r2, [pc, #128]	; (80093c4 <TIM_TI1_SetConfig+0xe4>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d101      	bne.n	800934a <TIM_TI1_SetConfig+0x6a>
 8009346:	2301      	movs	r3, #1
 8009348:	e000      	b.n	800934c <TIM_TI1_SetConfig+0x6c>
 800934a:	2300      	movs	r3, #0
 800934c:	2b00      	cmp	r3, #0
 800934e:	d008      	beq.n	8009362 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	f023 0303 	bic.w	r3, r3, #3
 8009356:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009358:	697a      	ldr	r2, [r7, #20]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	4313      	orrs	r3, r2
 800935e:	617b      	str	r3, [r7, #20]
 8009360:	e003      	b.n	800936a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	f043 0301 	orr.w	r3, r3, #1
 8009368:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009370:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	011b      	lsls	r3, r3, #4
 8009376:	b2db      	uxtb	r3, r3
 8009378:	697a      	ldr	r2, [r7, #20]
 800937a:	4313      	orrs	r3, r2
 800937c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	f023 030a 	bic.w	r3, r3, #10
 8009384:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	f003 030a 	and.w	r3, r3, #10
 800938c:	693a      	ldr	r2, [r7, #16]
 800938e:	4313      	orrs	r3, r2
 8009390:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	697a      	ldr	r2, [r7, #20]
 8009396:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	693a      	ldr	r2, [r7, #16]
 800939c:	621a      	str	r2, [r3, #32]
}
 800939e:	bf00      	nop
 80093a0:	371c      	adds	r7, #28
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr
 80093aa:	bf00      	nop
 80093ac:	40010000 	.word	0x40010000
 80093b0:	40000400 	.word	0x40000400
 80093b4:	40000800 	.word	0x40000800
 80093b8:	40000c00 	.word	0x40000c00
 80093bc:	40010400 	.word	0x40010400
 80093c0:	40014000 	.word	0x40014000
 80093c4:	40001800 	.word	0x40001800

080093c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b087      	sub	sp, #28
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6a1b      	ldr	r3, [r3, #32]
 80093d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	6a1b      	ldr	r3, [r3, #32]
 80093de:	f023 0201 	bic.w	r2, r3, #1
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	699b      	ldr	r3, [r3, #24]
 80093ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80093f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	011b      	lsls	r3, r3, #4
 80093f8:	693a      	ldr	r2, [r7, #16]
 80093fa:	4313      	orrs	r3, r2
 80093fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	f023 030a 	bic.w	r3, r3, #10
 8009404:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009406:	697a      	ldr	r2, [r7, #20]
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	4313      	orrs	r3, r2
 800940c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	693a      	ldr	r2, [r7, #16]
 8009412:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	697a      	ldr	r2, [r7, #20]
 8009418:	621a      	str	r2, [r3, #32]
}
 800941a:	bf00      	nop
 800941c:	371c      	adds	r7, #28
 800941e:	46bd      	mov	sp, r7
 8009420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009424:	4770      	bx	lr

08009426 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009426:	b480      	push	{r7}
 8009428:	b087      	sub	sp, #28
 800942a:	af00      	add	r7, sp, #0
 800942c:	60f8      	str	r0, [r7, #12]
 800942e:	60b9      	str	r1, [r7, #8]
 8009430:	607a      	str	r2, [r7, #4]
 8009432:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	6a1b      	ldr	r3, [r3, #32]
 8009438:	f023 0210 	bic.w	r2, r3, #16
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	699b      	ldr	r3, [r3, #24]
 8009444:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	6a1b      	ldr	r3, [r3, #32]
 800944a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800944c:	697b      	ldr	r3, [r7, #20]
 800944e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009452:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	021b      	lsls	r3, r3, #8
 8009458:	697a      	ldr	r2, [r7, #20]
 800945a:	4313      	orrs	r3, r2
 800945c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009464:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	031b      	lsls	r3, r3, #12
 800946a:	b29b      	uxth	r3, r3
 800946c:	697a      	ldr	r2, [r7, #20]
 800946e:	4313      	orrs	r3, r2
 8009470:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009478:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	011b      	lsls	r3, r3, #4
 800947e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009482:	693a      	ldr	r2, [r7, #16]
 8009484:	4313      	orrs	r3, r2
 8009486:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	697a      	ldr	r2, [r7, #20]
 800948c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	693a      	ldr	r2, [r7, #16]
 8009492:	621a      	str	r2, [r3, #32]
}
 8009494:	bf00      	nop
 8009496:	371c      	adds	r7, #28
 8009498:	46bd      	mov	sp, r7
 800949a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949e:	4770      	bx	lr

080094a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b087      	sub	sp, #28
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	60f8      	str	r0, [r7, #12]
 80094a8:	60b9      	str	r1, [r7, #8]
 80094aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	6a1b      	ldr	r3, [r3, #32]
 80094b0:	f023 0210 	bic.w	r2, r3, #16
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	699b      	ldr	r3, [r3, #24]
 80094bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	6a1b      	ldr	r3, [r3, #32]
 80094c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80094ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	031b      	lsls	r3, r3, #12
 80094d0:	697a      	ldr	r2, [r7, #20]
 80094d2:	4313      	orrs	r3, r2
 80094d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80094d6:	693b      	ldr	r3, [r7, #16]
 80094d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80094dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	011b      	lsls	r3, r3, #4
 80094e2:	693a      	ldr	r2, [r7, #16]
 80094e4:	4313      	orrs	r3, r2
 80094e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	697a      	ldr	r2, [r7, #20]
 80094ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	693a      	ldr	r2, [r7, #16]
 80094f2:	621a      	str	r2, [r3, #32]
}
 80094f4:	bf00      	nop
 80094f6:	371c      	adds	r7, #28
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr

08009500 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009500:	b480      	push	{r7}
 8009502:	b087      	sub	sp, #28
 8009504:	af00      	add	r7, sp, #0
 8009506:	60f8      	str	r0, [r7, #12]
 8009508:	60b9      	str	r1, [r7, #8]
 800950a:	607a      	str	r2, [r7, #4]
 800950c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	6a1b      	ldr	r3, [r3, #32]
 8009512:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	69db      	ldr	r3, [r3, #28]
 800951e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6a1b      	ldr	r3, [r3, #32]
 8009524:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	f023 0303 	bic.w	r3, r3, #3
 800952c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800952e:	697a      	ldr	r2, [r7, #20]
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	4313      	orrs	r3, r2
 8009534:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800953c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	011b      	lsls	r3, r3, #4
 8009542:	b2db      	uxtb	r3, r3
 8009544:	697a      	ldr	r2, [r7, #20]
 8009546:	4313      	orrs	r3, r2
 8009548:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800954a:	693b      	ldr	r3, [r7, #16]
 800954c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8009550:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	021b      	lsls	r3, r3, #8
 8009556:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800955a:	693a      	ldr	r2, [r7, #16]
 800955c:	4313      	orrs	r3, r2
 800955e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	697a      	ldr	r2, [r7, #20]
 8009564:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	693a      	ldr	r2, [r7, #16]
 800956a:	621a      	str	r2, [r3, #32]
}
 800956c:	bf00      	nop
 800956e:	371c      	adds	r7, #28
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009578:	b480      	push	{r7}
 800957a:	b087      	sub	sp, #28
 800957c:	af00      	add	r7, sp, #0
 800957e:	60f8      	str	r0, [r7, #12]
 8009580:	60b9      	str	r1, [r7, #8]
 8009582:	607a      	str	r2, [r7, #4]
 8009584:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	6a1b      	ldr	r3, [r3, #32]
 800958a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	69db      	ldr	r3, [r3, #28]
 8009596:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	6a1b      	ldr	r3, [r3, #32]
 800959c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800959e:	697b      	ldr	r3, [r7, #20]
 80095a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095a4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	021b      	lsls	r3, r3, #8
 80095aa:	697a      	ldr	r2, [r7, #20]
 80095ac:	4313      	orrs	r3, r2
 80095ae:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80095b6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	031b      	lsls	r3, r3, #12
 80095bc:	b29b      	uxth	r3, r3
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80095ca:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	031b      	lsls	r3, r3, #12
 80095d0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80095d4:	693a      	ldr	r2, [r7, #16]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	697a      	ldr	r2, [r7, #20]
 80095de:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	693a      	ldr	r2, [r7, #16]
 80095e4:	621a      	str	r2, [r3, #32]
}
 80095e6:	bf00      	nop
 80095e8:	371c      	adds	r7, #28
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr

080095f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80095f2:	b480      	push	{r7}
 80095f4:	b085      	sub	sp, #20
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	6078      	str	r0, [r7, #4]
 80095fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	689b      	ldr	r3, [r3, #8]
 8009600:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009608:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800960a:	683a      	ldr	r2, [r7, #0]
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	4313      	orrs	r3, r2
 8009610:	f043 0307 	orr.w	r3, r3, #7
 8009614:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	68fa      	ldr	r2, [r7, #12]
 800961a:	609a      	str	r2, [r3, #8]
}
 800961c:	bf00      	nop
 800961e:	3714      	adds	r7, #20
 8009620:	46bd      	mov	sp, r7
 8009622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009626:	4770      	bx	lr

08009628 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009628:	b480      	push	{r7}
 800962a:	b087      	sub	sp, #28
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	607a      	str	r2, [r7, #4]
 8009634:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009642:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	021a      	lsls	r2, r3, #8
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	431a      	orrs	r2, r3
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	4313      	orrs	r3, r2
 8009650:	697a      	ldr	r2, [r7, #20]
 8009652:	4313      	orrs	r3, r2
 8009654:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	697a      	ldr	r2, [r7, #20]
 800965a:	609a      	str	r2, [r3, #8]
}
 800965c:	bf00      	nop
 800965e:	371c      	adds	r7, #28
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr

08009668 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009668:	b480      	push	{r7}
 800966a:	b087      	sub	sp, #28
 800966c:	af00      	add	r7, sp, #0
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	f003 031f 	and.w	r3, r3, #31
 800967a:	2201      	movs	r2, #1
 800967c:	fa02 f303 	lsl.w	r3, r2, r3
 8009680:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	6a1a      	ldr	r2, [r3, #32]
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	43db      	mvns	r3, r3
 800968a:	401a      	ands	r2, r3
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6a1a      	ldr	r2, [r3, #32]
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	f003 031f 	and.w	r3, r3, #31
 800969a:	6879      	ldr	r1, [r7, #4]
 800969c:	fa01 f303 	lsl.w	r3, r1, r3
 80096a0:	431a      	orrs	r2, r3
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	621a      	str	r2, [r3, #32]
}
 80096a6:	bf00      	nop
 80096a8:	371c      	adds	r7, #28
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr
	...

080096b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d101      	bne.n	80096cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80096c8:	2302      	movs	r3, #2
 80096ca:	e05a      	b.n	8009782 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2201      	movs	r2, #1
 80096d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2202      	movs	r2, #2
 80096d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	685b      	ldr	r3, [r3, #4]
 80096e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	68fa      	ldr	r2, [r7, #12]
 80096fa:	4313      	orrs	r3, r2
 80096fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	68fa      	ldr	r2, [r7, #12]
 8009704:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a21      	ldr	r2, [pc, #132]	; (8009790 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d022      	beq.n	8009756 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009718:	d01d      	beq.n	8009756 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a1d      	ldr	r2, [pc, #116]	; (8009794 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d018      	beq.n	8009756 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a1b      	ldr	r2, [pc, #108]	; (8009798 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d013      	beq.n	8009756 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a1a      	ldr	r2, [pc, #104]	; (800979c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d00e      	beq.n	8009756 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a18      	ldr	r2, [pc, #96]	; (80097a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d009      	beq.n	8009756 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a17      	ldr	r2, [pc, #92]	; (80097a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d004      	beq.n	8009756 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a15      	ldr	r2, [pc, #84]	; (80097a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d10c      	bne.n	8009770 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800975c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	685b      	ldr	r3, [r3, #4]
 8009762:	68ba      	ldr	r2, [r7, #8]
 8009764:	4313      	orrs	r3, r2
 8009766:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68ba      	ldr	r2, [r7, #8]
 800976e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	3714      	adds	r7, #20
 8009786:	46bd      	mov	sp, r7
 8009788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978c:	4770      	bx	lr
 800978e:	bf00      	nop
 8009790:	40010000 	.word	0x40010000
 8009794:	40000400 	.word	0x40000400
 8009798:	40000800 	.word	0x40000800
 800979c:	40000c00 	.word	0x40000c00
 80097a0:	40010400 	.word	0x40010400
 80097a4:	40014000 	.word	0x40014000
 80097a8:	40001800 	.word	0x40001800

080097ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b085      	sub	sp, #20
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
 80097b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80097b6:	2300      	movs	r3, #0
 80097b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d101      	bne.n	80097c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80097c4:	2302      	movs	r3, #2
 80097c6:	e03d      	b.n	8009844 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2201      	movs	r2, #1
 80097cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	68db      	ldr	r3, [r3, #12]
 80097da:	4313      	orrs	r3, r2
 80097dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	689b      	ldr	r3, [r3, #8]
 80097e8:	4313      	orrs	r3, r2
 80097ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	4313      	orrs	r3, r2
 80097f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4313      	orrs	r3, r2
 8009806:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	691b      	ldr	r3, [r3, #16]
 8009812:	4313      	orrs	r3, r2
 8009814:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	695b      	ldr	r3, [r3, #20]
 8009820:	4313      	orrs	r3, r2
 8009822:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	69db      	ldr	r3, [r3, #28]
 800982e:	4313      	orrs	r3, r2
 8009830:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	68fa      	ldr	r2, [r7, #12]
 8009838:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2200      	movs	r2, #0
 800983e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009842:	2300      	movs	r3, #0
}
 8009844:	4618      	mov	r0, r3
 8009846:	3714      	adds	r7, #20
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr

08009850 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009850:	b480      	push	{r7}
 8009852:	b083      	sub	sp, #12
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009858:	bf00      	nop
 800985a:	370c      	adds	r7, #12
 800985c:	46bd      	mov	sp, r7
 800985e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009862:	4770      	bx	lr

08009864 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009864:	b480      	push	{r7}
 8009866:	b083      	sub	sp, #12
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800986c:	bf00      	nop
 800986e:	370c      	adds	r7, #12
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr

08009878 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b082      	sub	sp, #8
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d101      	bne.n	800988a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009886:	2301      	movs	r3, #1
 8009888:	e03f      	b.n	800990a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009890:	b2db      	uxtb	r3, r3
 8009892:	2b00      	cmp	r3, #0
 8009894:	d106      	bne.n	80098a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2200      	movs	r2, #0
 800989a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f7fb fdd4 	bl	800544c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2224      	movs	r2, #36	; 0x24
 80098a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	68da      	ldr	r2, [r3, #12]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80098ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f000 fddf 	bl	800a480 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	691a      	ldr	r2, [r3, #16]
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80098d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	695a      	ldr	r2, [r3, #20]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80098e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	68da      	ldr	r2, [r3, #12]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80098f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2200      	movs	r2, #0
 80098f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2220      	movs	r2, #32
 80098fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2220      	movs	r2, #32
 8009904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009908:	2300      	movs	r3, #0
}
 800990a:	4618      	mov	r0, r3
 800990c:	3708      	adds	r7, #8
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}

08009912 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009912:	b580      	push	{r7, lr}
 8009914:	b08a      	sub	sp, #40	; 0x28
 8009916:	af02      	add	r7, sp, #8
 8009918:	60f8      	str	r0, [r7, #12]
 800991a:	60b9      	str	r1, [r7, #8]
 800991c:	603b      	str	r3, [r7, #0]
 800991e:	4613      	mov	r3, r2
 8009920:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009922:	2300      	movs	r3, #0
 8009924:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2b20      	cmp	r3, #32
 8009930:	d17c      	bne.n	8009a2c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d002      	beq.n	800993e <HAL_UART_Transmit+0x2c>
 8009938:	88fb      	ldrh	r3, [r7, #6]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d101      	bne.n	8009942 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	e075      	b.n	8009a2e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009948:	2b01      	cmp	r3, #1
 800994a:	d101      	bne.n	8009950 <HAL_UART_Transmit+0x3e>
 800994c:	2302      	movs	r3, #2
 800994e:	e06e      	b.n	8009a2e <HAL_UART_Transmit+0x11c>
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2201      	movs	r2, #1
 8009954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2200      	movs	r2, #0
 800995c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2221      	movs	r2, #33	; 0x21
 8009962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009966:	f7fb feff 	bl	8005768 <HAL_GetTick>
 800996a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	88fa      	ldrh	r2, [r7, #6]
 8009970:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	88fa      	ldrh	r2, [r7, #6]
 8009976:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009980:	d108      	bne.n	8009994 <HAL_UART_Transmit+0x82>
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	691b      	ldr	r3, [r3, #16]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d104      	bne.n	8009994 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800998a:	2300      	movs	r3, #0
 800998c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	61bb      	str	r3, [r7, #24]
 8009992:	e003      	b.n	800999c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009998:	2300      	movs	r3, #0
 800999a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2200      	movs	r2, #0
 80099a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80099a4:	e02a      	b.n	80099fc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	9300      	str	r3, [sp, #0]
 80099aa:	697b      	ldr	r3, [r7, #20]
 80099ac:	2200      	movs	r2, #0
 80099ae:	2180      	movs	r1, #128	; 0x80
 80099b0:	68f8      	ldr	r0, [r7, #12]
 80099b2:	f000 fb1f 	bl	8009ff4 <UART_WaitOnFlagUntilTimeout>
 80099b6:	4603      	mov	r3, r0
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d001      	beq.n	80099c0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80099bc:	2303      	movs	r3, #3
 80099be:	e036      	b.n	8009a2e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80099c0:	69fb      	ldr	r3, [r7, #28]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d10b      	bne.n	80099de <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80099c6:	69bb      	ldr	r3, [r7, #24]
 80099c8:	881b      	ldrh	r3, [r3, #0]
 80099ca:	461a      	mov	r2, r3
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80099d6:	69bb      	ldr	r3, [r7, #24]
 80099d8:	3302      	adds	r3, #2
 80099da:	61bb      	str	r3, [r7, #24]
 80099dc:	e007      	b.n	80099ee <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80099de:	69fb      	ldr	r3, [r7, #28]
 80099e0:	781a      	ldrb	r2, [r3, #0]
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80099e8:	69fb      	ldr	r3, [r7, #28]
 80099ea:	3301      	adds	r3, #1
 80099ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80099f2:	b29b      	uxth	r3, r3
 80099f4:	3b01      	subs	r3, #1
 80099f6:	b29a      	uxth	r2, r3
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d1cf      	bne.n	80099a6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	9300      	str	r3, [sp, #0]
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	2140      	movs	r1, #64	; 0x40
 8009a10:	68f8      	ldr	r0, [r7, #12]
 8009a12:	f000 faef 	bl	8009ff4 <UART_WaitOnFlagUntilTimeout>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d001      	beq.n	8009a20 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009a1c:	2303      	movs	r3, #3
 8009a1e:	e006      	b.n	8009a2e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	2220      	movs	r2, #32
 8009a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	e000      	b.n	8009a2e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009a2c:	2302      	movs	r3, #2
  }
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3720      	adds	r7, #32
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}

08009a36 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b084      	sub	sp, #16
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	60f8      	str	r0, [r7, #12]
 8009a3e:	60b9      	str	r1, [r7, #8]
 8009a40:	4613      	mov	r3, r2
 8009a42:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	2b20      	cmp	r3, #32
 8009a4e:	d11d      	bne.n	8009a8c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d002      	beq.n	8009a5c <HAL_UART_Receive_IT+0x26>
 8009a56:	88fb      	ldrh	r3, [r7, #6]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d101      	bne.n	8009a60 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	e016      	b.n	8009a8e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d101      	bne.n	8009a6e <HAL_UART_Receive_IT+0x38>
 8009a6a:	2302      	movs	r3, #2
 8009a6c:	e00f      	b.n	8009a8e <HAL_UART_Receive_IT+0x58>
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2201      	movs	r2, #1
 8009a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009a7c:	88fb      	ldrh	r3, [r7, #6]
 8009a7e:	461a      	mov	r2, r3
 8009a80:	68b9      	ldr	r1, [r7, #8]
 8009a82:	68f8      	ldr	r0, [r7, #12]
 8009a84:	f000 fb24 	bl	800a0d0 <UART_Start_Receive_IT>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	e000      	b.n	8009a8e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009a8c:	2302      	movs	r3, #2
  }
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3710      	adds	r7, #16
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
	...

08009a98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b0ba      	sub	sp, #232	; 0xe8
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	68db      	ldr	r3, [r3, #12]
 8009ab0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	695b      	ldr	r3, [r3, #20]
 8009aba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ace:	f003 030f 	and.w	r3, r3, #15
 8009ad2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009ad6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d10f      	bne.n	8009afe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ae2:	f003 0320 	and.w	r3, r3, #32
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d009      	beq.n	8009afe <HAL_UART_IRQHandler+0x66>
 8009aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009aee:	f003 0320 	and.w	r3, r3, #32
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d003      	beq.n	8009afe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f000 fc07 	bl	800a30a <UART_Receive_IT>
      return;
 8009afc:	e256      	b.n	8009fac <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009afe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	f000 80de 	beq.w	8009cc4 <HAL_UART_IRQHandler+0x22c>
 8009b08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b0c:	f003 0301 	and.w	r3, r3, #1
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d106      	bne.n	8009b22 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b18:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	f000 80d1 	beq.w	8009cc4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b26:	f003 0301 	and.w	r3, r3, #1
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d00b      	beq.n	8009b46 <HAL_UART_IRQHandler+0xae>
 8009b2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d005      	beq.n	8009b46 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b3e:	f043 0201 	orr.w	r2, r3, #1
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b4a:	f003 0304 	and.w	r3, r3, #4
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00b      	beq.n	8009b6a <HAL_UART_IRQHandler+0xd2>
 8009b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b56:	f003 0301 	and.w	r3, r3, #1
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d005      	beq.n	8009b6a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b62:	f043 0202 	orr.w	r2, r3, #2
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b6e:	f003 0302 	and.w	r3, r3, #2
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d00b      	beq.n	8009b8e <HAL_UART_IRQHandler+0xf6>
 8009b76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b7a:	f003 0301 	and.w	r3, r3, #1
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d005      	beq.n	8009b8e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b86:	f043 0204 	orr.w	r2, r3, #4
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b92:	f003 0308 	and.w	r3, r3, #8
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d011      	beq.n	8009bbe <HAL_UART_IRQHandler+0x126>
 8009b9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b9e:	f003 0320 	and.w	r3, r3, #32
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d105      	bne.n	8009bb2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009ba6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009baa:	f003 0301 	and.w	r3, r3, #1
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d005      	beq.n	8009bbe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bb6:	f043 0208 	orr.w	r2, r3, #8
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	f000 81ed 	beq.w	8009fa2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bcc:	f003 0320 	and.w	r3, r3, #32
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d008      	beq.n	8009be6 <HAL_UART_IRQHandler+0x14e>
 8009bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bd8:	f003 0320 	and.w	r3, r3, #32
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d002      	beq.n	8009be6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f000 fb92 	bl	800a30a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	695b      	ldr	r3, [r3, #20]
 8009bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bf0:	2b40      	cmp	r3, #64	; 0x40
 8009bf2:	bf0c      	ite	eq
 8009bf4:	2301      	moveq	r3, #1
 8009bf6:	2300      	movne	r3, #0
 8009bf8:	b2db      	uxtb	r3, r3
 8009bfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c02:	f003 0308 	and.w	r3, r3, #8
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d103      	bne.n	8009c12 <HAL_UART_IRQHandler+0x17a>
 8009c0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d04f      	beq.n	8009cb2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f000 fa9a 	bl	800a14c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	695b      	ldr	r3, [r3, #20]
 8009c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c22:	2b40      	cmp	r3, #64	; 0x40
 8009c24:	d141      	bne.n	8009caa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	3314      	adds	r3, #20
 8009c2c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c30:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c34:	e853 3f00 	ldrex	r3, [r3]
 8009c38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009c3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009c40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	3314      	adds	r3, #20
 8009c4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009c52:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009c56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009c5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009c62:	e841 2300 	strex	r3, r2, [r1]
 8009c66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009c6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d1d9      	bne.n	8009c26 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d013      	beq.n	8009ca2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c7e:	4a7d      	ldr	r2, [pc, #500]	; (8009e74 <HAL_UART_IRQHandler+0x3dc>)
 8009c80:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7fc f952 	bl	8005f30 <HAL_DMA_Abort_IT>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d016      	beq.n	8009cc0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c98:	687a      	ldr	r2, [r7, #4]
 8009c9a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009c9c:	4610      	mov	r0, r2
 8009c9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ca0:	e00e      	b.n	8009cc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 f990 	bl	8009fc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ca8:	e00a      	b.n	8009cc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f000 f98c 	bl	8009fc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cb0:	e006      	b.n	8009cc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f000 f988 	bl	8009fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2200      	movs	r2, #0
 8009cbc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009cbe:	e170      	b.n	8009fa2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cc0:	bf00      	nop
    return;
 8009cc2:	e16e      	b.n	8009fa2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cc8:	2b01      	cmp	r3, #1
 8009cca:	f040 814a 	bne.w	8009f62 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cd2:	f003 0310 	and.w	r3, r3, #16
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f000 8143 	beq.w	8009f62 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ce0:	f003 0310 	and.w	r3, r3, #16
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	f000 813c 	beq.w	8009f62 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009cea:	2300      	movs	r3, #0
 8009cec:	60bb      	str	r3, [r7, #8]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	60bb      	str	r3, [r7, #8]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	685b      	ldr	r3, [r3, #4]
 8009cfc:	60bb      	str	r3, [r7, #8]
 8009cfe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	695b      	ldr	r3, [r3, #20]
 8009d06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d0a:	2b40      	cmp	r3, #64	; 0x40
 8009d0c:	f040 80b4 	bne.w	8009e78 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009d1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	f000 8140 	beq.w	8009fa6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009d2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	f080 8139 	bcs.w	8009fa6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d3a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d40:	69db      	ldr	r3, [r3, #28]
 8009d42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d46:	f000 8088 	beq.w	8009e5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	330c      	adds	r3, #12
 8009d50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d58:	e853 3f00 	ldrex	r3, [r3]
 8009d5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009d60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	330c      	adds	r3, #12
 8009d72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009d76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009d7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009d82:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009d86:	e841 2300 	strex	r3, r2, [r1]
 8009d8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009d8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d1d9      	bne.n	8009d4a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	3314      	adds	r3, #20
 8009d9c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009da0:	e853 3f00 	ldrex	r3, [r3]
 8009da4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009da6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009da8:	f023 0301 	bic.w	r3, r3, #1
 8009dac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	3314      	adds	r3, #20
 8009db6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009dba:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009dbe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009dc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009dc6:	e841 2300 	strex	r3, r2, [r1]
 8009dca:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009dcc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d1e1      	bne.n	8009d96 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	3314      	adds	r3, #20
 8009dd8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ddc:	e853 3f00 	ldrex	r3, [r3]
 8009de0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009de2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009de4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009de8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	3314      	adds	r3, #20
 8009df2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009df6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009df8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dfa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009dfc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009dfe:	e841 2300 	strex	r3, r2, [r1]
 8009e02:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009e04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d1e3      	bne.n	8009dd2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2220      	movs	r2, #32
 8009e0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2200      	movs	r2, #0
 8009e16:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	330c      	adds	r3, #12
 8009e1e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e22:	e853 3f00 	ldrex	r3, [r3]
 8009e26:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009e28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e2a:	f023 0310 	bic.w	r3, r3, #16
 8009e2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	330c      	adds	r3, #12
 8009e38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009e3c:	65ba      	str	r2, [r7, #88]	; 0x58
 8009e3e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e40:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e42:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e44:	e841 2300 	strex	r3, r2, [r1]
 8009e48:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009e4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d1e3      	bne.n	8009e18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e54:	4618      	mov	r0, r3
 8009e56:	f7fb fffb 	bl	8005e50 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e62:	b29b      	uxth	r3, r3
 8009e64:	1ad3      	subs	r3, r2, r3
 8009e66:	b29b      	uxth	r3, r3
 8009e68:	4619      	mov	r1, r3
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f000 f8b6 	bl	8009fdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e70:	e099      	b.n	8009fa6 <HAL_UART_IRQHandler+0x50e>
 8009e72:	bf00      	nop
 8009e74:	0800a213 	.word	0x0800a213
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	1ad3      	subs	r3, r2, r3
 8009e84:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e8c:	b29b      	uxth	r3, r3
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	f000 808b 	beq.w	8009faa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009e94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	f000 8086 	beq.w	8009faa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	330c      	adds	r3, #12
 8009ea4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea8:	e853 3f00 	ldrex	r3, [r3]
 8009eac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009eae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009eb0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009eb4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	330c      	adds	r3, #12
 8009ebe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009ec2:	647a      	str	r2, [r7, #68]	; 0x44
 8009ec4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009ec8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009eca:	e841 2300 	strex	r3, r2, [r1]
 8009ece:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009ed0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d1e3      	bne.n	8009e9e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	3314      	adds	r3, #20
 8009edc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee0:	e853 3f00 	ldrex	r3, [r3]
 8009ee4:	623b      	str	r3, [r7, #32]
   return(result);
 8009ee6:	6a3b      	ldr	r3, [r7, #32]
 8009ee8:	f023 0301 	bic.w	r3, r3, #1
 8009eec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	3314      	adds	r3, #20
 8009ef6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009efa:	633a      	str	r2, [r7, #48]	; 0x30
 8009efc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009efe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f02:	e841 2300 	strex	r3, r2, [r1]
 8009f06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d1e3      	bne.n	8009ed6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2220      	movs	r2, #32
 8009f12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	330c      	adds	r3, #12
 8009f22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	e853 3f00 	ldrex	r3, [r3]
 8009f2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f023 0310 	bic.w	r3, r3, #16
 8009f32:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	330c      	adds	r3, #12
 8009f3c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009f40:	61fa      	str	r2, [r7, #28]
 8009f42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f44:	69b9      	ldr	r1, [r7, #24]
 8009f46:	69fa      	ldr	r2, [r7, #28]
 8009f48:	e841 2300 	strex	r3, r2, [r1]
 8009f4c:	617b      	str	r3, [r7, #20]
   return(result);
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d1e3      	bne.n	8009f1c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f58:	4619      	mov	r1, r3
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f000 f83e 	bl	8009fdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f60:	e023      	b.n	8009faa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d009      	beq.n	8009f82 <HAL_UART_IRQHandler+0x4ea>
 8009f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d003      	beq.n	8009f82 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 f95d 	bl	800a23a <UART_Transmit_IT>
    return;
 8009f80:	e014      	b.n	8009fac <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d00e      	beq.n	8009fac <HAL_UART_IRQHandler+0x514>
 8009f8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d008      	beq.n	8009fac <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 f99d 	bl	800a2da <UART_EndTransmit_IT>
    return;
 8009fa0:	e004      	b.n	8009fac <HAL_UART_IRQHandler+0x514>
    return;
 8009fa2:	bf00      	nop
 8009fa4:	e002      	b.n	8009fac <HAL_UART_IRQHandler+0x514>
      return;
 8009fa6:	bf00      	nop
 8009fa8:	e000      	b.n	8009fac <HAL_UART_IRQHandler+0x514>
      return;
 8009faa:	bf00      	nop
  }
}
 8009fac:	37e8      	adds	r7, #232	; 0xe8
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop

08009fb4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b083      	sub	sp, #12
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009fbc:	bf00      	nop
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b083      	sub	sp, #12
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009fd0:	bf00      	nop
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b083      	sub	sp, #12
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009fe8:	bf00      	nop
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b090      	sub	sp, #64	; 0x40
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	60f8      	str	r0, [r7, #12]
 8009ffc:	60b9      	str	r1, [r7, #8]
 8009ffe:	603b      	str	r3, [r7, #0]
 800a000:	4613      	mov	r3, r2
 800a002:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a004:	e050      	b.n	800a0a8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a006:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a008:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a00c:	d04c      	beq.n	800a0a8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a00e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a010:	2b00      	cmp	r3, #0
 800a012:	d007      	beq.n	800a024 <UART_WaitOnFlagUntilTimeout+0x30>
 800a014:	f7fb fba8 	bl	8005768 <HAL_GetTick>
 800a018:	4602      	mov	r2, r0
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	1ad3      	subs	r3, r2, r3
 800a01e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a020:	429a      	cmp	r2, r3
 800a022:	d241      	bcs.n	800a0a8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	330c      	adds	r3, #12
 800a02a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a02c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a02e:	e853 3f00 	ldrex	r3, [r3]
 800a032:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a036:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a03a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	330c      	adds	r3, #12
 800a042:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a044:	637a      	str	r2, [r7, #52]	; 0x34
 800a046:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a048:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a04a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a04c:	e841 2300 	strex	r3, r2, [r1]
 800a050:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a054:	2b00      	cmp	r3, #0
 800a056:	d1e5      	bne.n	800a024 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	3314      	adds	r3, #20
 800a05e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	e853 3f00 	ldrex	r3, [r3]
 800a066:	613b      	str	r3, [r7, #16]
   return(result);
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	f023 0301 	bic.w	r3, r3, #1
 800a06e:	63bb      	str	r3, [r7, #56]	; 0x38
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	3314      	adds	r3, #20
 800a076:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a078:	623a      	str	r2, [r7, #32]
 800a07a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a07c:	69f9      	ldr	r1, [r7, #28]
 800a07e:	6a3a      	ldr	r2, [r7, #32]
 800a080:	e841 2300 	strex	r3, r2, [r1]
 800a084:	61bb      	str	r3, [r7, #24]
   return(result);
 800a086:	69bb      	ldr	r3, [r7, #24]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d1e5      	bne.n	800a058 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2220      	movs	r2, #32
 800a090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2220      	movs	r2, #32
 800a098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a0a4:	2303      	movs	r3, #3
 800a0a6:	e00f      	b.n	800a0c8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	681a      	ldr	r2, [r3, #0]
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	4013      	ands	r3, r2
 800a0b2:	68ba      	ldr	r2, [r7, #8]
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	bf0c      	ite	eq
 800a0b8:	2301      	moveq	r3, #1
 800a0ba:	2300      	movne	r3, #0
 800a0bc:	b2db      	uxtb	r3, r3
 800a0be:	461a      	mov	r2, r3
 800a0c0:	79fb      	ldrb	r3, [r7, #7]
 800a0c2:	429a      	cmp	r2, r3
 800a0c4:	d09f      	beq.n	800a006 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a0c6:	2300      	movs	r3, #0
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3740      	adds	r7, #64	; 0x40
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}

0800a0d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b085      	sub	sp, #20
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	60f8      	str	r0, [r7, #12]
 800a0d8:	60b9      	str	r1, [r7, #8]
 800a0da:	4613      	mov	r3, r2
 800a0dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	68ba      	ldr	r2, [r7, #8]
 800a0e2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	88fa      	ldrh	r2, [r7, #6]
 800a0e8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	88fa      	ldrh	r2, [r7, #6]
 800a0ee:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2222      	movs	r2, #34	; 0x22
 800a0fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2200      	movs	r2, #0
 800a102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	691b      	ldr	r3, [r3, #16]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d007      	beq.n	800a11e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	68da      	ldr	r2, [r3, #12]
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a11c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	695a      	ldr	r2, [r3, #20]
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f042 0201 	orr.w	r2, r2, #1
 800a12c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	68da      	ldr	r2, [r3, #12]
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f042 0220 	orr.w	r2, r2, #32
 800a13c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a13e:	2300      	movs	r3, #0
}
 800a140:	4618      	mov	r0, r3
 800a142:	3714      	adds	r7, #20
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr

0800a14c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a14c:	b480      	push	{r7}
 800a14e:	b095      	sub	sp, #84	; 0x54
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	330c      	adds	r3, #12
 800a15a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a15c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a15e:	e853 3f00 	ldrex	r3, [r3]
 800a162:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a166:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a16a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	330c      	adds	r3, #12
 800a172:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a174:	643a      	str	r2, [r7, #64]	; 0x40
 800a176:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a178:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a17a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a17c:	e841 2300 	strex	r3, r2, [r1]
 800a180:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a184:	2b00      	cmp	r3, #0
 800a186:	d1e5      	bne.n	800a154 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	3314      	adds	r3, #20
 800a18e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a190:	6a3b      	ldr	r3, [r7, #32]
 800a192:	e853 3f00 	ldrex	r3, [r3]
 800a196:	61fb      	str	r3, [r7, #28]
   return(result);
 800a198:	69fb      	ldr	r3, [r7, #28]
 800a19a:	f023 0301 	bic.w	r3, r3, #1
 800a19e:	64bb      	str	r3, [r7, #72]	; 0x48
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	3314      	adds	r3, #20
 800a1a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a1a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a1aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a1ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a1b0:	e841 2300 	strex	r3, r2, [r1]
 800a1b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d1e5      	bne.n	800a188 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1c0:	2b01      	cmp	r3, #1
 800a1c2:	d119      	bne.n	800a1f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	330c      	adds	r3, #12
 800a1ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	e853 3f00 	ldrex	r3, [r3]
 800a1d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	f023 0310 	bic.w	r3, r3, #16
 800a1da:	647b      	str	r3, [r7, #68]	; 0x44
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	330c      	adds	r3, #12
 800a1e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a1e4:	61ba      	str	r2, [r7, #24]
 800a1e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1e8:	6979      	ldr	r1, [r7, #20]
 800a1ea:	69ba      	ldr	r2, [r7, #24]
 800a1ec:	e841 2300 	strex	r3, r2, [r1]
 800a1f0:	613b      	str	r3, [r7, #16]
   return(result);
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d1e5      	bne.n	800a1c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2220      	movs	r2, #32
 800a1fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2200      	movs	r2, #0
 800a204:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a206:	bf00      	nop
 800a208:	3754      	adds	r7, #84	; 0x54
 800a20a:	46bd      	mov	sp, r7
 800a20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a210:	4770      	bx	lr

0800a212 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a212:	b580      	push	{r7, lr}
 800a214:	b084      	sub	sp, #16
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a21e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	2200      	movs	r2, #0
 800a224:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	2200      	movs	r2, #0
 800a22a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a22c:	68f8      	ldr	r0, [r7, #12]
 800a22e:	f7ff fecb 	bl	8009fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a232:	bf00      	nop
 800a234:	3710      	adds	r7, #16
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a23a:	b480      	push	{r7}
 800a23c:	b085      	sub	sp, #20
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a248:	b2db      	uxtb	r3, r3
 800a24a:	2b21      	cmp	r3, #33	; 0x21
 800a24c:	d13e      	bne.n	800a2cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a256:	d114      	bne.n	800a282 <UART_Transmit_IT+0x48>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	691b      	ldr	r3, [r3, #16]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d110      	bne.n	800a282 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6a1b      	ldr	r3, [r3, #32]
 800a264:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	881b      	ldrh	r3, [r3, #0]
 800a26a:	461a      	mov	r2, r3
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a274:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6a1b      	ldr	r3, [r3, #32]
 800a27a:	1c9a      	adds	r2, r3, #2
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	621a      	str	r2, [r3, #32]
 800a280:	e008      	b.n	800a294 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6a1b      	ldr	r3, [r3, #32]
 800a286:	1c59      	adds	r1, r3, #1
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	6211      	str	r1, [r2, #32]
 800a28c:	781a      	ldrb	r2, [r3, #0]
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a298:	b29b      	uxth	r3, r3
 800a29a:	3b01      	subs	r3, #1
 800a29c:	b29b      	uxth	r3, r3
 800a29e:	687a      	ldr	r2, [r7, #4]
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d10f      	bne.n	800a2c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	68da      	ldr	r2, [r3, #12]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	68da      	ldr	r2, [r3, #12]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a2c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	e000      	b.n	800a2ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a2cc:	2302      	movs	r3, #2
  }
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3714      	adds	r7, #20
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr

0800a2da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a2da:	b580      	push	{r7, lr}
 800a2dc:	b082      	sub	sp, #8
 800a2de:	af00      	add	r7, sp, #0
 800a2e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	68da      	ldr	r2, [r3, #12]
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a2f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2220      	movs	r2, #32
 800a2f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f7ff fe5a 	bl	8009fb4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a300:	2300      	movs	r3, #0
}
 800a302:	4618      	mov	r0, r3
 800a304:	3708      	adds	r7, #8
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}

0800a30a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b08c      	sub	sp, #48	; 0x30
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a318:	b2db      	uxtb	r3, r3
 800a31a:	2b22      	cmp	r3, #34	; 0x22
 800a31c:	f040 80ab 	bne.w	800a476 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	689b      	ldr	r3, [r3, #8]
 800a324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a328:	d117      	bne.n	800a35a <UART_Receive_IT+0x50>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	691b      	ldr	r3, [r3, #16]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d113      	bne.n	800a35a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a332:	2300      	movs	r3, #0
 800a334:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a33a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	b29b      	uxth	r3, r3
 800a344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a348:	b29a      	uxth	r2, r3
 800a34a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a34c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a352:	1c9a      	adds	r2, r3, #2
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	629a      	str	r2, [r3, #40]	; 0x28
 800a358:	e026      	b.n	800a3a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a35e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a360:	2300      	movs	r3, #0
 800a362:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a36c:	d007      	beq.n	800a37e <UART_Receive_IT+0x74>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d10a      	bne.n	800a38c <UART_Receive_IT+0x82>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	691b      	ldr	r3, [r3, #16]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d106      	bne.n	800a38c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	685b      	ldr	r3, [r3, #4]
 800a384:	b2da      	uxtb	r2, r3
 800a386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a388:	701a      	strb	r2, [r3, #0]
 800a38a:	e008      	b.n	800a39e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	b2db      	uxtb	r3, r3
 800a394:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a398:	b2da      	uxtb	r2, r3
 800a39a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a39c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3a2:	1c5a      	adds	r2, r3, #1
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a3ac:	b29b      	uxth	r3, r3
 800a3ae:	3b01      	subs	r3, #1
 800a3b0:	b29b      	uxth	r3, r3
 800a3b2:	687a      	ldr	r2, [r7, #4]
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d15a      	bne.n	800a472 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	68da      	ldr	r2, [r3, #12]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f022 0220 	bic.w	r2, r2, #32
 800a3ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	68da      	ldr	r2, [r3, #12]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a3da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	695a      	ldr	r2, [r3, #20]
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f022 0201 	bic.w	r2, r2, #1
 800a3ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2220      	movs	r2, #32
 800a3f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	d135      	bne.n	800a468 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2200      	movs	r2, #0
 800a400:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	330c      	adds	r3, #12
 800a408:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	e853 3f00 	ldrex	r3, [r3]
 800a410:	613b      	str	r3, [r7, #16]
   return(result);
 800a412:	693b      	ldr	r3, [r7, #16]
 800a414:	f023 0310 	bic.w	r3, r3, #16
 800a418:	627b      	str	r3, [r7, #36]	; 0x24
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	330c      	adds	r3, #12
 800a420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a422:	623a      	str	r2, [r7, #32]
 800a424:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a426:	69f9      	ldr	r1, [r7, #28]
 800a428:	6a3a      	ldr	r2, [r7, #32]
 800a42a:	e841 2300 	strex	r3, r2, [r1]
 800a42e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a430:	69bb      	ldr	r3, [r7, #24]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d1e5      	bne.n	800a402 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f003 0310 	and.w	r3, r3, #16
 800a440:	2b10      	cmp	r3, #16
 800a442:	d10a      	bne.n	800a45a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a444:	2300      	movs	r3, #0
 800a446:	60fb      	str	r3, [r7, #12]
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	60fb      	str	r3, [r7, #12]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	685b      	ldr	r3, [r3, #4]
 800a456:	60fb      	str	r3, [r7, #12]
 800a458:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a45e:	4619      	mov	r1, r3
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f7ff fdbb 	bl	8009fdc <HAL_UARTEx_RxEventCallback>
 800a466:	e002      	b.n	800a46e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f7f7 fb83 	bl	8001b74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a46e:	2300      	movs	r3, #0
 800a470:	e002      	b.n	800a478 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a472:	2300      	movs	r3, #0
 800a474:	e000      	b.n	800a478 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a476:	2302      	movs	r3, #2
  }
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3730      	adds	r7, #48	; 0x30
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a480:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a484:	b0c0      	sub	sp, #256	; 0x100
 800a486:	af00      	add	r7, sp, #0
 800a488:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a48c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	691b      	ldr	r3, [r3, #16]
 800a494:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a49c:	68d9      	ldr	r1, [r3, #12]
 800a49e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4a2:	681a      	ldr	r2, [r3, #0]
 800a4a4:	ea40 0301 	orr.w	r3, r0, r1
 800a4a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a4aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4ae:	689a      	ldr	r2, [r3, #8]
 800a4b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4b4:	691b      	ldr	r3, [r3, #16]
 800a4b6:	431a      	orrs	r2, r3
 800a4b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4bc:	695b      	ldr	r3, [r3, #20]
 800a4be:	431a      	orrs	r2, r3
 800a4c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4c4:	69db      	ldr	r3, [r3, #28]
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a4cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	68db      	ldr	r3, [r3, #12]
 800a4d4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a4d8:	f021 010c 	bic.w	r1, r1, #12
 800a4dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4e0:	681a      	ldr	r2, [r3, #0]
 800a4e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a4e6:	430b      	orrs	r3, r1
 800a4e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a4ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	695b      	ldr	r3, [r3, #20]
 800a4f2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a4f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4fa:	6999      	ldr	r1, [r3, #24]
 800a4fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	ea40 0301 	orr.w	r3, r0, r1
 800a506:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a50c:	681a      	ldr	r2, [r3, #0]
 800a50e:	4b8f      	ldr	r3, [pc, #572]	; (800a74c <UART_SetConfig+0x2cc>)
 800a510:	429a      	cmp	r2, r3
 800a512:	d005      	beq.n	800a520 <UART_SetConfig+0xa0>
 800a514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	4b8d      	ldr	r3, [pc, #564]	; (800a750 <UART_SetConfig+0x2d0>)
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d104      	bne.n	800a52a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a520:	f7fd fb0a 	bl	8007b38 <HAL_RCC_GetPCLK2Freq>
 800a524:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a528:	e003      	b.n	800a532 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a52a:	f7fd faf1 	bl	8007b10 <HAL_RCC_GetPCLK1Freq>
 800a52e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a532:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a536:	69db      	ldr	r3, [r3, #28]
 800a538:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a53c:	f040 810c 	bne.w	800a758 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a540:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a544:	2200      	movs	r2, #0
 800a546:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a54a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a54e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a552:	4622      	mov	r2, r4
 800a554:	462b      	mov	r3, r5
 800a556:	1891      	adds	r1, r2, r2
 800a558:	65b9      	str	r1, [r7, #88]	; 0x58
 800a55a:	415b      	adcs	r3, r3
 800a55c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a55e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a562:	4621      	mov	r1, r4
 800a564:	eb12 0801 	adds.w	r8, r2, r1
 800a568:	4629      	mov	r1, r5
 800a56a:	eb43 0901 	adc.w	r9, r3, r1
 800a56e:	f04f 0200 	mov.w	r2, #0
 800a572:	f04f 0300 	mov.w	r3, #0
 800a576:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a57a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a57e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a582:	4690      	mov	r8, r2
 800a584:	4699      	mov	r9, r3
 800a586:	4623      	mov	r3, r4
 800a588:	eb18 0303 	adds.w	r3, r8, r3
 800a58c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a590:	462b      	mov	r3, r5
 800a592:	eb49 0303 	adc.w	r3, r9, r3
 800a596:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a59a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a59e:	685b      	ldr	r3, [r3, #4]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a5a6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a5aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a5ae:	460b      	mov	r3, r1
 800a5b0:	18db      	adds	r3, r3, r3
 800a5b2:	653b      	str	r3, [r7, #80]	; 0x50
 800a5b4:	4613      	mov	r3, r2
 800a5b6:	eb42 0303 	adc.w	r3, r2, r3
 800a5ba:	657b      	str	r3, [r7, #84]	; 0x54
 800a5bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a5c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a5c4:	f7f6 fb1a 	bl	8000bfc <__aeabi_uldivmod>
 800a5c8:	4602      	mov	r2, r0
 800a5ca:	460b      	mov	r3, r1
 800a5cc:	4b61      	ldr	r3, [pc, #388]	; (800a754 <UART_SetConfig+0x2d4>)
 800a5ce:	fba3 2302 	umull	r2, r3, r3, r2
 800a5d2:	095b      	lsrs	r3, r3, #5
 800a5d4:	011c      	lsls	r4, r3, #4
 800a5d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a5da:	2200      	movs	r2, #0
 800a5dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a5e0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a5e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a5e8:	4642      	mov	r2, r8
 800a5ea:	464b      	mov	r3, r9
 800a5ec:	1891      	adds	r1, r2, r2
 800a5ee:	64b9      	str	r1, [r7, #72]	; 0x48
 800a5f0:	415b      	adcs	r3, r3
 800a5f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a5f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a5f8:	4641      	mov	r1, r8
 800a5fa:	eb12 0a01 	adds.w	sl, r2, r1
 800a5fe:	4649      	mov	r1, r9
 800a600:	eb43 0b01 	adc.w	fp, r3, r1
 800a604:	f04f 0200 	mov.w	r2, #0
 800a608:	f04f 0300 	mov.w	r3, #0
 800a60c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a610:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a614:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a618:	4692      	mov	sl, r2
 800a61a:	469b      	mov	fp, r3
 800a61c:	4643      	mov	r3, r8
 800a61e:	eb1a 0303 	adds.w	r3, sl, r3
 800a622:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a626:	464b      	mov	r3, r9
 800a628:	eb4b 0303 	adc.w	r3, fp, r3
 800a62c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a634:	685b      	ldr	r3, [r3, #4]
 800a636:	2200      	movs	r2, #0
 800a638:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a63c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a640:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a644:	460b      	mov	r3, r1
 800a646:	18db      	adds	r3, r3, r3
 800a648:	643b      	str	r3, [r7, #64]	; 0x40
 800a64a:	4613      	mov	r3, r2
 800a64c:	eb42 0303 	adc.w	r3, r2, r3
 800a650:	647b      	str	r3, [r7, #68]	; 0x44
 800a652:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a656:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a65a:	f7f6 facf 	bl	8000bfc <__aeabi_uldivmod>
 800a65e:	4602      	mov	r2, r0
 800a660:	460b      	mov	r3, r1
 800a662:	4611      	mov	r1, r2
 800a664:	4b3b      	ldr	r3, [pc, #236]	; (800a754 <UART_SetConfig+0x2d4>)
 800a666:	fba3 2301 	umull	r2, r3, r3, r1
 800a66a:	095b      	lsrs	r3, r3, #5
 800a66c:	2264      	movs	r2, #100	; 0x64
 800a66e:	fb02 f303 	mul.w	r3, r2, r3
 800a672:	1acb      	subs	r3, r1, r3
 800a674:	00db      	lsls	r3, r3, #3
 800a676:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a67a:	4b36      	ldr	r3, [pc, #216]	; (800a754 <UART_SetConfig+0x2d4>)
 800a67c:	fba3 2302 	umull	r2, r3, r3, r2
 800a680:	095b      	lsrs	r3, r3, #5
 800a682:	005b      	lsls	r3, r3, #1
 800a684:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a688:	441c      	add	r4, r3
 800a68a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a68e:	2200      	movs	r2, #0
 800a690:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a694:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a698:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a69c:	4642      	mov	r2, r8
 800a69e:	464b      	mov	r3, r9
 800a6a0:	1891      	adds	r1, r2, r2
 800a6a2:	63b9      	str	r1, [r7, #56]	; 0x38
 800a6a4:	415b      	adcs	r3, r3
 800a6a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a6ac:	4641      	mov	r1, r8
 800a6ae:	1851      	adds	r1, r2, r1
 800a6b0:	6339      	str	r1, [r7, #48]	; 0x30
 800a6b2:	4649      	mov	r1, r9
 800a6b4:	414b      	adcs	r3, r1
 800a6b6:	637b      	str	r3, [r7, #52]	; 0x34
 800a6b8:	f04f 0200 	mov.w	r2, #0
 800a6bc:	f04f 0300 	mov.w	r3, #0
 800a6c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a6c4:	4659      	mov	r1, fp
 800a6c6:	00cb      	lsls	r3, r1, #3
 800a6c8:	4651      	mov	r1, sl
 800a6ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a6ce:	4651      	mov	r1, sl
 800a6d0:	00ca      	lsls	r2, r1, #3
 800a6d2:	4610      	mov	r0, r2
 800a6d4:	4619      	mov	r1, r3
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	4642      	mov	r2, r8
 800a6da:	189b      	adds	r3, r3, r2
 800a6dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a6e0:	464b      	mov	r3, r9
 800a6e2:	460a      	mov	r2, r1
 800a6e4:	eb42 0303 	adc.w	r3, r2, r3
 800a6e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a6ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6f0:	685b      	ldr	r3, [r3, #4]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a6f8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a6fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a700:	460b      	mov	r3, r1
 800a702:	18db      	adds	r3, r3, r3
 800a704:	62bb      	str	r3, [r7, #40]	; 0x28
 800a706:	4613      	mov	r3, r2
 800a708:	eb42 0303 	adc.w	r3, r2, r3
 800a70c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a70e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a712:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a716:	f7f6 fa71 	bl	8000bfc <__aeabi_uldivmod>
 800a71a:	4602      	mov	r2, r0
 800a71c:	460b      	mov	r3, r1
 800a71e:	4b0d      	ldr	r3, [pc, #52]	; (800a754 <UART_SetConfig+0x2d4>)
 800a720:	fba3 1302 	umull	r1, r3, r3, r2
 800a724:	095b      	lsrs	r3, r3, #5
 800a726:	2164      	movs	r1, #100	; 0x64
 800a728:	fb01 f303 	mul.w	r3, r1, r3
 800a72c:	1ad3      	subs	r3, r2, r3
 800a72e:	00db      	lsls	r3, r3, #3
 800a730:	3332      	adds	r3, #50	; 0x32
 800a732:	4a08      	ldr	r2, [pc, #32]	; (800a754 <UART_SetConfig+0x2d4>)
 800a734:	fba2 2303 	umull	r2, r3, r2, r3
 800a738:	095b      	lsrs	r3, r3, #5
 800a73a:	f003 0207 	and.w	r2, r3, #7
 800a73e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	4422      	add	r2, r4
 800a746:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a748:	e106      	b.n	800a958 <UART_SetConfig+0x4d8>
 800a74a:	bf00      	nop
 800a74c:	40011000 	.word	0x40011000
 800a750:	40011400 	.word	0x40011400
 800a754:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a758:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a75c:	2200      	movs	r2, #0
 800a75e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a762:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a766:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a76a:	4642      	mov	r2, r8
 800a76c:	464b      	mov	r3, r9
 800a76e:	1891      	adds	r1, r2, r2
 800a770:	6239      	str	r1, [r7, #32]
 800a772:	415b      	adcs	r3, r3
 800a774:	627b      	str	r3, [r7, #36]	; 0x24
 800a776:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a77a:	4641      	mov	r1, r8
 800a77c:	1854      	adds	r4, r2, r1
 800a77e:	4649      	mov	r1, r9
 800a780:	eb43 0501 	adc.w	r5, r3, r1
 800a784:	f04f 0200 	mov.w	r2, #0
 800a788:	f04f 0300 	mov.w	r3, #0
 800a78c:	00eb      	lsls	r3, r5, #3
 800a78e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a792:	00e2      	lsls	r2, r4, #3
 800a794:	4614      	mov	r4, r2
 800a796:	461d      	mov	r5, r3
 800a798:	4643      	mov	r3, r8
 800a79a:	18e3      	adds	r3, r4, r3
 800a79c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a7a0:	464b      	mov	r3, r9
 800a7a2:	eb45 0303 	adc.w	r3, r5, r3
 800a7a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a7aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a7b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a7ba:	f04f 0200 	mov.w	r2, #0
 800a7be:	f04f 0300 	mov.w	r3, #0
 800a7c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a7c6:	4629      	mov	r1, r5
 800a7c8:	008b      	lsls	r3, r1, #2
 800a7ca:	4621      	mov	r1, r4
 800a7cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a7d0:	4621      	mov	r1, r4
 800a7d2:	008a      	lsls	r2, r1, #2
 800a7d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a7d8:	f7f6 fa10 	bl	8000bfc <__aeabi_uldivmod>
 800a7dc:	4602      	mov	r2, r0
 800a7de:	460b      	mov	r3, r1
 800a7e0:	4b60      	ldr	r3, [pc, #384]	; (800a964 <UART_SetConfig+0x4e4>)
 800a7e2:	fba3 2302 	umull	r2, r3, r3, r2
 800a7e6:	095b      	lsrs	r3, r3, #5
 800a7e8:	011c      	lsls	r4, r3, #4
 800a7ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a7f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a7f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a7fc:	4642      	mov	r2, r8
 800a7fe:	464b      	mov	r3, r9
 800a800:	1891      	adds	r1, r2, r2
 800a802:	61b9      	str	r1, [r7, #24]
 800a804:	415b      	adcs	r3, r3
 800a806:	61fb      	str	r3, [r7, #28]
 800a808:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a80c:	4641      	mov	r1, r8
 800a80e:	1851      	adds	r1, r2, r1
 800a810:	6139      	str	r1, [r7, #16]
 800a812:	4649      	mov	r1, r9
 800a814:	414b      	adcs	r3, r1
 800a816:	617b      	str	r3, [r7, #20]
 800a818:	f04f 0200 	mov.w	r2, #0
 800a81c:	f04f 0300 	mov.w	r3, #0
 800a820:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a824:	4659      	mov	r1, fp
 800a826:	00cb      	lsls	r3, r1, #3
 800a828:	4651      	mov	r1, sl
 800a82a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a82e:	4651      	mov	r1, sl
 800a830:	00ca      	lsls	r2, r1, #3
 800a832:	4610      	mov	r0, r2
 800a834:	4619      	mov	r1, r3
 800a836:	4603      	mov	r3, r0
 800a838:	4642      	mov	r2, r8
 800a83a:	189b      	adds	r3, r3, r2
 800a83c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a840:	464b      	mov	r3, r9
 800a842:	460a      	mov	r2, r1
 800a844:	eb42 0303 	adc.w	r3, r2, r3
 800a848:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a84c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a850:	685b      	ldr	r3, [r3, #4]
 800a852:	2200      	movs	r2, #0
 800a854:	67bb      	str	r3, [r7, #120]	; 0x78
 800a856:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a858:	f04f 0200 	mov.w	r2, #0
 800a85c:	f04f 0300 	mov.w	r3, #0
 800a860:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a864:	4649      	mov	r1, r9
 800a866:	008b      	lsls	r3, r1, #2
 800a868:	4641      	mov	r1, r8
 800a86a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a86e:	4641      	mov	r1, r8
 800a870:	008a      	lsls	r2, r1, #2
 800a872:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a876:	f7f6 f9c1 	bl	8000bfc <__aeabi_uldivmod>
 800a87a:	4602      	mov	r2, r0
 800a87c:	460b      	mov	r3, r1
 800a87e:	4611      	mov	r1, r2
 800a880:	4b38      	ldr	r3, [pc, #224]	; (800a964 <UART_SetConfig+0x4e4>)
 800a882:	fba3 2301 	umull	r2, r3, r3, r1
 800a886:	095b      	lsrs	r3, r3, #5
 800a888:	2264      	movs	r2, #100	; 0x64
 800a88a:	fb02 f303 	mul.w	r3, r2, r3
 800a88e:	1acb      	subs	r3, r1, r3
 800a890:	011b      	lsls	r3, r3, #4
 800a892:	3332      	adds	r3, #50	; 0x32
 800a894:	4a33      	ldr	r2, [pc, #204]	; (800a964 <UART_SetConfig+0x4e4>)
 800a896:	fba2 2303 	umull	r2, r3, r2, r3
 800a89a:	095b      	lsrs	r3, r3, #5
 800a89c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a8a0:	441c      	add	r4, r3
 800a8a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	673b      	str	r3, [r7, #112]	; 0x70
 800a8aa:	677a      	str	r2, [r7, #116]	; 0x74
 800a8ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a8b0:	4642      	mov	r2, r8
 800a8b2:	464b      	mov	r3, r9
 800a8b4:	1891      	adds	r1, r2, r2
 800a8b6:	60b9      	str	r1, [r7, #8]
 800a8b8:	415b      	adcs	r3, r3
 800a8ba:	60fb      	str	r3, [r7, #12]
 800a8bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a8c0:	4641      	mov	r1, r8
 800a8c2:	1851      	adds	r1, r2, r1
 800a8c4:	6039      	str	r1, [r7, #0]
 800a8c6:	4649      	mov	r1, r9
 800a8c8:	414b      	adcs	r3, r1
 800a8ca:	607b      	str	r3, [r7, #4]
 800a8cc:	f04f 0200 	mov.w	r2, #0
 800a8d0:	f04f 0300 	mov.w	r3, #0
 800a8d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a8d8:	4659      	mov	r1, fp
 800a8da:	00cb      	lsls	r3, r1, #3
 800a8dc:	4651      	mov	r1, sl
 800a8de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a8e2:	4651      	mov	r1, sl
 800a8e4:	00ca      	lsls	r2, r1, #3
 800a8e6:	4610      	mov	r0, r2
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	4642      	mov	r2, r8
 800a8ee:	189b      	adds	r3, r3, r2
 800a8f0:	66bb      	str	r3, [r7, #104]	; 0x68
 800a8f2:	464b      	mov	r3, r9
 800a8f4:	460a      	mov	r2, r1
 800a8f6:	eb42 0303 	adc.w	r3, r2, r3
 800a8fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a8fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a900:	685b      	ldr	r3, [r3, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	663b      	str	r3, [r7, #96]	; 0x60
 800a906:	667a      	str	r2, [r7, #100]	; 0x64
 800a908:	f04f 0200 	mov.w	r2, #0
 800a90c:	f04f 0300 	mov.w	r3, #0
 800a910:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a914:	4649      	mov	r1, r9
 800a916:	008b      	lsls	r3, r1, #2
 800a918:	4641      	mov	r1, r8
 800a91a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a91e:	4641      	mov	r1, r8
 800a920:	008a      	lsls	r2, r1, #2
 800a922:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a926:	f7f6 f969 	bl	8000bfc <__aeabi_uldivmod>
 800a92a:	4602      	mov	r2, r0
 800a92c:	460b      	mov	r3, r1
 800a92e:	4b0d      	ldr	r3, [pc, #52]	; (800a964 <UART_SetConfig+0x4e4>)
 800a930:	fba3 1302 	umull	r1, r3, r3, r2
 800a934:	095b      	lsrs	r3, r3, #5
 800a936:	2164      	movs	r1, #100	; 0x64
 800a938:	fb01 f303 	mul.w	r3, r1, r3
 800a93c:	1ad3      	subs	r3, r2, r3
 800a93e:	011b      	lsls	r3, r3, #4
 800a940:	3332      	adds	r3, #50	; 0x32
 800a942:	4a08      	ldr	r2, [pc, #32]	; (800a964 <UART_SetConfig+0x4e4>)
 800a944:	fba2 2303 	umull	r2, r3, r2, r3
 800a948:	095b      	lsrs	r3, r3, #5
 800a94a:	f003 020f 	and.w	r2, r3, #15
 800a94e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4422      	add	r2, r4
 800a956:	609a      	str	r2, [r3, #8]
}
 800a958:	bf00      	nop
 800a95a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a95e:	46bd      	mov	sp, r7
 800a960:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a964:	51eb851f 	.word	0x51eb851f

0800a968 <__NVIC_SetPriority>:
{
 800a968:	b480      	push	{r7}
 800a96a:	b083      	sub	sp, #12
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	4603      	mov	r3, r0
 800a970:	6039      	str	r1, [r7, #0]
 800a972:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	db0a      	blt.n	800a992 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	b2da      	uxtb	r2, r3
 800a980:	490c      	ldr	r1, [pc, #48]	; (800a9b4 <__NVIC_SetPriority+0x4c>)
 800a982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a986:	0112      	lsls	r2, r2, #4
 800a988:	b2d2      	uxtb	r2, r2
 800a98a:	440b      	add	r3, r1
 800a98c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a990:	e00a      	b.n	800a9a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	b2da      	uxtb	r2, r3
 800a996:	4908      	ldr	r1, [pc, #32]	; (800a9b8 <__NVIC_SetPriority+0x50>)
 800a998:	79fb      	ldrb	r3, [r7, #7]
 800a99a:	f003 030f 	and.w	r3, r3, #15
 800a99e:	3b04      	subs	r3, #4
 800a9a0:	0112      	lsls	r2, r2, #4
 800a9a2:	b2d2      	uxtb	r2, r2
 800a9a4:	440b      	add	r3, r1
 800a9a6:	761a      	strb	r2, [r3, #24]
}
 800a9a8:	bf00      	nop
 800a9aa:	370c      	adds	r7, #12
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b2:	4770      	bx	lr
 800a9b4:	e000e100 	.word	0xe000e100
 800a9b8:	e000ed00 	.word	0xe000ed00

0800a9bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a9c0:	4b05      	ldr	r3, [pc, #20]	; (800a9d8 <SysTick_Handler+0x1c>)
 800a9c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a9c4:	f001 fcfe 	bl	800c3c4 <xTaskGetSchedulerState>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	2b01      	cmp	r3, #1
 800a9cc:	d001      	beq.n	800a9d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a9ce:	f002 fae3 	bl	800cf98 <xPortSysTickHandler>
  }
}
 800a9d2:	bf00      	nop
 800a9d4:	bd80      	pop	{r7, pc}
 800a9d6:	bf00      	nop
 800a9d8:	e000e010 	.word	0xe000e010

0800a9dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a9e0:	2100      	movs	r1, #0
 800a9e2:	f06f 0004 	mvn.w	r0, #4
 800a9e6:	f7ff ffbf 	bl	800a968 <__NVIC_SetPriority>
#endif
}
 800a9ea:	bf00      	nop
 800a9ec:	bd80      	pop	{r7, pc}
	...

0800a9f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a9f0:	b480      	push	{r7}
 800a9f2:	b083      	sub	sp, #12
 800a9f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a9f6:	f3ef 8305 	mrs	r3, IPSR
 800a9fa:	603b      	str	r3, [r7, #0]
  return(result);
 800a9fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d003      	beq.n	800aa0a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800aa02:	f06f 0305 	mvn.w	r3, #5
 800aa06:	607b      	str	r3, [r7, #4]
 800aa08:	e00c      	b.n	800aa24 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800aa0a:	4b0a      	ldr	r3, [pc, #40]	; (800aa34 <osKernelInitialize+0x44>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d105      	bne.n	800aa1e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aa12:	4b08      	ldr	r3, [pc, #32]	; (800aa34 <osKernelInitialize+0x44>)
 800aa14:	2201      	movs	r2, #1
 800aa16:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	607b      	str	r3, [r7, #4]
 800aa1c:	e002      	b.n	800aa24 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800aa1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aa24:	687b      	ldr	r3, [r7, #4]
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	370c      	adds	r7, #12
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa30:	4770      	bx	lr
 800aa32:	bf00      	nop
 800aa34:	20000598 	.word	0x20000598

0800aa38 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b082      	sub	sp, #8
 800aa3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa3e:	f3ef 8305 	mrs	r3, IPSR
 800aa42:	603b      	str	r3, [r7, #0]
  return(result);
 800aa44:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d003      	beq.n	800aa52 <osKernelStart+0x1a>
    stat = osErrorISR;
 800aa4a:	f06f 0305 	mvn.w	r3, #5
 800aa4e:	607b      	str	r3, [r7, #4]
 800aa50:	e010      	b.n	800aa74 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800aa52:	4b0b      	ldr	r3, [pc, #44]	; (800aa80 <osKernelStart+0x48>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	2b01      	cmp	r3, #1
 800aa58:	d109      	bne.n	800aa6e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800aa5a:	f7ff ffbf 	bl	800a9dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800aa5e:	4b08      	ldr	r3, [pc, #32]	; (800aa80 <osKernelStart+0x48>)
 800aa60:	2202      	movs	r2, #2
 800aa62:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800aa64:	f001 f866 	bl	800bb34 <vTaskStartScheduler>
      stat = osOK;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	607b      	str	r3, [r7, #4]
 800aa6c:	e002      	b.n	800aa74 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800aa6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa72:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aa74:	687b      	ldr	r3, [r7, #4]
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	3708      	adds	r7, #8
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	bf00      	nop
 800aa80:	20000598 	.word	0x20000598

0800aa84 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b08e      	sub	sp, #56	; 0x38
 800aa88:	af04      	add	r7, sp, #16
 800aa8a:	60f8      	str	r0, [r7, #12]
 800aa8c:	60b9      	str	r1, [r7, #8]
 800aa8e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800aa90:	2300      	movs	r3, #0
 800aa92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa94:	f3ef 8305 	mrs	r3, IPSR
 800aa98:	617b      	str	r3, [r7, #20]
  return(result);
 800aa9a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d17e      	bne.n	800ab9e <osThreadNew+0x11a>
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d07b      	beq.n	800ab9e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800aaa6:	2380      	movs	r3, #128	; 0x80
 800aaa8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800aaaa:	2318      	movs	r3, #24
 800aaac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800aaae:	2300      	movs	r3, #0
 800aab0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800aab2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aab6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d045      	beq.n	800ab4a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d002      	beq.n	800aacc <osThreadNew+0x48>
        name = attr->name;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	699b      	ldr	r3, [r3, #24]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d002      	beq.n	800aada <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	699b      	ldr	r3, [r3, #24]
 800aad8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aada:	69fb      	ldr	r3, [r7, #28]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d008      	beq.n	800aaf2 <osThreadNew+0x6e>
 800aae0:	69fb      	ldr	r3, [r7, #28]
 800aae2:	2b38      	cmp	r3, #56	; 0x38
 800aae4:	d805      	bhi.n	800aaf2 <osThreadNew+0x6e>
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	685b      	ldr	r3, [r3, #4]
 800aaea:	f003 0301 	and.w	r3, r3, #1
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d001      	beq.n	800aaf6 <osThreadNew+0x72>
        return (NULL);
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	e054      	b.n	800aba0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	695b      	ldr	r3, [r3, #20]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d003      	beq.n	800ab06 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	695b      	ldr	r3, [r3, #20]
 800ab02:	089b      	lsrs	r3, r3, #2
 800ab04:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	689b      	ldr	r3, [r3, #8]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d00e      	beq.n	800ab2c <osThreadNew+0xa8>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	2b5b      	cmp	r3, #91	; 0x5b
 800ab14:	d90a      	bls.n	800ab2c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d006      	beq.n	800ab2c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	695b      	ldr	r3, [r3, #20]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d002      	beq.n	800ab2c <osThreadNew+0xa8>
        mem = 1;
 800ab26:	2301      	movs	r3, #1
 800ab28:	61bb      	str	r3, [r7, #24]
 800ab2a:	e010      	b.n	800ab4e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	689b      	ldr	r3, [r3, #8]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d10c      	bne.n	800ab4e <osThreadNew+0xca>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	68db      	ldr	r3, [r3, #12]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d108      	bne.n	800ab4e <osThreadNew+0xca>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	691b      	ldr	r3, [r3, #16]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d104      	bne.n	800ab4e <osThreadNew+0xca>
          mem = 0;
 800ab44:	2300      	movs	r3, #0
 800ab46:	61bb      	str	r3, [r7, #24]
 800ab48:	e001      	b.n	800ab4e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ab4e:	69bb      	ldr	r3, [r7, #24]
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	d110      	bne.n	800ab76 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ab58:	687a      	ldr	r2, [r7, #4]
 800ab5a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ab5c:	9202      	str	r2, [sp, #8]
 800ab5e:	9301      	str	r3, [sp, #4]
 800ab60:	69fb      	ldr	r3, [r7, #28]
 800ab62:	9300      	str	r3, [sp, #0]
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	6a3a      	ldr	r2, [r7, #32]
 800ab68:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab6a:	68f8      	ldr	r0, [r7, #12]
 800ab6c:	f000 fe0c 	bl	800b788 <xTaskCreateStatic>
 800ab70:	4603      	mov	r3, r0
 800ab72:	613b      	str	r3, [r7, #16]
 800ab74:	e013      	b.n	800ab9e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ab76:	69bb      	ldr	r3, [r7, #24]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d110      	bne.n	800ab9e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ab7c:	6a3b      	ldr	r3, [r7, #32]
 800ab7e:	b29a      	uxth	r2, r3
 800ab80:	f107 0310 	add.w	r3, r7, #16
 800ab84:	9301      	str	r3, [sp, #4]
 800ab86:	69fb      	ldr	r3, [r7, #28]
 800ab88:	9300      	str	r3, [sp, #0]
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab8e:	68f8      	ldr	r0, [r7, #12]
 800ab90:	f000 fe57 	bl	800b842 <xTaskCreate>
 800ab94:	4603      	mov	r3, r0
 800ab96:	2b01      	cmp	r3, #1
 800ab98:	d001      	beq.n	800ab9e <osThreadNew+0x11a>
            hTask = NULL;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ab9e:	693b      	ldr	r3, [r7, #16]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3728      	adds	r7, #40	; 0x28
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b084      	sub	sp, #16
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abb0:	f3ef 8305 	mrs	r3, IPSR
 800abb4:	60bb      	str	r3, [r7, #8]
  return(result);
 800abb6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d003      	beq.n	800abc4 <osDelay+0x1c>
    stat = osErrorISR;
 800abbc:	f06f 0305 	mvn.w	r3, #5
 800abc0:	60fb      	str	r3, [r7, #12]
 800abc2:	e007      	b.n	800abd4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800abc4:	2300      	movs	r3, #0
 800abc6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d002      	beq.n	800abd4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 ff7c 	bl	800bacc <vTaskDelay>
    }
  }

  return (stat);
 800abd4:	68fb      	ldr	r3, [r7, #12]
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3710      	adds	r7, #16
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
	...

0800abe0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800abe0:	b480      	push	{r7}
 800abe2:	b085      	sub	sp, #20
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	60f8      	str	r0, [r7, #12]
 800abe8:	60b9      	str	r1, [r7, #8]
 800abea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	4a07      	ldr	r2, [pc, #28]	; (800ac0c <vApplicationGetIdleTaskMemory+0x2c>)
 800abf0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	4a06      	ldr	r2, [pc, #24]	; (800ac10 <vApplicationGetIdleTaskMemory+0x30>)
 800abf6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2280      	movs	r2, #128	; 0x80
 800abfc:	601a      	str	r2, [r3, #0]
}
 800abfe:	bf00      	nop
 800ac00:	3714      	adds	r7, #20
 800ac02:	46bd      	mov	sp, r7
 800ac04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac08:	4770      	bx	lr
 800ac0a:	bf00      	nop
 800ac0c:	2000059c 	.word	0x2000059c
 800ac10:	200005f8 	.word	0x200005f8

0800ac14 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ac14:	b480      	push	{r7}
 800ac16:	b085      	sub	sp, #20
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	60f8      	str	r0, [r7, #12]
 800ac1c:	60b9      	str	r1, [r7, #8]
 800ac1e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	4a07      	ldr	r2, [pc, #28]	; (800ac40 <vApplicationGetTimerTaskMemory+0x2c>)
 800ac24:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	4a06      	ldr	r2, [pc, #24]	; (800ac44 <vApplicationGetTimerTaskMemory+0x30>)
 800ac2a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ac32:	601a      	str	r2, [r3, #0]
}
 800ac34:	bf00      	nop
 800ac36:	3714      	adds	r7, #20
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3e:	4770      	bx	lr
 800ac40:	200007f8 	.word	0x200007f8
 800ac44:	20000854 	.word	0x20000854

0800ac48 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b083      	sub	sp, #12
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f103 0208 	add.w	r2, r3, #8
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ac60:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f103 0208 	add.w	r2, r3, #8
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	f103 0208 	add.w	r2, r3, #8
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ac7c:	bf00      	nop
 800ac7e:	370c      	adds	r7, #12
 800ac80:	46bd      	mov	sp, r7
 800ac82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac86:	4770      	bx	lr

0800ac88 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b083      	sub	sp, #12
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2200      	movs	r2, #0
 800ac94:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ac96:	bf00      	nop
 800ac98:	370c      	adds	r7, #12
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca0:	4770      	bx	lr

0800aca2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aca2:	b480      	push	{r7}
 800aca4:	b085      	sub	sp, #20
 800aca6:	af00      	add	r7, sp, #0
 800aca8:	6078      	str	r0, [r7, #4]
 800acaa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	68fa      	ldr	r2, [r7, #12]
 800acb6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	689a      	ldr	r2, [r3, #8]
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	689b      	ldr	r3, [r3, #8]
 800acc4:	683a      	ldr	r2, [r7, #0]
 800acc6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	683a      	ldr	r2, [r7, #0]
 800accc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	687a      	ldr	r2, [r7, #4]
 800acd2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	1c5a      	adds	r2, r3, #1
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	601a      	str	r2, [r3, #0]
}
 800acde:	bf00      	nop
 800ace0:	3714      	adds	r7, #20
 800ace2:	46bd      	mov	sp, r7
 800ace4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace8:	4770      	bx	lr

0800acea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800acea:	b480      	push	{r7}
 800acec:	b085      	sub	sp, #20
 800acee:	af00      	add	r7, sp, #0
 800acf0:	6078      	str	r0, [r7, #4]
 800acf2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ad00:	d103      	bne.n	800ad0a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	691b      	ldr	r3, [r3, #16]
 800ad06:	60fb      	str	r3, [r7, #12]
 800ad08:	e00c      	b.n	800ad24 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	3308      	adds	r3, #8
 800ad0e:	60fb      	str	r3, [r7, #12]
 800ad10:	e002      	b.n	800ad18 <vListInsert+0x2e>
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	60fb      	str	r3, [r7, #12]
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	685b      	ldr	r3, [r3, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	68ba      	ldr	r2, [r7, #8]
 800ad20:	429a      	cmp	r2, r3
 800ad22:	d2f6      	bcs.n	800ad12 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	685a      	ldr	r2, [r3, #4]
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	685b      	ldr	r3, [r3, #4]
 800ad30:	683a      	ldr	r2, [r7, #0]
 800ad32:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	68fa      	ldr	r2, [r7, #12]
 800ad38:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	683a      	ldr	r2, [r7, #0]
 800ad3e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	687a      	ldr	r2, [r7, #4]
 800ad44:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	1c5a      	adds	r2, r3, #1
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	601a      	str	r2, [r3, #0]
}
 800ad50:	bf00      	nop
 800ad52:	3714      	adds	r7, #20
 800ad54:	46bd      	mov	sp, r7
 800ad56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5a:	4770      	bx	lr

0800ad5c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b085      	sub	sp, #20
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	691b      	ldr	r3, [r3, #16]
 800ad68:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	685b      	ldr	r3, [r3, #4]
 800ad6e:	687a      	ldr	r2, [r7, #4]
 800ad70:	6892      	ldr	r2, [r2, #8]
 800ad72:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	689b      	ldr	r3, [r3, #8]
 800ad78:	687a      	ldr	r2, [r7, #4]
 800ad7a:	6852      	ldr	r2, [r2, #4]
 800ad7c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	685b      	ldr	r3, [r3, #4]
 800ad82:	687a      	ldr	r2, [r7, #4]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d103      	bne.n	800ad90 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	689a      	ldr	r2, [r3, #8]
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2200      	movs	r2, #0
 800ad94:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	1e5a      	subs	r2, r3, #1
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681b      	ldr	r3, [r3, #0]
}
 800ada4:	4618      	mov	r0, r3
 800ada6:	3714      	adds	r7, #20
 800ada8:	46bd      	mov	sp, r7
 800adaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adae:	4770      	bx	lr

0800adb0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
 800adb8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d10a      	bne.n	800adda <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800adc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adc8:	f383 8811 	msr	BASEPRI, r3
 800adcc:	f3bf 8f6f 	isb	sy
 800add0:	f3bf 8f4f 	dsb	sy
 800add4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800add6:	bf00      	nop
 800add8:	e7fe      	b.n	800add8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800adda:	f002 f84b 	bl	800ce74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	681a      	ldr	r2, [r3, #0]
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ade6:	68f9      	ldr	r1, [r7, #12]
 800ade8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800adea:	fb01 f303 	mul.w	r3, r1, r3
 800adee:	441a      	add	r2, r3
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2200      	movs	r2, #0
 800adf8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681a      	ldr	r2, [r3, #0]
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	681a      	ldr	r2, [r3, #0]
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae0a:	3b01      	subs	r3, #1
 800ae0c:	68f9      	ldr	r1, [r7, #12]
 800ae0e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ae10:	fb01 f303 	mul.w	r3, r1, r3
 800ae14:	441a      	add	r2, r3
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	22ff      	movs	r2, #255	; 0xff
 800ae1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	22ff      	movs	r2, #255	; 0xff
 800ae26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d114      	bne.n	800ae5a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	691b      	ldr	r3, [r3, #16]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d01a      	beq.n	800ae6e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	3310      	adds	r3, #16
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f001 f903 	bl	800c048 <xTaskRemoveFromEventList>
 800ae42:	4603      	mov	r3, r0
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d012      	beq.n	800ae6e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ae48:	4b0c      	ldr	r3, [pc, #48]	; (800ae7c <xQueueGenericReset+0xcc>)
 800ae4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae4e:	601a      	str	r2, [r3, #0]
 800ae50:	f3bf 8f4f 	dsb	sy
 800ae54:	f3bf 8f6f 	isb	sy
 800ae58:	e009      	b.n	800ae6e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	3310      	adds	r3, #16
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f7ff fef2 	bl	800ac48 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	3324      	adds	r3, #36	; 0x24
 800ae68:	4618      	mov	r0, r3
 800ae6a:	f7ff feed 	bl	800ac48 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ae6e:	f002 f831 	bl	800ced4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ae72:	2301      	movs	r3, #1
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3710      	adds	r7, #16
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}
 800ae7c:	e000ed04 	.word	0xe000ed04

0800ae80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b08e      	sub	sp, #56	; 0x38
 800ae84:	af02      	add	r7, sp, #8
 800ae86:	60f8      	str	r0, [r7, #12]
 800ae88:	60b9      	str	r1, [r7, #8]
 800ae8a:	607a      	str	r2, [r7, #4]
 800ae8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d10a      	bne.n	800aeaa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ae94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae98:	f383 8811 	msr	BASEPRI, r3
 800ae9c:	f3bf 8f6f 	isb	sy
 800aea0:	f3bf 8f4f 	dsb	sy
 800aea4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800aea6:	bf00      	nop
 800aea8:	e7fe      	b.n	800aea8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d10a      	bne.n	800aec6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800aeb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb4:	f383 8811 	msr	BASEPRI, r3
 800aeb8:	f3bf 8f6f 	isb	sy
 800aebc:	f3bf 8f4f 	dsb	sy
 800aec0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aec2:	bf00      	nop
 800aec4:	e7fe      	b.n	800aec4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d002      	beq.n	800aed2 <xQueueGenericCreateStatic+0x52>
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d001      	beq.n	800aed6 <xQueueGenericCreateStatic+0x56>
 800aed2:	2301      	movs	r3, #1
 800aed4:	e000      	b.n	800aed8 <xQueueGenericCreateStatic+0x58>
 800aed6:	2300      	movs	r3, #0
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d10a      	bne.n	800aef2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800aedc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee0:	f383 8811 	msr	BASEPRI, r3
 800aee4:	f3bf 8f6f 	isb	sy
 800aee8:	f3bf 8f4f 	dsb	sy
 800aeec:	623b      	str	r3, [r7, #32]
}
 800aeee:	bf00      	nop
 800aef0:	e7fe      	b.n	800aef0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d102      	bne.n	800aefe <xQueueGenericCreateStatic+0x7e>
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d101      	bne.n	800af02 <xQueueGenericCreateStatic+0x82>
 800aefe:	2301      	movs	r3, #1
 800af00:	e000      	b.n	800af04 <xQueueGenericCreateStatic+0x84>
 800af02:	2300      	movs	r3, #0
 800af04:	2b00      	cmp	r3, #0
 800af06:	d10a      	bne.n	800af1e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800af08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af0c:	f383 8811 	msr	BASEPRI, r3
 800af10:	f3bf 8f6f 	isb	sy
 800af14:	f3bf 8f4f 	dsb	sy
 800af18:	61fb      	str	r3, [r7, #28]
}
 800af1a:	bf00      	nop
 800af1c:	e7fe      	b.n	800af1c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800af1e:	2350      	movs	r3, #80	; 0x50
 800af20:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	2b50      	cmp	r3, #80	; 0x50
 800af26:	d00a      	beq.n	800af3e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800af28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af2c:	f383 8811 	msr	BASEPRI, r3
 800af30:	f3bf 8f6f 	isb	sy
 800af34:	f3bf 8f4f 	dsb	sy
 800af38:	61bb      	str	r3, [r7, #24]
}
 800af3a:	bf00      	nop
 800af3c:	e7fe      	b.n	800af3c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800af3e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800af44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af46:	2b00      	cmp	r3, #0
 800af48:	d00d      	beq.n	800af66 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800af4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af4c:	2201      	movs	r2, #1
 800af4e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800af52:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800af56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af58:	9300      	str	r3, [sp, #0]
 800af5a:	4613      	mov	r3, r2
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	68b9      	ldr	r1, [r7, #8]
 800af60:	68f8      	ldr	r0, [r7, #12]
 800af62:	f000 f805 	bl	800af70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800af68:	4618      	mov	r0, r3
 800af6a:	3730      	adds	r7, #48	; 0x30
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd80      	pop	{r7, pc}

0800af70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b084      	sub	sp, #16
 800af74:	af00      	add	r7, sp, #0
 800af76:	60f8      	str	r0, [r7, #12]
 800af78:	60b9      	str	r1, [r7, #8]
 800af7a:	607a      	str	r2, [r7, #4]
 800af7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d103      	bne.n	800af8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800af84:	69bb      	ldr	r3, [r7, #24]
 800af86:	69ba      	ldr	r2, [r7, #24]
 800af88:	601a      	str	r2, [r3, #0]
 800af8a:	e002      	b.n	800af92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800af8c:	69bb      	ldr	r3, [r7, #24]
 800af8e:	687a      	ldr	r2, [r7, #4]
 800af90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	68fa      	ldr	r2, [r7, #12]
 800af96:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800af98:	69bb      	ldr	r3, [r7, #24]
 800af9a:	68ba      	ldr	r2, [r7, #8]
 800af9c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800af9e:	2101      	movs	r1, #1
 800afa0:	69b8      	ldr	r0, [r7, #24]
 800afa2:	f7ff ff05 	bl	800adb0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800afa6:	69bb      	ldr	r3, [r7, #24]
 800afa8:	78fa      	ldrb	r2, [r7, #3]
 800afaa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800afae:	bf00      	nop
 800afb0:	3710      	adds	r7, #16
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}
	...

0800afb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b08e      	sub	sp, #56	; 0x38
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	60b9      	str	r1, [r7, #8]
 800afc2:	607a      	str	r2, [r7, #4]
 800afc4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800afc6:	2300      	movs	r3, #0
 800afc8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800afce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d10a      	bne.n	800afea <xQueueGenericSend+0x32>
	__asm volatile
 800afd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd8:	f383 8811 	msr	BASEPRI, r3
 800afdc:	f3bf 8f6f 	isb	sy
 800afe0:	f3bf 8f4f 	dsb	sy
 800afe4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800afe6:	bf00      	nop
 800afe8:	e7fe      	b.n	800afe8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d103      	bne.n	800aff8 <xQueueGenericSend+0x40>
 800aff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d101      	bne.n	800affc <xQueueGenericSend+0x44>
 800aff8:	2301      	movs	r3, #1
 800affa:	e000      	b.n	800affe <xQueueGenericSend+0x46>
 800affc:	2300      	movs	r3, #0
 800affe:	2b00      	cmp	r3, #0
 800b000:	d10a      	bne.n	800b018 <xQueueGenericSend+0x60>
	__asm volatile
 800b002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b006:	f383 8811 	msr	BASEPRI, r3
 800b00a:	f3bf 8f6f 	isb	sy
 800b00e:	f3bf 8f4f 	dsb	sy
 800b012:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b014:	bf00      	nop
 800b016:	e7fe      	b.n	800b016 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	2b02      	cmp	r3, #2
 800b01c:	d103      	bne.n	800b026 <xQueueGenericSend+0x6e>
 800b01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b022:	2b01      	cmp	r3, #1
 800b024:	d101      	bne.n	800b02a <xQueueGenericSend+0x72>
 800b026:	2301      	movs	r3, #1
 800b028:	e000      	b.n	800b02c <xQueueGenericSend+0x74>
 800b02a:	2300      	movs	r3, #0
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d10a      	bne.n	800b046 <xQueueGenericSend+0x8e>
	__asm volatile
 800b030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b034:	f383 8811 	msr	BASEPRI, r3
 800b038:	f3bf 8f6f 	isb	sy
 800b03c:	f3bf 8f4f 	dsb	sy
 800b040:	623b      	str	r3, [r7, #32]
}
 800b042:	bf00      	nop
 800b044:	e7fe      	b.n	800b044 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b046:	f001 f9bd 	bl	800c3c4 <xTaskGetSchedulerState>
 800b04a:	4603      	mov	r3, r0
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d102      	bne.n	800b056 <xQueueGenericSend+0x9e>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d101      	bne.n	800b05a <xQueueGenericSend+0xa2>
 800b056:	2301      	movs	r3, #1
 800b058:	e000      	b.n	800b05c <xQueueGenericSend+0xa4>
 800b05a:	2300      	movs	r3, #0
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d10a      	bne.n	800b076 <xQueueGenericSend+0xbe>
	__asm volatile
 800b060:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b064:	f383 8811 	msr	BASEPRI, r3
 800b068:	f3bf 8f6f 	isb	sy
 800b06c:	f3bf 8f4f 	dsb	sy
 800b070:	61fb      	str	r3, [r7, #28]
}
 800b072:	bf00      	nop
 800b074:	e7fe      	b.n	800b074 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b076:	f001 fefd 	bl	800ce74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b07a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b07c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b07e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b082:	429a      	cmp	r2, r3
 800b084:	d302      	bcc.n	800b08c <xQueueGenericSend+0xd4>
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	2b02      	cmp	r3, #2
 800b08a:	d129      	bne.n	800b0e0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b08c:	683a      	ldr	r2, [r7, #0]
 800b08e:	68b9      	ldr	r1, [r7, #8]
 800b090:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b092:	f000 fa0b 	bl	800b4ac <prvCopyDataToQueue>
 800b096:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b09a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d010      	beq.n	800b0c2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0a2:	3324      	adds	r3, #36	; 0x24
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	f000 ffcf 	bl	800c048 <xTaskRemoveFromEventList>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d013      	beq.n	800b0d8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b0b0:	4b3f      	ldr	r3, [pc, #252]	; (800b1b0 <xQueueGenericSend+0x1f8>)
 800b0b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0b6:	601a      	str	r2, [r3, #0]
 800b0b8:	f3bf 8f4f 	dsb	sy
 800b0bc:	f3bf 8f6f 	isb	sy
 800b0c0:	e00a      	b.n	800b0d8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b0c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d007      	beq.n	800b0d8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b0c8:	4b39      	ldr	r3, [pc, #228]	; (800b1b0 <xQueueGenericSend+0x1f8>)
 800b0ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0ce:	601a      	str	r2, [r3, #0]
 800b0d0:	f3bf 8f4f 	dsb	sy
 800b0d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b0d8:	f001 fefc 	bl	800ced4 <vPortExitCritical>
				return pdPASS;
 800b0dc:	2301      	movs	r3, #1
 800b0de:	e063      	b.n	800b1a8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d103      	bne.n	800b0ee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b0e6:	f001 fef5 	bl	800ced4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	e05c      	b.n	800b1a8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b0ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d106      	bne.n	800b102 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b0f4:	f107 0314 	add.w	r3, r7, #20
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f001 f809 	bl	800c110 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b0fe:	2301      	movs	r3, #1
 800b100:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b102:	f001 fee7 	bl	800ced4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b106:	f000 fd7b 	bl	800bc00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b10a:	f001 feb3 	bl	800ce74 <vPortEnterCritical>
 800b10e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b110:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b114:	b25b      	sxtb	r3, r3
 800b116:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b11a:	d103      	bne.n	800b124 <xQueueGenericSend+0x16c>
 800b11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b11e:	2200      	movs	r2, #0
 800b120:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b126:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b12a:	b25b      	sxtb	r3, r3
 800b12c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b130:	d103      	bne.n	800b13a <xQueueGenericSend+0x182>
 800b132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b134:	2200      	movs	r2, #0
 800b136:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b13a:	f001 fecb 	bl	800ced4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b13e:	1d3a      	adds	r2, r7, #4
 800b140:	f107 0314 	add.w	r3, r7, #20
 800b144:	4611      	mov	r1, r2
 800b146:	4618      	mov	r0, r3
 800b148:	f000 fff8 	bl	800c13c <xTaskCheckForTimeOut>
 800b14c:	4603      	mov	r3, r0
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d124      	bne.n	800b19c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b152:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b154:	f000 faa2 	bl	800b69c <prvIsQueueFull>
 800b158:	4603      	mov	r3, r0
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d018      	beq.n	800b190 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b15e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b160:	3310      	adds	r3, #16
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	4611      	mov	r1, r2
 800b166:	4618      	mov	r0, r3
 800b168:	f000 ff1e 	bl	800bfa8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b16c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b16e:	f000 fa2d 	bl	800b5cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b172:	f000 fd53 	bl	800bc1c <xTaskResumeAll>
 800b176:	4603      	mov	r3, r0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	f47f af7c 	bne.w	800b076 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b17e:	4b0c      	ldr	r3, [pc, #48]	; (800b1b0 <xQueueGenericSend+0x1f8>)
 800b180:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b184:	601a      	str	r2, [r3, #0]
 800b186:	f3bf 8f4f 	dsb	sy
 800b18a:	f3bf 8f6f 	isb	sy
 800b18e:	e772      	b.n	800b076 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b190:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b192:	f000 fa1b 	bl	800b5cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b196:	f000 fd41 	bl	800bc1c <xTaskResumeAll>
 800b19a:	e76c      	b.n	800b076 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b19c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b19e:	f000 fa15 	bl	800b5cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b1a2:	f000 fd3b 	bl	800bc1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b1a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3738      	adds	r7, #56	; 0x38
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	e000ed04 	.word	0xe000ed04

0800b1b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b090      	sub	sp, #64	; 0x40
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	60f8      	str	r0, [r7, #12]
 800b1bc:	60b9      	str	r1, [r7, #8]
 800b1be:	607a      	str	r2, [r7, #4]
 800b1c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b1c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d10a      	bne.n	800b1e2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b1cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1d0:	f383 8811 	msr	BASEPRI, r3
 800b1d4:	f3bf 8f6f 	isb	sy
 800b1d8:	f3bf 8f4f 	dsb	sy
 800b1dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b1de:	bf00      	nop
 800b1e0:	e7fe      	b.n	800b1e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d103      	bne.n	800b1f0 <xQueueGenericSendFromISR+0x3c>
 800b1e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d101      	bne.n	800b1f4 <xQueueGenericSendFromISR+0x40>
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	e000      	b.n	800b1f6 <xQueueGenericSendFromISR+0x42>
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d10a      	bne.n	800b210 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1fe:	f383 8811 	msr	BASEPRI, r3
 800b202:	f3bf 8f6f 	isb	sy
 800b206:	f3bf 8f4f 	dsb	sy
 800b20a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b20c:	bf00      	nop
 800b20e:	e7fe      	b.n	800b20e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	2b02      	cmp	r3, #2
 800b214:	d103      	bne.n	800b21e <xQueueGenericSendFromISR+0x6a>
 800b216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b21a:	2b01      	cmp	r3, #1
 800b21c:	d101      	bne.n	800b222 <xQueueGenericSendFromISR+0x6e>
 800b21e:	2301      	movs	r3, #1
 800b220:	e000      	b.n	800b224 <xQueueGenericSendFromISR+0x70>
 800b222:	2300      	movs	r3, #0
 800b224:	2b00      	cmp	r3, #0
 800b226:	d10a      	bne.n	800b23e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b22c:	f383 8811 	msr	BASEPRI, r3
 800b230:	f3bf 8f6f 	isb	sy
 800b234:	f3bf 8f4f 	dsb	sy
 800b238:	623b      	str	r3, [r7, #32]
}
 800b23a:	bf00      	nop
 800b23c:	e7fe      	b.n	800b23c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b23e:	f001 fefb 	bl	800d038 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b242:	f3ef 8211 	mrs	r2, BASEPRI
 800b246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b24a:	f383 8811 	msr	BASEPRI, r3
 800b24e:	f3bf 8f6f 	isb	sy
 800b252:	f3bf 8f4f 	dsb	sy
 800b256:	61fa      	str	r2, [r7, #28]
 800b258:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b25a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b25c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b25e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b260:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b266:	429a      	cmp	r2, r3
 800b268:	d302      	bcc.n	800b270 <xQueueGenericSendFromISR+0xbc>
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	2b02      	cmp	r3, #2
 800b26e:	d12f      	bne.n	800b2d0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b272:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b276:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b27c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b27e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b280:	683a      	ldr	r2, [r7, #0]
 800b282:	68b9      	ldr	r1, [r7, #8]
 800b284:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b286:	f000 f911 	bl	800b4ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b28a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b28e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b292:	d112      	bne.n	800b2ba <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d016      	beq.n	800b2ca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b29c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b29e:	3324      	adds	r3, #36	; 0x24
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	f000 fed1 	bl	800c048 <xTaskRemoveFromEventList>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d00e      	beq.n	800b2ca <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d00b      	beq.n	800b2ca <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2201      	movs	r2, #1
 800b2b6:	601a      	str	r2, [r3, #0]
 800b2b8:	e007      	b.n	800b2ca <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b2ba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b2be:	3301      	adds	r3, #1
 800b2c0:	b2db      	uxtb	r3, r3
 800b2c2:	b25a      	sxtb	r2, r3
 800b2c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b2ce:	e001      	b.n	800b2d4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b2d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2d6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b2de:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b2e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	3740      	adds	r7, #64	; 0x40
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	bd80      	pop	{r7, pc}
	...

0800b2ec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b08c      	sub	sp, #48	; 0x30
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	60f8      	str	r0, [r7, #12]
 800b2f4:	60b9      	str	r1, [r7, #8]
 800b2f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b302:	2b00      	cmp	r3, #0
 800b304:	d10a      	bne.n	800b31c <xQueueReceive+0x30>
	__asm volatile
 800b306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b30a:	f383 8811 	msr	BASEPRI, r3
 800b30e:	f3bf 8f6f 	isb	sy
 800b312:	f3bf 8f4f 	dsb	sy
 800b316:	623b      	str	r3, [r7, #32]
}
 800b318:	bf00      	nop
 800b31a:	e7fe      	b.n	800b31a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b31c:	68bb      	ldr	r3, [r7, #8]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d103      	bne.n	800b32a <xQueueReceive+0x3e>
 800b322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b326:	2b00      	cmp	r3, #0
 800b328:	d101      	bne.n	800b32e <xQueueReceive+0x42>
 800b32a:	2301      	movs	r3, #1
 800b32c:	e000      	b.n	800b330 <xQueueReceive+0x44>
 800b32e:	2300      	movs	r3, #0
 800b330:	2b00      	cmp	r3, #0
 800b332:	d10a      	bne.n	800b34a <xQueueReceive+0x5e>
	__asm volatile
 800b334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b338:	f383 8811 	msr	BASEPRI, r3
 800b33c:	f3bf 8f6f 	isb	sy
 800b340:	f3bf 8f4f 	dsb	sy
 800b344:	61fb      	str	r3, [r7, #28]
}
 800b346:	bf00      	nop
 800b348:	e7fe      	b.n	800b348 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b34a:	f001 f83b 	bl	800c3c4 <xTaskGetSchedulerState>
 800b34e:	4603      	mov	r3, r0
 800b350:	2b00      	cmp	r3, #0
 800b352:	d102      	bne.n	800b35a <xQueueReceive+0x6e>
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d101      	bne.n	800b35e <xQueueReceive+0x72>
 800b35a:	2301      	movs	r3, #1
 800b35c:	e000      	b.n	800b360 <xQueueReceive+0x74>
 800b35e:	2300      	movs	r3, #0
 800b360:	2b00      	cmp	r3, #0
 800b362:	d10a      	bne.n	800b37a <xQueueReceive+0x8e>
	__asm volatile
 800b364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b368:	f383 8811 	msr	BASEPRI, r3
 800b36c:	f3bf 8f6f 	isb	sy
 800b370:	f3bf 8f4f 	dsb	sy
 800b374:	61bb      	str	r3, [r7, #24]
}
 800b376:	bf00      	nop
 800b378:	e7fe      	b.n	800b378 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b37a:	f001 fd7b 	bl	800ce74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b382:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b386:	2b00      	cmp	r3, #0
 800b388:	d01f      	beq.n	800b3ca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b38a:	68b9      	ldr	r1, [r7, #8]
 800b38c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b38e:	f000 f8f7 	bl	800b580 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b394:	1e5a      	subs	r2, r3, #1
 800b396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b398:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b39a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b39c:	691b      	ldr	r3, [r3, #16]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d00f      	beq.n	800b3c2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b3a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3a4:	3310      	adds	r3, #16
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f000 fe4e 	bl	800c048 <xTaskRemoveFromEventList>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d007      	beq.n	800b3c2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b3b2:	4b3d      	ldr	r3, [pc, #244]	; (800b4a8 <xQueueReceive+0x1bc>)
 800b3b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3b8:	601a      	str	r2, [r3, #0]
 800b3ba:	f3bf 8f4f 	dsb	sy
 800b3be:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b3c2:	f001 fd87 	bl	800ced4 <vPortExitCritical>
				return pdPASS;
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	e069      	b.n	800b49e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d103      	bne.n	800b3d8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b3d0:	f001 fd80 	bl	800ced4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	e062      	b.n	800b49e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b3d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d106      	bne.n	800b3ec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b3de:	f107 0310 	add.w	r3, r7, #16
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f000 fe94 	bl	800c110 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b3ec:	f001 fd72 	bl	800ced4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b3f0:	f000 fc06 	bl	800bc00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b3f4:	f001 fd3e 	bl	800ce74 <vPortEnterCritical>
 800b3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b3fe:	b25b      	sxtb	r3, r3
 800b400:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b404:	d103      	bne.n	800b40e <xQueueReceive+0x122>
 800b406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b408:	2200      	movs	r2, #0
 800b40a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b40e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b410:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b414:	b25b      	sxtb	r3, r3
 800b416:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b41a:	d103      	bne.n	800b424 <xQueueReceive+0x138>
 800b41c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b41e:	2200      	movs	r2, #0
 800b420:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b424:	f001 fd56 	bl	800ced4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b428:	1d3a      	adds	r2, r7, #4
 800b42a:	f107 0310 	add.w	r3, r7, #16
 800b42e:	4611      	mov	r1, r2
 800b430:	4618      	mov	r0, r3
 800b432:	f000 fe83 	bl	800c13c <xTaskCheckForTimeOut>
 800b436:	4603      	mov	r3, r0
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d123      	bne.n	800b484 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b43c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b43e:	f000 f917 	bl	800b670 <prvIsQueueEmpty>
 800b442:	4603      	mov	r3, r0
 800b444:	2b00      	cmp	r3, #0
 800b446:	d017      	beq.n	800b478 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b44a:	3324      	adds	r3, #36	; 0x24
 800b44c:	687a      	ldr	r2, [r7, #4]
 800b44e:	4611      	mov	r1, r2
 800b450:	4618      	mov	r0, r3
 800b452:	f000 fda9 	bl	800bfa8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b456:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b458:	f000 f8b8 	bl	800b5cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b45c:	f000 fbde 	bl	800bc1c <xTaskResumeAll>
 800b460:	4603      	mov	r3, r0
 800b462:	2b00      	cmp	r3, #0
 800b464:	d189      	bne.n	800b37a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b466:	4b10      	ldr	r3, [pc, #64]	; (800b4a8 <xQueueReceive+0x1bc>)
 800b468:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b46c:	601a      	str	r2, [r3, #0]
 800b46e:	f3bf 8f4f 	dsb	sy
 800b472:	f3bf 8f6f 	isb	sy
 800b476:	e780      	b.n	800b37a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b478:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b47a:	f000 f8a7 	bl	800b5cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b47e:	f000 fbcd 	bl	800bc1c <xTaskResumeAll>
 800b482:	e77a      	b.n	800b37a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b484:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b486:	f000 f8a1 	bl	800b5cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b48a:	f000 fbc7 	bl	800bc1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b48e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b490:	f000 f8ee 	bl	800b670 <prvIsQueueEmpty>
 800b494:	4603      	mov	r3, r0
 800b496:	2b00      	cmp	r3, #0
 800b498:	f43f af6f 	beq.w	800b37a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b49c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3730      	adds	r7, #48	; 0x30
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}
 800b4a6:	bf00      	nop
 800b4a8:	e000ed04 	.word	0xe000ed04

0800b4ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b086      	sub	sp, #24
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	60f8      	str	r0, [r7, #12]
 800b4b4:	60b9      	str	r1, [r7, #8]
 800b4b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d10d      	bne.n	800b4e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d14d      	bne.n	800b56e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	689b      	ldr	r3, [r3, #8]
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	f000 ff92 	bl	800c400 <xTaskPriorityDisinherit>
 800b4dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	609a      	str	r2, [r3, #8]
 800b4e4:	e043      	b.n	800b56e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d119      	bne.n	800b520 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	6858      	ldr	r0, [r3, #4]
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4f4:	461a      	mov	r2, r3
 800b4f6:	68b9      	ldr	r1, [r7, #8]
 800b4f8:	f002 fb62 	bl	800dbc0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	685a      	ldr	r2, [r3, #4]
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b504:	441a      	add	r2, r3
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	685a      	ldr	r2, [r3, #4]
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	689b      	ldr	r3, [r3, #8]
 800b512:	429a      	cmp	r2, r3
 800b514:	d32b      	bcc.n	800b56e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681a      	ldr	r2, [r3, #0]
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	605a      	str	r2, [r3, #4]
 800b51e:	e026      	b.n	800b56e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	68d8      	ldr	r0, [r3, #12]
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b528:	461a      	mov	r2, r3
 800b52a:	68b9      	ldr	r1, [r7, #8]
 800b52c:	f002 fb48 	bl	800dbc0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	68da      	ldr	r2, [r3, #12]
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b538:	425b      	negs	r3, r3
 800b53a:	441a      	add	r2, r3
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	68da      	ldr	r2, [r3, #12]
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	429a      	cmp	r2, r3
 800b54a:	d207      	bcs.n	800b55c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	689a      	ldr	r2, [r3, #8]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b554:	425b      	negs	r3, r3
 800b556:	441a      	add	r2, r3
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2b02      	cmp	r3, #2
 800b560:	d105      	bne.n	800b56e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b562:	693b      	ldr	r3, [r7, #16]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d002      	beq.n	800b56e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b568:	693b      	ldr	r3, [r7, #16]
 800b56a:	3b01      	subs	r3, #1
 800b56c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	1c5a      	adds	r2, r3, #1
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b576:	697b      	ldr	r3, [r7, #20]
}
 800b578:	4618      	mov	r0, r3
 800b57a:	3718      	adds	r7, #24
 800b57c:	46bd      	mov	sp, r7
 800b57e:	bd80      	pop	{r7, pc}

0800b580 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b082      	sub	sp, #8
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d018      	beq.n	800b5c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	68da      	ldr	r2, [r3, #12]
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b59a:	441a      	add	r2, r3
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	68da      	ldr	r2, [r3, #12]
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	689b      	ldr	r3, [r3, #8]
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	d303      	bcc.n	800b5b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681a      	ldr	r2, [r3, #0]
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	68d9      	ldr	r1, [r3, #12]
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5bc:	461a      	mov	r2, r3
 800b5be:	6838      	ldr	r0, [r7, #0]
 800b5c0:	f002 fafe 	bl	800dbc0 <memcpy>
	}
}
 800b5c4:	bf00      	nop
 800b5c6:	3708      	adds	r7, #8
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}

0800b5cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b5d4:	f001 fc4e 	bl	800ce74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b5de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5e0:	e011      	b.n	800b606 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d012      	beq.n	800b610 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	3324      	adds	r3, #36	; 0x24
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f000 fd2a 	bl	800c048 <xTaskRemoveFromEventList>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d001      	beq.n	800b5fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b5fa:	f000 fe01 	bl	800c200 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b5fe:	7bfb      	ldrb	r3, [r7, #15]
 800b600:	3b01      	subs	r3, #1
 800b602:	b2db      	uxtb	r3, r3
 800b604:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	dce9      	bgt.n	800b5e2 <prvUnlockQueue+0x16>
 800b60e:	e000      	b.n	800b612 <prvUnlockQueue+0x46>
					break;
 800b610:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	22ff      	movs	r2, #255	; 0xff
 800b616:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b61a:	f001 fc5b 	bl	800ced4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b61e:	f001 fc29 	bl	800ce74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b628:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b62a:	e011      	b.n	800b650 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	691b      	ldr	r3, [r3, #16]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d012      	beq.n	800b65a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	3310      	adds	r3, #16
 800b638:	4618      	mov	r0, r3
 800b63a:	f000 fd05 	bl	800c048 <xTaskRemoveFromEventList>
 800b63e:	4603      	mov	r3, r0
 800b640:	2b00      	cmp	r3, #0
 800b642:	d001      	beq.n	800b648 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b644:	f000 fddc 	bl	800c200 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b648:	7bbb      	ldrb	r3, [r7, #14]
 800b64a:	3b01      	subs	r3, #1
 800b64c:	b2db      	uxtb	r3, r3
 800b64e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b650:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b654:	2b00      	cmp	r3, #0
 800b656:	dce9      	bgt.n	800b62c <prvUnlockQueue+0x60>
 800b658:	e000      	b.n	800b65c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b65a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	22ff      	movs	r2, #255	; 0xff
 800b660:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b664:	f001 fc36 	bl	800ced4 <vPortExitCritical>
}
 800b668:	bf00      	nop
 800b66a:	3710      	adds	r7, #16
 800b66c:	46bd      	mov	sp, r7
 800b66e:	bd80      	pop	{r7, pc}

0800b670 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b084      	sub	sp, #16
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b678:	f001 fbfc 	bl	800ce74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b680:	2b00      	cmp	r3, #0
 800b682:	d102      	bne.n	800b68a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b684:	2301      	movs	r3, #1
 800b686:	60fb      	str	r3, [r7, #12]
 800b688:	e001      	b.n	800b68e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b68a:	2300      	movs	r3, #0
 800b68c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b68e:	f001 fc21 	bl	800ced4 <vPortExitCritical>

	return xReturn;
 800b692:	68fb      	ldr	r3, [r7, #12]
}
 800b694:	4618      	mov	r0, r3
 800b696:	3710      	adds	r7, #16
 800b698:	46bd      	mov	sp, r7
 800b69a:	bd80      	pop	{r7, pc}

0800b69c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b084      	sub	sp, #16
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b6a4:	f001 fbe6 	bl	800ce74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6b0:	429a      	cmp	r2, r3
 800b6b2:	d102      	bne.n	800b6ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	60fb      	str	r3, [r7, #12]
 800b6b8:	e001      	b.n	800b6be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b6be:	f001 fc09 	bl	800ced4 <vPortExitCritical>

	return xReturn;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
}
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	3710      	adds	r7, #16
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bd80      	pop	{r7, pc}

0800b6cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b6cc:	b480      	push	{r7}
 800b6ce:	b085      	sub	sp, #20
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
 800b6d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	60fb      	str	r3, [r7, #12]
 800b6da:	e014      	b.n	800b706 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b6dc:	4a0f      	ldr	r2, [pc, #60]	; (800b71c <vQueueAddToRegistry+0x50>)
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d10b      	bne.n	800b700 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b6e8:	490c      	ldr	r1, [pc, #48]	; (800b71c <vQueueAddToRegistry+0x50>)
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	683a      	ldr	r2, [r7, #0]
 800b6ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b6f2:	4a0a      	ldr	r2, [pc, #40]	; (800b71c <vQueueAddToRegistry+0x50>)
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	00db      	lsls	r3, r3, #3
 800b6f8:	4413      	add	r3, r2
 800b6fa:	687a      	ldr	r2, [r7, #4]
 800b6fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b6fe:	e006      	b.n	800b70e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	3301      	adds	r3, #1
 800b704:	60fb      	str	r3, [r7, #12]
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	2b07      	cmp	r3, #7
 800b70a:	d9e7      	bls.n	800b6dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b70c:	bf00      	nop
 800b70e:	bf00      	nop
 800b710:	3714      	adds	r7, #20
 800b712:	46bd      	mov	sp, r7
 800b714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b718:	4770      	bx	lr
 800b71a:	bf00      	nop
 800b71c:	20000c54 	.word	0x20000c54

0800b720 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b720:	b580      	push	{r7, lr}
 800b722:	b086      	sub	sp, #24
 800b724:	af00      	add	r7, sp, #0
 800b726:	60f8      	str	r0, [r7, #12]
 800b728:	60b9      	str	r1, [r7, #8]
 800b72a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b730:	f001 fba0 	bl	800ce74 <vPortEnterCritical>
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b73a:	b25b      	sxtb	r3, r3
 800b73c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b740:	d103      	bne.n	800b74a <vQueueWaitForMessageRestricted+0x2a>
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	2200      	movs	r2, #0
 800b746:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b750:	b25b      	sxtb	r3, r3
 800b752:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b756:	d103      	bne.n	800b760 <vQueueWaitForMessageRestricted+0x40>
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	2200      	movs	r2, #0
 800b75c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b760:	f001 fbb8 	bl	800ced4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b764:	697b      	ldr	r3, [r7, #20]
 800b766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d106      	bne.n	800b77a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b76c:	697b      	ldr	r3, [r7, #20]
 800b76e:	3324      	adds	r3, #36	; 0x24
 800b770:	687a      	ldr	r2, [r7, #4]
 800b772:	68b9      	ldr	r1, [r7, #8]
 800b774:	4618      	mov	r0, r3
 800b776:	f000 fc3b 	bl	800bff0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b77a:	6978      	ldr	r0, [r7, #20]
 800b77c:	f7ff ff26 	bl	800b5cc <prvUnlockQueue>
	}
 800b780:	bf00      	nop
 800b782:	3718      	adds	r7, #24
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}

0800b788 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b08e      	sub	sp, #56	; 0x38
 800b78c:	af04      	add	r7, sp, #16
 800b78e:	60f8      	str	r0, [r7, #12]
 800b790:	60b9      	str	r1, [r7, #8]
 800b792:	607a      	str	r2, [r7, #4]
 800b794:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d10a      	bne.n	800b7b2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800b79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7a0:	f383 8811 	msr	BASEPRI, r3
 800b7a4:	f3bf 8f6f 	isb	sy
 800b7a8:	f3bf 8f4f 	dsb	sy
 800b7ac:	623b      	str	r3, [r7, #32]
}
 800b7ae:	bf00      	nop
 800b7b0:	e7fe      	b.n	800b7b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b7b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d10a      	bne.n	800b7ce <xTaskCreateStatic+0x46>
	__asm volatile
 800b7b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7bc:	f383 8811 	msr	BASEPRI, r3
 800b7c0:	f3bf 8f6f 	isb	sy
 800b7c4:	f3bf 8f4f 	dsb	sy
 800b7c8:	61fb      	str	r3, [r7, #28]
}
 800b7ca:	bf00      	nop
 800b7cc:	e7fe      	b.n	800b7cc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b7ce:	235c      	movs	r3, #92	; 0x5c
 800b7d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b7d2:	693b      	ldr	r3, [r7, #16]
 800b7d4:	2b5c      	cmp	r3, #92	; 0x5c
 800b7d6:	d00a      	beq.n	800b7ee <xTaskCreateStatic+0x66>
	__asm volatile
 800b7d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7dc:	f383 8811 	msr	BASEPRI, r3
 800b7e0:	f3bf 8f6f 	isb	sy
 800b7e4:	f3bf 8f4f 	dsb	sy
 800b7e8:	61bb      	str	r3, [r7, #24]
}
 800b7ea:	bf00      	nop
 800b7ec:	e7fe      	b.n	800b7ec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b7ee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b7f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d01e      	beq.n	800b834 <xTaskCreateStatic+0xac>
 800b7f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d01b      	beq.n	800b834 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b7fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7fe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b802:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b804:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b808:	2202      	movs	r2, #2
 800b80a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b80e:	2300      	movs	r3, #0
 800b810:	9303      	str	r3, [sp, #12]
 800b812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b814:	9302      	str	r3, [sp, #8]
 800b816:	f107 0314 	add.w	r3, r7, #20
 800b81a:	9301      	str	r3, [sp, #4]
 800b81c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b81e:	9300      	str	r3, [sp, #0]
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	687a      	ldr	r2, [r7, #4]
 800b824:	68b9      	ldr	r1, [r7, #8]
 800b826:	68f8      	ldr	r0, [r7, #12]
 800b828:	f000 f850 	bl	800b8cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b82c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b82e:	f000 f8dd 	bl	800b9ec <prvAddNewTaskToReadyList>
 800b832:	e001      	b.n	800b838 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b834:	2300      	movs	r3, #0
 800b836:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b838:	697b      	ldr	r3, [r7, #20]
	}
 800b83a:	4618      	mov	r0, r3
 800b83c:	3728      	adds	r7, #40	; 0x28
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}

0800b842 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b842:	b580      	push	{r7, lr}
 800b844:	b08c      	sub	sp, #48	; 0x30
 800b846:	af04      	add	r7, sp, #16
 800b848:	60f8      	str	r0, [r7, #12]
 800b84a:	60b9      	str	r1, [r7, #8]
 800b84c:	603b      	str	r3, [r7, #0]
 800b84e:	4613      	mov	r3, r2
 800b850:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b852:	88fb      	ldrh	r3, [r7, #6]
 800b854:	009b      	lsls	r3, r3, #2
 800b856:	4618      	mov	r0, r3
 800b858:	f001 fc2e 	bl	800d0b8 <pvPortMalloc>
 800b85c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d00e      	beq.n	800b882 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b864:	205c      	movs	r0, #92	; 0x5c
 800b866:	f001 fc27 	bl	800d0b8 <pvPortMalloc>
 800b86a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b86c:	69fb      	ldr	r3, [r7, #28]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d003      	beq.n	800b87a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b872:	69fb      	ldr	r3, [r7, #28]
 800b874:	697a      	ldr	r2, [r7, #20]
 800b876:	631a      	str	r2, [r3, #48]	; 0x30
 800b878:	e005      	b.n	800b886 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b87a:	6978      	ldr	r0, [r7, #20]
 800b87c:	f001 fce8 	bl	800d250 <vPortFree>
 800b880:	e001      	b.n	800b886 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b882:	2300      	movs	r3, #0
 800b884:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b886:	69fb      	ldr	r3, [r7, #28]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d017      	beq.n	800b8bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b88c:	69fb      	ldr	r3, [r7, #28]
 800b88e:	2200      	movs	r2, #0
 800b890:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b894:	88fa      	ldrh	r2, [r7, #6]
 800b896:	2300      	movs	r3, #0
 800b898:	9303      	str	r3, [sp, #12]
 800b89a:	69fb      	ldr	r3, [r7, #28]
 800b89c:	9302      	str	r3, [sp, #8]
 800b89e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8a0:	9301      	str	r3, [sp, #4]
 800b8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a4:	9300      	str	r3, [sp, #0]
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	68b9      	ldr	r1, [r7, #8]
 800b8aa:	68f8      	ldr	r0, [r7, #12]
 800b8ac:	f000 f80e 	bl	800b8cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b8b0:	69f8      	ldr	r0, [r7, #28]
 800b8b2:	f000 f89b 	bl	800b9ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	61bb      	str	r3, [r7, #24]
 800b8ba:	e002      	b.n	800b8c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b8bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b8c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b8c2:	69bb      	ldr	r3, [r7, #24]
	}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	3720      	adds	r7, #32
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	bd80      	pop	{r7, pc}

0800b8cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b088      	sub	sp, #32
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	60f8      	str	r0, [r7, #12]
 800b8d4:	60b9      	str	r1, [r7, #8]
 800b8d6:	607a      	str	r2, [r7, #4]
 800b8d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b8da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	009b      	lsls	r3, r3, #2
 800b8e2:	461a      	mov	r2, r3
 800b8e4:	21a5      	movs	r1, #165	; 0xa5
 800b8e6:	f002 f937 	bl	800db58 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b8ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b8f4:	3b01      	subs	r3, #1
 800b8f6:	009b      	lsls	r3, r3, #2
 800b8f8:	4413      	add	r3, r2
 800b8fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b8fc:	69bb      	ldr	r3, [r7, #24]
 800b8fe:	f023 0307 	bic.w	r3, r3, #7
 800b902:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b904:	69bb      	ldr	r3, [r7, #24]
 800b906:	f003 0307 	and.w	r3, r3, #7
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d00a      	beq.n	800b924 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b90e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b912:	f383 8811 	msr	BASEPRI, r3
 800b916:	f3bf 8f6f 	isb	sy
 800b91a:	f3bf 8f4f 	dsb	sy
 800b91e:	617b      	str	r3, [r7, #20]
}
 800b920:	bf00      	nop
 800b922:	e7fe      	b.n	800b922 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d01f      	beq.n	800b96a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b92a:	2300      	movs	r3, #0
 800b92c:	61fb      	str	r3, [r7, #28]
 800b92e:	e012      	b.n	800b956 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b930:	68ba      	ldr	r2, [r7, #8]
 800b932:	69fb      	ldr	r3, [r7, #28]
 800b934:	4413      	add	r3, r2
 800b936:	7819      	ldrb	r1, [r3, #0]
 800b938:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b93a:	69fb      	ldr	r3, [r7, #28]
 800b93c:	4413      	add	r3, r2
 800b93e:	3334      	adds	r3, #52	; 0x34
 800b940:	460a      	mov	r2, r1
 800b942:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b944:	68ba      	ldr	r2, [r7, #8]
 800b946:	69fb      	ldr	r3, [r7, #28]
 800b948:	4413      	add	r3, r2
 800b94a:	781b      	ldrb	r3, [r3, #0]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d006      	beq.n	800b95e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b950:	69fb      	ldr	r3, [r7, #28]
 800b952:	3301      	adds	r3, #1
 800b954:	61fb      	str	r3, [r7, #28]
 800b956:	69fb      	ldr	r3, [r7, #28]
 800b958:	2b0f      	cmp	r3, #15
 800b95a:	d9e9      	bls.n	800b930 <prvInitialiseNewTask+0x64>
 800b95c:	e000      	b.n	800b960 <prvInitialiseNewTask+0x94>
			{
				break;
 800b95e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b962:	2200      	movs	r2, #0
 800b964:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b968:	e003      	b.n	800b972 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b96a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b96c:	2200      	movs	r2, #0
 800b96e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b974:	2b37      	cmp	r3, #55	; 0x37
 800b976:	d901      	bls.n	800b97c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b978:	2337      	movs	r3, #55	; 0x37
 800b97a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b97c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b97e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b980:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b984:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b986:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b98a:	2200      	movs	r2, #0
 800b98c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b98e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b990:	3304      	adds	r3, #4
 800b992:	4618      	mov	r0, r3
 800b994:	f7ff f978 	bl	800ac88 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b99a:	3318      	adds	r3, #24
 800b99c:	4618      	mov	r0, r3
 800b99e:	f7ff f973 	bl	800ac88 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b9a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b9a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9aa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b9b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b9b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b9b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b9be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b9c6:	683a      	ldr	r2, [r7, #0]
 800b9c8:	68f9      	ldr	r1, [r7, #12]
 800b9ca:	69b8      	ldr	r0, [r7, #24]
 800b9cc:	f001 f928 	bl	800cc20 <pxPortInitialiseStack>
 800b9d0:	4602      	mov	r2, r0
 800b9d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b9d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d002      	beq.n	800b9e2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b9dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b9e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b9e2:	bf00      	nop
 800b9e4:	3720      	adds	r7, #32
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}
	...

0800b9ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b9f4:	f001 fa3e 	bl	800ce74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b9f8:	4b2d      	ldr	r3, [pc, #180]	; (800bab0 <prvAddNewTaskToReadyList+0xc4>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	4a2c      	ldr	r2, [pc, #176]	; (800bab0 <prvAddNewTaskToReadyList+0xc4>)
 800ba00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ba02:	4b2c      	ldr	r3, [pc, #176]	; (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d109      	bne.n	800ba1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ba0a:	4a2a      	ldr	r2, [pc, #168]	; (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ba10:	4b27      	ldr	r3, [pc, #156]	; (800bab0 <prvAddNewTaskToReadyList+0xc4>)
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	2b01      	cmp	r3, #1
 800ba16:	d110      	bne.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ba18:	f000 fc16 	bl	800c248 <prvInitialiseTaskLists>
 800ba1c:	e00d      	b.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ba1e:	4b26      	ldr	r3, [pc, #152]	; (800bab8 <prvAddNewTaskToReadyList+0xcc>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d109      	bne.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ba26:	4b23      	ldr	r3, [pc, #140]	; (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba30:	429a      	cmp	r2, r3
 800ba32:	d802      	bhi.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ba34:	4a1f      	ldr	r2, [pc, #124]	; (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ba3a:	4b20      	ldr	r3, [pc, #128]	; (800babc <prvAddNewTaskToReadyList+0xd0>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	3301      	adds	r3, #1
 800ba40:	4a1e      	ldr	r2, [pc, #120]	; (800babc <prvAddNewTaskToReadyList+0xd0>)
 800ba42:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ba44:	4b1d      	ldr	r3, [pc, #116]	; (800babc <prvAddNewTaskToReadyList+0xd0>)
 800ba46:	681a      	ldr	r2, [r3, #0]
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba50:	4b1b      	ldr	r3, [pc, #108]	; (800bac0 <prvAddNewTaskToReadyList+0xd4>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d903      	bls.n	800ba60 <prvAddNewTaskToReadyList+0x74>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba5c:	4a18      	ldr	r2, [pc, #96]	; (800bac0 <prvAddNewTaskToReadyList+0xd4>)
 800ba5e:	6013      	str	r3, [r2, #0]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba64:	4613      	mov	r3, r2
 800ba66:	009b      	lsls	r3, r3, #2
 800ba68:	4413      	add	r3, r2
 800ba6a:	009b      	lsls	r3, r3, #2
 800ba6c:	4a15      	ldr	r2, [pc, #84]	; (800bac4 <prvAddNewTaskToReadyList+0xd8>)
 800ba6e:	441a      	add	r2, r3
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	3304      	adds	r3, #4
 800ba74:	4619      	mov	r1, r3
 800ba76:	4610      	mov	r0, r2
 800ba78:	f7ff f913 	bl	800aca2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ba7c:	f001 fa2a 	bl	800ced4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ba80:	4b0d      	ldr	r3, [pc, #52]	; (800bab8 <prvAddNewTaskToReadyList+0xcc>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d00e      	beq.n	800baa6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ba88:	4b0a      	ldr	r3, [pc, #40]	; (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba92:	429a      	cmp	r2, r3
 800ba94:	d207      	bcs.n	800baa6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ba96:	4b0c      	ldr	r3, [pc, #48]	; (800bac8 <prvAddNewTaskToReadyList+0xdc>)
 800ba98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba9c:	601a      	str	r2, [r3, #0]
 800ba9e:	f3bf 8f4f 	dsb	sy
 800baa2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800baa6:	bf00      	nop
 800baa8:	3708      	adds	r7, #8
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}
 800baae:	bf00      	nop
 800bab0:	20001168 	.word	0x20001168
 800bab4:	20000c94 	.word	0x20000c94
 800bab8:	20001174 	.word	0x20001174
 800babc:	20001184 	.word	0x20001184
 800bac0:	20001170 	.word	0x20001170
 800bac4:	20000c98 	.word	0x20000c98
 800bac8:	e000ed04 	.word	0xe000ed04

0800bacc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bad4:	2300      	movs	r3, #0
 800bad6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d017      	beq.n	800bb0e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bade:	4b13      	ldr	r3, [pc, #76]	; (800bb2c <vTaskDelay+0x60>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d00a      	beq.n	800bafc <vTaskDelay+0x30>
	__asm volatile
 800bae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baea:	f383 8811 	msr	BASEPRI, r3
 800baee:	f3bf 8f6f 	isb	sy
 800baf2:	f3bf 8f4f 	dsb	sy
 800baf6:	60bb      	str	r3, [r7, #8]
}
 800baf8:	bf00      	nop
 800bafa:	e7fe      	b.n	800bafa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bafc:	f000 f880 	bl	800bc00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bb00:	2100      	movs	r1, #0
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f000 fcea 	bl	800c4dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bb08:	f000 f888 	bl	800bc1c <xTaskResumeAll>
 800bb0c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d107      	bne.n	800bb24 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800bb14:	4b06      	ldr	r3, [pc, #24]	; (800bb30 <vTaskDelay+0x64>)
 800bb16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb1a:	601a      	str	r2, [r3, #0]
 800bb1c:	f3bf 8f4f 	dsb	sy
 800bb20:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb24:	bf00      	nop
 800bb26:	3710      	adds	r7, #16
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bd80      	pop	{r7, pc}
 800bb2c:	20001190 	.word	0x20001190
 800bb30:	e000ed04 	.word	0xe000ed04

0800bb34 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b08a      	sub	sp, #40	; 0x28
 800bb38:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bb42:	463a      	mov	r2, r7
 800bb44:	1d39      	adds	r1, r7, #4
 800bb46:	f107 0308 	add.w	r3, r7, #8
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	f7ff f848 	bl	800abe0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bb50:	6839      	ldr	r1, [r7, #0]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	68ba      	ldr	r2, [r7, #8]
 800bb56:	9202      	str	r2, [sp, #8]
 800bb58:	9301      	str	r3, [sp, #4]
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	9300      	str	r3, [sp, #0]
 800bb5e:	2300      	movs	r3, #0
 800bb60:	460a      	mov	r2, r1
 800bb62:	4921      	ldr	r1, [pc, #132]	; (800bbe8 <vTaskStartScheduler+0xb4>)
 800bb64:	4821      	ldr	r0, [pc, #132]	; (800bbec <vTaskStartScheduler+0xb8>)
 800bb66:	f7ff fe0f 	bl	800b788 <xTaskCreateStatic>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	4a20      	ldr	r2, [pc, #128]	; (800bbf0 <vTaskStartScheduler+0xbc>)
 800bb6e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bb70:	4b1f      	ldr	r3, [pc, #124]	; (800bbf0 <vTaskStartScheduler+0xbc>)
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d002      	beq.n	800bb7e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bb78:	2301      	movs	r3, #1
 800bb7a:	617b      	str	r3, [r7, #20]
 800bb7c:	e001      	b.n	800bb82 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bb7e:	2300      	movs	r3, #0
 800bb80:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bb82:	697b      	ldr	r3, [r7, #20]
 800bb84:	2b01      	cmp	r3, #1
 800bb86:	d102      	bne.n	800bb8e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bb88:	f000 fcfc 	bl	800c584 <xTimerCreateTimerTask>
 800bb8c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bb8e:	697b      	ldr	r3, [r7, #20]
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d116      	bne.n	800bbc2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800bb94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb98:	f383 8811 	msr	BASEPRI, r3
 800bb9c:	f3bf 8f6f 	isb	sy
 800bba0:	f3bf 8f4f 	dsb	sy
 800bba4:	613b      	str	r3, [r7, #16]
}
 800bba6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bba8:	4b12      	ldr	r3, [pc, #72]	; (800bbf4 <vTaskStartScheduler+0xc0>)
 800bbaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bbae:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bbb0:	4b11      	ldr	r3, [pc, #68]	; (800bbf8 <vTaskStartScheduler+0xc4>)
 800bbb2:	2201      	movs	r2, #1
 800bbb4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bbb6:	4b11      	ldr	r3, [pc, #68]	; (800bbfc <vTaskStartScheduler+0xc8>)
 800bbb8:	2200      	movs	r2, #0
 800bbba:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bbbc:	f001 f8b8 	bl	800cd30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bbc0:	e00e      	b.n	800bbe0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bbc8:	d10a      	bne.n	800bbe0 <vTaskStartScheduler+0xac>
	__asm volatile
 800bbca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbce:	f383 8811 	msr	BASEPRI, r3
 800bbd2:	f3bf 8f6f 	isb	sy
 800bbd6:	f3bf 8f4f 	dsb	sy
 800bbda:	60fb      	str	r3, [r7, #12]
}
 800bbdc:	bf00      	nop
 800bbde:	e7fe      	b.n	800bbde <vTaskStartScheduler+0xaa>
}
 800bbe0:	bf00      	nop
 800bbe2:	3718      	adds	r7, #24
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}
 800bbe8:	0800e508 	.word	0x0800e508
 800bbec:	0800c219 	.word	0x0800c219
 800bbf0:	2000118c 	.word	0x2000118c
 800bbf4:	20001188 	.word	0x20001188
 800bbf8:	20001174 	.word	0x20001174
 800bbfc:	2000116c 	.word	0x2000116c

0800bc00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bc00:	b480      	push	{r7}
 800bc02:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bc04:	4b04      	ldr	r3, [pc, #16]	; (800bc18 <vTaskSuspendAll+0x18>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	3301      	adds	r3, #1
 800bc0a:	4a03      	ldr	r2, [pc, #12]	; (800bc18 <vTaskSuspendAll+0x18>)
 800bc0c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bc0e:	bf00      	nop
 800bc10:	46bd      	mov	sp, r7
 800bc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc16:	4770      	bx	lr
 800bc18:	20001190 	.word	0x20001190

0800bc1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b084      	sub	sp, #16
 800bc20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bc22:	2300      	movs	r3, #0
 800bc24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bc26:	2300      	movs	r3, #0
 800bc28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bc2a:	4b42      	ldr	r3, [pc, #264]	; (800bd34 <xTaskResumeAll+0x118>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d10a      	bne.n	800bc48 <xTaskResumeAll+0x2c>
	__asm volatile
 800bc32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc36:	f383 8811 	msr	BASEPRI, r3
 800bc3a:	f3bf 8f6f 	isb	sy
 800bc3e:	f3bf 8f4f 	dsb	sy
 800bc42:	603b      	str	r3, [r7, #0]
}
 800bc44:	bf00      	nop
 800bc46:	e7fe      	b.n	800bc46 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bc48:	f001 f914 	bl	800ce74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bc4c:	4b39      	ldr	r3, [pc, #228]	; (800bd34 <xTaskResumeAll+0x118>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	3b01      	subs	r3, #1
 800bc52:	4a38      	ldr	r2, [pc, #224]	; (800bd34 <xTaskResumeAll+0x118>)
 800bc54:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc56:	4b37      	ldr	r3, [pc, #220]	; (800bd34 <xTaskResumeAll+0x118>)
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d162      	bne.n	800bd24 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bc5e:	4b36      	ldr	r3, [pc, #216]	; (800bd38 <xTaskResumeAll+0x11c>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d05e      	beq.n	800bd24 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bc66:	e02f      	b.n	800bcc8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc68:	4b34      	ldr	r3, [pc, #208]	; (800bd3c <xTaskResumeAll+0x120>)
 800bc6a:	68db      	ldr	r3, [r3, #12]
 800bc6c:	68db      	ldr	r3, [r3, #12]
 800bc6e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	3318      	adds	r3, #24
 800bc74:	4618      	mov	r0, r3
 800bc76:	f7ff f871 	bl	800ad5c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	3304      	adds	r3, #4
 800bc7e:	4618      	mov	r0, r3
 800bc80:	f7ff f86c 	bl	800ad5c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc88:	4b2d      	ldr	r3, [pc, #180]	; (800bd40 <xTaskResumeAll+0x124>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	429a      	cmp	r2, r3
 800bc8e:	d903      	bls.n	800bc98 <xTaskResumeAll+0x7c>
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc94:	4a2a      	ldr	r2, [pc, #168]	; (800bd40 <xTaskResumeAll+0x124>)
 800bc96:	6013      	str	r3, [r2, #0]
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc9c:	4613      	mov	r3, r2
 800bc9e:	009b      	lsls	r3, r3, #2
 800bca0:	4413      	add	r3, r2
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	4a27      	ldr	r2, [pc, #156]	; (800bd44 <xTaskResumeAll+0x128>)
 800bca6:	441a      	add	r2, r3
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	3304      	adds	r3, #4
 800bcac:	4619      	mov	r1, r3
 800bcae:	4610      	mov	r0, r2
 800bcb0:	f7fe fff7 	bl	800aca2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcb8:	4b23      	ldr	r3, [pc, #140]	; (800bd48 <xTaskResumeAll+0x12c>)
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcbe:	429a      	cmp	r2, r3
 800bcc0:	d302      	bcc.n	800bcc8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bcc2:	4b22      	ldr	r3, [pc, #136]	; (800bd4c <xTaskResumeAll+0x130>)
 800bcc4:	2201      	movs	r2, #1
 800bcc6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bcc8:	4b1c      	ldr	r3, [pc, #112]	; (800bd3c <xTaskResumeAll+0x120>)
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d1cb      	bne.n	800bc68 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d001      	beq.n	800bcda <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bcd6:	f000 fb55 	bl	800c384 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bcda:	4b1d      	ldr	r3, [pc, #116]	; (800bd50 <xTaskResumeAll+0x134>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d010      	beq.n	800bd08 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bce6:	f000 f847 	bl	800bd78 <xTaskIncrementTick>
 800bcea:	4603      	mov	r3, r0
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d002      	beq.n	800bcf6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800bcf0:	4b16      	ldr	r3, [pc, #88]	; (800bd4c <xTaskResumeAll+0x130>)
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	3b01      	subs	r3, #1
 800bcfa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d1f1      	bne.n	800bce6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800bd02:	4b13      	ldr	r3, [pc, #76]	; (800bd50 <xTaskResumeAll+0x134>)
 800bd04:	2200      	movs	r2, #0
 800bd06:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bd08:	4b10      	ldr	r3, [pc, #64]	; (800bd4c <xTaskResumeAll+0x130>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d009      	beq.n	800bd24 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bd10:	2301      	movs	r3, #1
 800bd12:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bd14:	4b0f      	ldr	r3, [pc, #60]	; (800bd54 <xTaskResumeAll+0x138>)
 800bd16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd1a:	601a      	str	r2, [r3, #0]
 800bd1c:	f3bf 8f4f 	dsb	sy
 800bd20:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bd24:	f001 f8d6 	bl	800ced4 <vPortExitCritical>

	return xAlreadyYielded;
 800bd28:	68bb      	ldr	r3, [r7, #8]
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3710      	adds	r7, #16
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop
 800bd34:	20001190 	.word	0x20001190
 800bd38:	20001168 	.word	0x20001168
 800bd3c:	20001128 	.word	0x20001128
 800bd40:	20001170 	.word	0x20001170
 800bd44:	20000c98 	.word	0x20000c98
 800bd48:	20000c94 	.word	0x20000c94
 800bd4c:	2000117c 	.word	0x2000117c
 800bd50:	20001178 	.word	0x20001178
 800bd54:	e000ed04 	.word	0xe000ed04

0800bd58 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bd58:	b480      	push	{r7}
 800bd5a:	b083      	sub	sp, #12
 800bd5c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bd5e:	4b05      	ldr	r3, [pc, #20]	; (800bd74 <xTaskGetTickCount+0x1c>)
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bd64:	687b      	ldr	r3, [r7, #4]
}
 800bd66:	4618      	mov	r0, r3
 800bd68:	370c      	adds	r7, #12
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd70:	4770      	bx	lr
 800bd72:	bf00      	nop
 800bd74:	2000116c 	.word	0x2000116c

0800bd78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bd78:	b580      	push	{r7, lr}
 800bd7a:	b086      	sub	sp, #24
 800bd7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd82:	4b4f      	ldr	r3, [pc, #316]	; (800bec0 <xTaskIncrementTick+0x148>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	f040 808f 	bne.w	800beaa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bd8c:	4b4d      	ldr	r3, [pc, #308]	; (800bec4 <xTaskIncrementTick+0x14c>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	3301      	adds	r3, #1
 800bd92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bd94:	4a4b      	ldr	r2, [pc, #300]	; (800bec4 <xTaskIncrementTick+0x14c>)
 800bd96:	693b      	ldr	r3, [r7, #16]
 800bd98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bd9a:	693b      	ldr	r3, [r7, #16]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d120      	bne.n	800bde2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bda0:	4b49      	ldr	r3, [pc, #292]	; (800bec8 <xTaskIncrementTick+0x150>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d00a      	beq.n	800bdc0 <xTaskIncrementTick+0x48>
	__asm volatile
 800bdaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdae:	f383 8811 	msr	BASEPRI, r3
 800bdb2:	f3bf 8f6f 	isb	sy
 800bdb6:	f3bf 8f4f 	dsb	sy
 800bdba:	603b      	str	r3, [r7, #0]
}
 800bdbc:	bf00      	nop
 800bdbe:	e7fe      	b.n	800bdbe <xTaskIncrementTick+0x46>
 800bdc0:	4b41      	ldr	r3, [pc, #260]	; (800bec8 <xTaskIncrementTick+0x150>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	60fb      	str	r3, [r7, #12]
 800bdc6:	4b41      	ldr	r3, [pc, #260]	; (800becc <xTaskIncrementTick+0x154>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	4a3f      	ldr	r2, [pc, #252]	; (800bec8 <xTaskIncrementTick+0x150>)
 800bdcc:	6013      	str	r3, [r2, #0]
 800bdce:	4a3f      	ldr	r2, [pc, #252]	; (800becc <xTaskIncrementTick+0x154>)
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	6013      	str	r3, [r2, #0]
 800bdd4:	4b3e      	ldr	r3, [pc, #248]	; (800bed0 <xTaskIncrementTick+0x158>)
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	3301      	adds	r3, #1
 800bdda:	4a3d      	ldr	r2, [pc, #244]	; (800bed0 <xTaskIncrementTick+0x158>)
 800bddc:	6013      	str	r3, [r2, #0]
 800bdde:	f000 fad1 	bl	800c384 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bde2:	4b3c      	ldr	r3, [pc, #240]	; (800bed4 <xTaskIncrementTick+0x15c>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	693a      	ldr	r2, [r7, #16]
 800bde8:	429a      	cmp	r2, r3
 800bdea:	d349      	bcc.n	800be80 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bdec:	4b36      	ldr	r3, [pc, #216]	; (800bec8 <xTaskIncrementTick+0x150>)
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d104      	bne.n	800be00 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdf6:	4b37      	ldr	r3, [pc, #220]	; (800bed4 <xTaskIncrementTick+0x15c>)
 800bdf8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bdfc:	601a      	str	r2, [r3, #0]
					break;
 800bdfe:	e03f      	b.n	800be80 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be00:	4b31      	ldr	r3, [pc, #196]	; (800bec8 <xTaskIncrementTick+0x150>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	68db      	ldr	r3, [r3, #12]
 800be06:	68db      	ldr	r3, [r3, #12]
 800be08:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	685b      	ldr	r3, [r3, #4]
 800be0e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800be10:	693a      	ldr	r2, [r7, #16]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	429a      	cmp	r2, r3
 800be16:	d203      	bcs.n	800be20 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800be18:	4a2e      	ldr	r2, [pc, #184]	; (800bed4 <xTaskIncrementTick+0x15c>)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800be1e:	e02f      	b.n	800be80 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800be20:	68bb      	ldr	r3, [r7, #8]
 800be22:	3304      	adds	r3, #4
 800be24:	4618      	mov	r0, r3
 800be26:	f7fe ff99 	bl	800ad5c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800be2a:	68bb      	ldr	r3, [r7, #8]
 800be2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d004      	beq.n	800be3c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	3318      	adds	r3, #24
 800be36:	4618      	mov	r0, r3
 800be38:	f7fe ff90 	bl	800ad5c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be40:	4b25      	ldr	r3, [pc, #148]	; (800bed8 <xTaskIncrementTick+0x160>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	429a      	cmp	r2, r3
 800be46:	d903      	bls.n	800be50 <xTaskIncrementTick+0xd8>
 800be48:	68bb      	ldr	r3, [r7, #8]
 800be4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be4c:	4a22      	ldr	r2, [pc, #136]	; (800bed8 <xTaskIncrementTick+0x160>)
 800be4e:	6013      	str	r3, [r2, #0]
 800be50:	68bb      	ldr	r3, [r7, #8]
 800be52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be54:	4613      	mov	r3, r2
 800be56:	009b      	lsls	r3, r3, #2
 800be58:	4413      	add	r3, r2
 800be5a:	009b      	lsls	r3, r3, #2
 800be5c:	4a1f      	ldr	r2, [pc, #124]	; (800bedc <xTaskIncrementTick+0x164>)
 800be5e:	441a      	add	r2, r3
 800be60:	68bb      	ldr	r3, [r7, #8]
 800be62:	3304      	adds	r3, #4
 800be64:	4619      	mov	r1, r3
 800be66:	4610      	mov	r0, r2
 800be68:	f7fe ff1b 	bl	800aca2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be70:	4b1b      	ldr	r3, [pc, #108]	; (800bee0 <xTaskIncrementTick+0x168>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be76:	429a      	cmp	r2, r3
 800be78:	d3b8      	bcc.n	800bdec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800be7a:	2301      	movs	r3, #1
 800be7c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be7e:	e7b5      	b.n	800bdec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800be80:	4b17      	ldr	r3, [pc, #92]	; (800bee0 <xTaskIncrementTick+0x168>)
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be86:	4915      	ldr	r1, [pc, #84]	; (800bedc <xTaskIncrementTick+0x164>)
 800be88:	4613      	mov	r3, r2
 800be8a:	009b      	lsls	r3, r3, #2
 800be8c:	4413      	add	r3, r2
 800be8e:	009b      	lsls	r3, r3, #2
 800be90:	440b      	add	r3, r1
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	2b01      	cmp	r3, #1
 800be96:	d901      	bls.n	800be9c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800be98:	2301      	movs	r3, #1
 800be9a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800be9c:	4b11      	ldr	r3, [pc, #68]	; (800bee4 <xTaskIncrementTick+0x16c>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d007      	beq.n	800beb4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800bea4:	2301      	movs	r3, #1
 800bea6:	617b      	str	r3, [r7, #20]
 800bea8:	e004      	b.n	800beb4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800beaa:	4b0f      	ldr	r3, [pc, #60]	; (800bee8 <xTaskIncrementTick+0x170>)
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	3301      	adds	r3, #1
 800beb0:	4a0d      	ldr	r2, [pc, #52]	; (800bee8 <xTaskIncrementTick+0x170>)
 800beb2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800beb4:	697b      	ldr	r3, [r7, #20]
}
 800beb6:	4618      	mov	r0, r3
 800beb8:	3718      	adds	r7, #24
 800beba:	46bd      	mov	sp, r7
 800bebc:	bd80      	pop	{r7, pc}
 800bebe:	bf00      	nop
 800bec0:	20001190 	.word	0x20001190
 800bec4:	2000116c 	.word	0x2000116c
 800bec8:	20001120 	.word	0x20001120
 800becc:	20001124 	.word	0x20001124
 800bed0:	20001180 	.word	0x20001180
 800bed4:	20001188 	.word	0x20001188
 800bed8:	20001170 	.word	0x20001170
 800bedc:	20000c98 	.word	0x20000c98
 800bee0:	20000c94 	.word	0x20000c94
 800bee4:	2000117c 	.word	0x2000117c
 800bee8:	20001178 	.word	0x20001178

0800beec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800beec:	b480      	push	{r7}
 800beee:	b085      	sub	sp, #20
 800bef0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bef2:	4b28      	ldr	r3, [pc, #160]	; (800bf94 <vTaskSwitchContext+0xa8>)
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d003      	beq.n	800bf02 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800befa:	4b27      	ldr	r3, [pc, #156]	; (800bf98 <vTaskSwitchContext+0xac>)
 800befc:	2201      	movs	r2, #1
 800befe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bf00:	e041      	b.n	800bf86 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800bf02:	4b25      	ldr	r3, [pc, #148]	; (800bf98 <vTaskSwitchContext+0xac>)
 800bf04:	2200      	movs	r2, #0
 800bf06:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf08:	4b24      	ldr	r3, [pc, #144]	; (800bf9c <vTaskSwitchContext+0xb0>)
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	60fb      	str	r3, [r7, #12]
 800bf0e:	e010      	b.n	800bf32 <vTaskSwitchContext+0x46>
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d10a      	bne.n	800bf2c <vTaskSwitchContext+0x40>
	__asm volatile
 800bf16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf1a:	f383 8811 	msr	BASEPRI, r3
 800bf1e:	f3bf 8f6f 	isb	sy
 800bf22:	f3bf 8f4f 	dsb	sy
 800bf26:	607b      	str	r3, [r7, #4]
}
 800bf28:	bf00      	nop
 800bf2a:	e7fe      	b.n	800bf2a <vTaskSwitchContext+0x3e>
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	3b01      	subs	r3, #1
 800bf30:	60fb      	str	r3, [r7, #12]
 800bf32:	491b      	ldr	r1, [pc, #108]	; (800bfa0 <vTaskSwitchContext+0xb4>)
 800bf34:	68fa      	ldr	r2, [r7, #12]
 800bf36:	4613      	mov	r3, r2
 800bf38:	009b      	lsls	r3, r3, #2
 800bf3a:	4413      	add	r3, r2
 800bf3c:	009b      	lsls	r3, r3, #2
 800bf3e:	440b      	add	r3, r1
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d0e4      	beq.n	800bf10 <vTaskSwitchContext+0x24>
 800bf46:	68fa      	ldr	r2, [r7, #12]
 800bf48:	4613      	mov	r3, r2
 800bf4a:	009b      	lsls	r3, r3, #2
 800bf4c:	4413      	add	r3, r2
 800bf4e:	009b      	lsls	r3, r3, #2
 800bf50:	4a13      	ldr	r2, [pc, #76]	; (800bfa0 <vTaskSwitchContext+0xb4>)
 800bf52:	4413      	add	r3, r2
 800bf54:	60bb      	str	r3, [r7, #8]
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	685b      	ldr	r3, [r3, #4]
 800bf5a:	685a      	ldr	r2, [r3, #4]
 800bf5c:	68bb      	ldr	r3, [r7, #8]
 800bf5e:	605a      	str	r2, [r3, #4]
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	685a      	ldr	r2, [r3, #4]
 800bf64:	68bb      	ldr	r3, [r7, #8]
 800bf66:	3308      	adds	r3, #8
 800bf68:	429a      	cmp	r2, r3
 800bf6a:	d104      	bne.n	800bf76 <vTaskSwitchContext+0x8a>
 800bf6c:	68bb      	ldr	r3, [r7, #8]
 800bf6e:	685b      	ldr	r3, [r3, #4]
 800bf70:	685a      	ldr	r2, [r3, #4]
 800bf72:	68bb      	ldr	r3, [r7, #8]
 800bf74:	605a      	str	r2, [r3, #4]
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	685b      	ldr	r3, [r3, #4]
 800bf7a:	68db      	ldr	r3, [r3, #12]
 800bf7c:	4a09      	ldr	r2, [pc, #36]	; (800bfa4 <vTaskSwitchContext+0xb8>)
 800bf7e:	6013      	str	r3, [r2, #0]
 800bf80:	4a06      	ldr	r2, [pc, #24]	; (800bf9c <vTaskSwitchContext+0xb0>)
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	6013      	str	r3, [r2, #0]
}
 800bf86:	bf00      	nop
 800bf88:	3714      	adds	r7, #20
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf90:	4770      	bx	lr
 800bf92:	bf00      	nop
 800bf94:	20001190 	.word	0x20001190
 800bf98:	2000117c 	.word	0x2000117c
 800bf9c:	20001170 	.word	0x20001170
 800bfa0:	20000c98 	.word	0x20000c98
 800bfa4:	20000c94 	.word	0x20000c94

0800bfa8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b084      	sub	sp, #16
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
 800bfb0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d10a      	bne.n	800bfce <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bfb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfbc:	f383 8811 	msr	BASEPRI, r3
 800bfc0:	f3bf 8f6f 	isb	sy
 800bfc4:	f3bf 8f4f 	dsb	sy
 800bfc8:	60fb      	str	r3, [r7, #12]
}
 800bfca:	bf00      	nop
 800bfcc:	e7fe      	b.n	800bfcc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bfce:	4b07      	ldr	r3, [pc, #28]	; (800bfec <vTaskPlaceOnEventList+0x44>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	3318      	adds	r3, #24
 800bfd4:	4619      	mov	r1, r3
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f7fe fe87 	bl	800acea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bfdc:	2101      	movs	r1, #1
 800bfde:	6838      	ldr	r0, [r7, #0]
 800bfe0:	f000 fa7c 	bl	800c4dc <prvAddCurrentTaskToDelayedList>
}
 800bfe4:	bf00      	nop
 800bfe6:	3710      	adds	r7, #16
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	bd80      	pop	{r7, pc}
 800bfec:	20000c94 	.word	0x20000c94

0800bff0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b086      	sub	sp, #24
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	60f8      	str	r0, [r7, #12]
 800bff8:	60b9      	str	r1, [r7, #8]
 800bffa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d10a      	bne.n	800c018 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c006:	f383 8811 	msr	BASEPRI, r3
 800c00a:	f3bf 8f6f 	isb	sy
 800c00e:	f3bf 8f4f 	dsb	sy
 800c012:	617b      	str	r3, [r7, #20]
}
 800c014:	bf00      	nop
 800c016:	e7fe      	b.n	800c016 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c018:	4b0a      	ldr	r3, [pc, #40]	; (800c044 <vTaskPlaceOnEventListRestricted+0x54>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	3318      	adds	r3, #24
 800c01e:	4619      	mov	r1, r3
 800c020:	68f8      	ldr	r0, [r7, #12]
 800c022:	f7fe fe3e 	bl	800aca2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d002      	beq.n	800c032 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c02c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c030:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c032:	6879      	ldr	r1, [r7, #4]
 800c034:	68b8      	ldr	r0, [r7, #8]
 800c036:	f000 fa51 	bl	800c4dc <prvAddCurrentTaskToDelayedList>
	}
 800c03a:	bf00      	nop
 800c03c:	3718      	adds	r7, #24
 800c03e:	46bd      	mov	sp, r7
 800c040:	bd80      	pop	{r7, pc}
 800c042:	bf00      	nop
 800c044:	20000c94 	.word	0x20000c94

0800c048 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b086      	sub	sp, #24
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	68db      	ldr	r3, [r3, #12]
 800c054:	68db      	ldr	r3, [r3, #12]
 800c056:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d10a      	bne.n	800c074 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c05e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c062:	f383 8811 	msr	BASEPRI, r3
 800c066:	f3bf 8f6f 	isb	sy
 800c06a:	f3bf 8f4f 	dsb	sy
 800c06e:	60fb      	str	r3, [r7, #12]
}
 800c070:	bf00      	nop
 800c072:	e7fe      	b.n	800c072 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c074:	693b      	ldr	r3, [r7, #16]
 800c076:	3318      	adds	r3, #24
 800c078:	4618      	mov	r0, r3
 800c07a:	f7fe fe6f 	bl	800ad5c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c07e:	4b1e      	ldr	r3, [pc, #120]	; (800c0f8 <xTaskRemoveFromEventList+0xb0>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d11d      	bne.n	800c0c2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c086:	693b      	ldr	r3, [r7, #16]
 800c088:	3304      	adds	r3, #4
 800c08a:	4618      	mov	r0, r3
 800c08c:	f7fe fe66 	bl	800ad5c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c090:	693b      	ldr	r3, [r7, #16]
 800c092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c094:	4b19      	ldr	r3, [pc, #100]	; (800c0fc <xTaskRemoveFromEventList+0xb4>)
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	429a      	cmp	r2, r3
 800c09a:	d903      	bls.n	800c0a4 <xTaskRemoveFromEventList+0x5c>
 800c09c:	693b      	ldr	r3, [r7, #16]
 800c09e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0a0:	4a16      	ldr	r2, [pc, #88]	; (800c0fc <xTaskRemoveFromEventList+0xb4>)
 800c0a2:	6013      	str	r3, [r2, #0]
 800c0a4:	693b      	ldr	r3, [r7, #16]
 800c0a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0a8:	4613      	mov	r3, r2
 800c0aa:	009b      	lsls	r3, r3, #2
 800c0ac:	4413      	add	r3, r2
 800c0ae:	009b      	lsls	r3, r3, #2
 800c0b0:	4a13      	ldr	r2, [pc, #76]	; (800c100 <xTaskRemoveFromEventList+0xb8>)
 800c0b2:	441a      	add	r2, r3
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	3304      	adds	r3, #4
 800c0b8:	4619      	mov	r1, r3
 800c0ba:	4610      	mov	r0, r2
 800c0bc:	f7fe fdf1 	bl	800aca2 <vListInsertEnd>
 800c0c0:	e005      	b.n	800c0ce <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c0c2:	693b      	ldr	r3, [r7, #16]
 800c0c4:	3318      	adds	r3, #24
 800c0c6:	4619      	mov	r1, r3
 800c0c8:	480e      	ldr	r0, [pc, #56]	; (800c104 <xTaskRemoveFromEventList+0xbc>)
 800c0ca:	f7fe fdea 	bl	800aca2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0d2:	4b0d      	ldr	r3, [pc, #52]	; (800c108 <xTaskRemoveFromEventList+0xc0>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	d905      	bls.n	800c0e8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c0dc:	2301      	movs	r3, #1
 800c0de:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c0e0:	4b0a      	ldr	r3, [pc, #40]	; (800c10c <xTaskRemoveFromEventList+0xc4>)
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	601a      	str	r2, [r3, #0]
 800c0e6:	e001      	b.n	800c0ec <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c0ec:	697b      	ldr	r3, [r7, #20]
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	3718      	adds	r7, #24
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	bd80      	pop	{r7, pc}
 800c0f6:	bf00      	nop
 800c0f8:	20001190 	.word	0x20001190
 800c0fc:	20001170 	.word	0x20001170
 800c100:	20000c98 	.word	0x20000c98
 800c104:	20001128 	.word	0x20001128
 800c108:	20000c94 	.word	0x20000c94
 800c10c:	2000117c 	.word	0x2000117c

0800c110 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c110:	b480      	push	{r7}
 800c112:	b083      	sub	sp, #12
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c118:	4b06      	ldr	r3, [pc, #24]	; (800c134 <vTaskInternalSetTimeOutState+0x24>)
 800c11a:	681a      	ldr	r2, [r3, #0]
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c120:	4b05      	ldr	r3, [pc, #20]	; (800c138 <vTaskInternalSetTimeOutState+0x28>)
 800c122:	681a      	ldr	r2, [r3, #0]
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	605a      	str	r2, [r3, #4]
}
 800c128:	bf00      	nop
 800c12a:	370c      	adds	r7, #12
 800c12c:	46bd      	mov	sp, r7
 800c12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c132:	4770      	bx	lr
 800c134:	20001180 	.word	0x20001180
 800c138:	2000116c 	.word	0x2000116c

0800c13c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b088      	sub	sp, #32
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d10a      	bne.n	800c162 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c14c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c150:	f383 8811 	msr	BASEPRI, r3
 800c154:	f3bf 8f6f 	isb	sy
 800c158:	f3bf 8f4f 	dsb	sy
 800c15c:	613b      	str	r3, [r7, #16]
}
 800c15e:	bf00      	nop
 800c160:	e7fe      	b.n	800c160 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c162:	683b      	ldr	r3, [r7, #0]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d10a      	bne.n	800c17e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c16c:	f383 8811 	msr	BASEPRI, r3
 800c170:	f3bf 8f6f 	isb	sy
 800c174:	f3bf 8f4f 	dsb	sy
 800c178:	60fb      	str	r3, [r7, #12]
}
 800c17a:	bf00      	nop
 800c17c:	e7fe      	b.n	800c17c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c17e:	f000 fe79 	bl	800ce74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c182:	4b1d      	ldr	r3, [pc, #116]	; (800c1f8 <xTaskCheckForTimeOut+0xbc>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	69ba      	ldr	r2, [r7, #24]
 800c18e:	1ad3      	subs	r3, r2, r3
 800c190:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c19a:	d102      	bne.n	800c1a2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c19c:	2300      	movs	r3, #0
 800c19e:	61fb      	str	r3, [r7, #28]
 800c1a0:	e023      	b.n	800c1ea <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681a      	ldr	r2, [r3, #0]
 800c1a6:	4b15      	ldr	r3, [pc, #84]	; (800c1fc <xTaskCheckForTimeOut+0xc0>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	429a      	cmp	r2, r3
 800c1ac:	d007      	beq.n	800c1be <xTaskCheckForTimeOut+0x82>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	685b      	ldr	r3, [r3, #4]
 800c1b2:	69ba      	ldr	r2, [r7, #24]
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d302      	bcc.n	800c1be <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	61fb      	str	r3, [r7, #28]
 800c1bc:	e015      	b.n	800c1ea <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	697a      	ldr	r2, [r7, #20]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d20b      	bcs.n	800c1e0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	681a      	ldr	r2, [r3, #0]
 800c1cc:	697b      	ldr	r3, [r7, #20]
 800c1ce:	1ad2      	subs	r2, r2, r3
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f7ff ff9b 	bl	800c110 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c1da:	2300      	movs	r3, #0
 800c1dc:	61fb      	str	r3, [r7, #28]
 800c1de:	e004      	b.n	800c1ea <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c1ea:	f000 fe73 	bl	800ced4 <vPortExitCritical>

	return xReturn;
 800c1ee:	69fb      	ldr	r3, [r7, #28]
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3720      	adds	r7, #32
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bd80      	pop	{r7, pc}
 800c1f8:	2000116c 	.word	0x2000116c
 800c1fc:	20001180 	.word	0x20001180

0800c200 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c200:	b480      	push	{r7}
 800c202:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c204:	4b03      	ldr	r3, [pc, #12]	; (800c214 <vTaskMissedYield+0x14>)
 800c206:	2201      	movs	r2, #1
 800c208:	601a      	str	r2, [r3, #0]
}
 800c20a:	bf00      	nop
 800c20c:	46bd      	mov	sp, r7
 800c20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c212:	4770      	bx	lr
 800c214:	2000117c 	.word	0x2000117c

0800c218 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	b082      	sub	sp, #8
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c220:	f000 f852 	bl	800c2c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c224:	4b06      	ldr	r3, [pc, #24]	; (800c240 <prvIdleTask+0x28>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	2b01      	cmp	r3, #1
 800c22a:	d9f9      	bls.n	800c220 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c22c:	4b05      	ldr	r3, [pc, #20]	; (800c244 <prvIdleTask+0x2c>)
 800c22e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c232:	601a      	str	r2, [r3, #0]
 800c234:	f3bf 8f4f 	dsb	sy
 800c238:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c23c:	e7f0      	b.n	800c220 <prvIdleTask+0x8>
 800c23e:	bf00      	nop
 800c240:	20000c98 	.word	0x20000c98
 800c244:	e000ed04 	.word	0xe000ed04

0800c248 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b082      	sub	sp, #8
 800c24c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c24e:	2300      	movs	r3, #0
 800c250:	607b      	str	r3, [r7, #4]
 800c252:	e00c      	b.n	800c26e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c254:	687a      	ldr	r2, [r7, #4]
 800c256:	4613      	mov	r3, r2
 800c258:	009b      	lsls	r3, r3, #2
 800c25a:	4413      	add	r3, r2
 800c25c:	009b      	lsls	r3, r3, #2
 800c25e:	4a12      	ldr	r2, [pc, #72]	; (800c2a8 <prvInitialiseTaskLists+0x60>)
 800c260:	4413      	add	r3, r2
 800c262:	4618      	mov	r0, r3
 800c264:	f7fe fcf0 	bl	800ac48 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	3301      	adds	r3, #1
 800c26c:	607b      	str	r3, [r7, #4]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2b37      	cmp	r3, #55	; 0x37
 800c272:	d9ef      	bls.n	800c254 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c274:	480d      	ldr	r0, [pc, #52]	; (800c2ac <prvInitialiseTaskLists+0x64>)
 800c276:	f7fe fce7 	bl	800ac48 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c27a:	480d      	ldr	r0, [pc, #52]	; (800c2b0 <prvInitialiseTaskLists+0x68>)
 800c27c:	f7fe fce4 	bl	800ac48 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c280:	480c      	ldr	r0, [pc, #48]	; (800c2b4 <prvInitialiseTaskLists+0x6c>)
 800c282:	f7fe fce1 	bl	800ac48 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c286:	480c      	ldr	r0, [pc, #48]	; (800c2b8 <prvInitialiseTaskLists+0x70>)
 800c288:	f7fe fcde 	bl	800ac48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c28c:	480b      	ldr	r0, [pc, #44]	; (800c2bc <prvInitialiseTaskLists+0x74>)
 800c28e:	f7fe fcdb 	bl	800ac48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c292:	4b0b      	ldr	r3, [pc, #44]	; (800c2c0 <prvInitialiseTaskLists+0x78>)
 800c294:	4a05      	ldr	r2, [pc, #20]	; (800c2ac <prvInitialiseTaskLists+0x64>)
 800c296:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c298:	4b0a      	ldr	r3, [pc, #40]	; (800c2c4 <prvInitialiseTaskLists+0x7c>)
 800c29a:	4a05      	ldr	r2, [pc, #20]	; (800c2b0 <prvInitialiseTaskLists+0x68>)
 800c29c:	601a      	str	r2, [r3, #0]
}
 800c29e:	bf00      	nop
 800c2a0:	3708      	adds	r7, #8
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bd80      	pop	{r7, pc}
 800c2a6:	bf00      	nop
 800c2a8:	20000c98 	.word	0x20000c98
 800c2ac:	200010f8 	.word	0x200010f8
 800c2b0:	2000110c 	.word	0x2000110c
 800c2b4:	20001128 	.word	0x20001128
 800c2b8:	2000113c 	.word	0x2000113c
 800c2bc:	20001154 	.word	0x20001154
 800c2c0:	20001120 	.word	0x20001120
 800c2c4:	20001124 	.word	0x20001124

0800c2c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b082      	sub	sp, #8
 800c2cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c2ce:	e019      	b.n	800c304 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c2d0:	f000 fdd0 	bl	800ce74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2d4:	4b10      	ldr	r3, [pc, #64]	; (800c318 <prvCheckTasksWaitingTermination+0x50>)
 800c2d6:	68db      	ldr	r3, [r3, #12]
 800c2d8:	68db      	ldr	r3, [r3, #12]
 800c2da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	3304      	adds	r3, #4
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	f7fe fd3b 	bl	800ad5c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c2e6:	4b0d      	ldr	r3, [pc, #52]	; (800c31c <prvCheckTasksWaitingTermination+0x54>)
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	3b01      	subs	r3, #1
 800c2ec:	4a0b      	ldr	r2, [pc, #44]	; (800c31c <prvCheckTasksWaitingTermination+0x54>)
 800c2ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c2f0:	4b0b      	ldr	r3, [pc, #44]	; (800c320 <prvCheckTasksWaitingTermination+0x58>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	3b01      	subs	r3, #1
 800c2f6:	4a0a      	ldr	r2, [pc, #40]	; (800c320 <prvCheckTasksWaitingTermination+0x58>)
 800c2f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c2fa:	f000 fdeb 	bl	800ced4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c2fe:	6878      	ldr	r0, [r7, #4]
 800c300:	f000 f810 	bl	800c324 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c304:	4b06      	ldr	r3, [pc, #24]	; (800c320 <prvCheckTasksWaitingTermination+0x58>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d1e1      	bne.n	800c2d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c30c:	bf00      	nop
 800c30e:	bf00      	nop
 800c310:	3708      	adds	r7, #8
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}
 800c316:	bf00      	nop
 800c318:	2000113c 	.word	0x2000113c
 800c31c:	20001168 	.word	0x20001168
 800c320:	20001150 	.word	0x20001150

0800c324 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c324:	b580      	push	{r7, lr}
 800c326:	b084      	sub	sp, #16
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c332:	2b00      	cmp	r3, #0
 800c334:	d108      	bne.n	800c348 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c33a:	4618      	mov	r0, r3
 800c33c:	f000 ff88 	bl	800d250 <vPortFree>
				vPortFree( pxTCB );
 800c340:	6878      	ldr	r0, [r7, #4]
 800c342:	f000 ff85 	bl	800d250 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c346:	e018      	b.n	800c37a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c34e:	2b01      	cmp	r3, #1
 800c350:	d103      	bne.n	800c35a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c352:	6878      	ldr	r0, [r7, #4]
 800c354:	f000 ff7c 	bl	800d250 <vPortFree>
	}
 800c358:	e00f      	b.n	800c37a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c360:	2b02      	cmp	r3, #2
 800c362:	d00a      	beq.n	800c37a <prvDeleteTCB+0x56>
	__asm volatile
 800c364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c368:	f383 8811 	msr	BASEPRI, r3
 800c36c:	f3bf 8f6f 	isb	sy
 800c370:	f3bf 8f4f 	dsb	sy
 800c374:	60fb      	str	r3, [r7, #12]
}
 800c376:	bf00      	nop
 800c378:	e7fe      	b.n	800c378 <prvDeleteTCB+0x54>
	}
 800c37a:	bf00      	nop
 800c37c:	3710      	adds	r7, #16
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}
	...

0800c384 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c384:	b480      	push	{r7}
 800c386:	b083      	sub	sp, #12
 800c388:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c38a:	4b0c      	ldr	r3, [pc, #48]	; (800c3bc <prvResetNextTaskUnblockTime+0x38>)
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d104      	bne.n	800c39e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c394:	4b0a      	ldr	r3, [pc, #40]	; (800c3c0 <prvResetNextTaskUnblockTime+0x3c>)
 800c396:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c39a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c39c:	e008      	b.n	800c3b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c39e:	4b07      	ldr	r3, [pc, #28]	; (800c3bc <prvResetNextTaskUnblockTime+0x38>)
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	68db      	ldr	r3, [r3, #12]
 800c3a4:	68db      	ldr	r3, [r3, #12]
 800c3a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	685b      	ldr	r3, [r3, #4]
 800c3ac:	4a04      	ldr	r2, [pc, #16]	; (800c3c0 <prvResetNextTaskUnblockTime+0x3c>)
 800c3ae:	6013      	str	r3, [r2, #0]
}
 800c3b0:	bf00      	nop
 800c3b2:	370c      	adds	r7, #12
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ba:	4770      	bx	lr
 800c3bc:	20001120 	.word	0x20001120
 800c3c0:	20001188 	.word	0x20001188

0800c3c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b083      	sub	sp, #12
 800c3c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c3ca:	4b0b      	ldr	r3, [pc, #44]	; (800c3f8 <xTaskGetSchedulerState+0x34>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d102      	bne.n	800c3d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c3d2:	2301      	movs	r3, #1
 800c3d4:	607b      	str	r3, [r7, #4]
 800c3d6:	e008      	b.n	800c3ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3d8:	4b08      	ldr	r3, [pc, #32]	; (800c3fc <xTaskGetSchedulerState+0x38>)
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d102      	bne.n	800c3e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c3e0:	2302      	movs	r3, #2
 800c3e2:	607b      	str	r3, [r7, #4]
 800c3e4:	e001      	b.n	800c3ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c3ea:	687b      	ldr	r3, [r7, #4]
	}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	370c      	adds	r7, #12
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f6:	4770      	bx	lr
 800c3f8:	20001174 	.word	0x20001174
 800c3fc:	20001190 	.word	0x20001190

0800c400 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c400:	b580      	push	{r7, lr}
 800c402:	b086      	sub	sp, #24
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c40c:	2300      	movs	r3, #0
 800c40e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d056      	beq.n	800c4c4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c416:	4b2e      	ldr	r3, [pc, #184]	; (800c4d0 <xTaskPriorityDisinherit+0xd0>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	693a      	ldr	r2, [r7, #16]
 800c41c:	429a      	cmp	r2, r3
 800c41e:	d00a      	beq.n	800c436 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c424:	f383 8811 	msr	BASEPRI, r3
 800c428:	f3bf 8f6f 	isb	sy
 800c42c:	f3bf 8f4f 	dsb	sy
 800c430:	60fb      	str	r3, [r7, #12]
}
 800c432:	bf00      	nop
 800c434:	e7fe      	b.n	800c434 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d10a      	bne.n	800c454 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c43e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c442:	f383 8811 	msr	BASEPRI, r3
 800c446:	f3bf 8f6f 	isb	sy
 800c44a:	f3bf 8f4f 	dsb	sy
 800c44e:	60bb      	str	r3, [r7, #8]
}
 800c450:	bf00      	nop
 800c452:	e7fe      	b.n	800c452 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c454:	693b      	ldr	r3, [r7, #16]
 800c456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c458:	1e5a      	subs	r2, r3, #1
 800c45a:	693b      	ldr	r3, [r7, #16]
 800c45c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c45e:	693b      	ldr	r3, [r7, #16]
 800c460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c466:	429a      	cmp	r2, r3
 800c468:	d02c      	beq.n	800c4c4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c46a:	693b      	ldr	r3, [r7, #16]
 800c46c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d128      	bne.n	800c4c4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c472:	693b      	ldr	r3, [r7, #16]
 800c474:	3304      	adds	r3, #4
 800c476:	4618      	mov	r0, r3
 800c478:	f7fe fc70 	bl	800ad5c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c47c:	693b      	ldr	r3, [r7, #16]
 800c47e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c480:	693b      	ldr	r3, [r7, #16]
 800c482:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c484:	693b      	ldr	r3, [r7, #16]
 800c486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c488:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c48c:	693b      	ldr	r3, [r7, #16]
 800c48e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c490:	693b      	ldr	r3, [r7, #16]
 800c492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c494:	4b0f      	ldr	r3, [pc, #60]	; (800c4d4 <xTaskPriorityDisinherit+0xd4>)
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	429a      	cmp	r2, r3
 800c49a:	d903      	bls.n	800c4a4 <xTaskPriorityDisinherit+0xa4>
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4a0:	4a0c      	ldr	r2, [pc, #48]	; (800c4d4 <xTaskPriorityDisinherit+0xd4>)
 800c4a2:	6013      	str	r3, [r2, #0]
 800c4a4:	693b      	ldr	r3, [r7, #16]
 800c4a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4a8:	4613      	mov	r3, r2
 800c4aa:	009b      	lsls	r3, r3, #2
 800c4ac:	4413      	add	r3, r2
 800c4ae:	009b      	lsls	r3, r3, #2
 800c4b0:	4a09      	ldr	r2, [pc, #36]	; (800c4d8 <xTaskPriorityDisinherit+0xd8>)
 800c4b2:	441a      	add	r2, r3
 800c4b4:	693b      	ldr	r3, [r7, #16]
 800c4b6:	3304      	adds	r3, #4
 800c4b8:	4619      	mov	r1, r3
 800c4ba:	4610      	mov	r0, r2
 800c4bc:	f7fe fbf1 	bl	800aca2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c4c4:	697b      	ldr	r3, [r7, #20]
	}
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	3718      	adds	r7, #24
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	bd80      	pop	{r7, pc}
 800c4ce:	bf00      	nop
 800c4d0:	20000c94 	.word	0x20000c94
 800c4d4:	20001170 	.word	0x20001170
 800c4d8:	20000c98 	.word	0x20000c98

0800c4dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b084      	sub	sp, #16
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c4e6:	4b21      	ldr	r3, [pc, #132]	; (800c56c <prvAddCurrentTaskToDelayedList+0x90>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c4ec:	4b20      	ldr	r3, [pc, #128]	; (800c570 <prvAddCurrentTaskToDelayedList+0x94>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	3304      	adds	r3, #4
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	f7fe fc32 	bl	800ad5c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c4fe:	d10a      	bne.n	800c516 <prvAddCurrentTaskToDelayedList+0x3a>
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d007      	beq.n	800c516 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c506:	4b1a      	ldr	r3, [pc, #104]	; (800c570 <prvAddCurrentTaskToDelayedList+0x94>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	3304      	adds	r3, #4
 800c50c:	4619      	mov	r1, r3
 800c50e:	4819      	ldr	r0, [pc, #100]	; (800c574 <prvAddCurrentTaskToDelayedList+0x98>)
 800c510:	f7fe fbc7 	bl	800aca2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c514:	e026      	b.n	800c564 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c516:	68fa      	ldr	r2, [r7, #12]
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	4413      	add	r3, r2
 800c51c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c51e:	4b14      	ldr	r3, [pc, #80]	; (800c570 <prvAddCurrentTaskToDelayedList+0x94>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	68ba      	ldr	r2, [r7, #8]
 800c524:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c526:	68ba      	ldr	r2, [r7, #8]
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	429a      	cmp	r2, r3
 800c52c:	d209      	bcs.n	800c542 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c52e:	4b12      	ldr	r3, [pc, #72]	; (800c578 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c530:	681a      	ldr	r2, [r3, #0]
 800c532:	4b0f      	ldr	r3, [pc, #60]	; (800c570 <prvAddCurrentTaskToDelayedList+0x94>)
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	3304      	adds	r3, #4
 800c538:	4619      	mov	r1, r3
 800c53a:	4610      	mov	r0, r2
 800c53c:	f7fe fbd5 	bl	800acea <vListInsert>
}
 800c540:	e010      	b.n	800c564 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c542:	4b0e      	ldr	r3, [pc, #56]	; (800c57c <prvAddCurrentTaskToDelayedList+0xa0>)
 800c544:	681a      	ldr	r2, [r3, #0]
 800c546:	4b0a      	ldr	r3, [pc, #40]	; (800c570 <prvAddCurrentTaskToDelayedList+0x94>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	3304      	adds	r3, #4
 800c54c:	4619      	mov	r1, r3
 800c54e:	4610      	mov	r0, r2
 800c550:	f7fe fbcb 	bl	800acea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c554:	4b0a      	ldr	r3, [pc, #40]	; (800c580 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	68ba      	ldr	r2, [r7, #8]
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d202      	bcs.n	800c564 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c55e:	4a08      	ldr	r2, [pc, #32]	; (800c580 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	6013      	str	r3, [r2, #0]
}
 800c564:	bf00      	nop
 800c566:	3710      	adds	r7, #16
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd80      	pop	{r7, pc}
 800c56c:	2000116c 	.word	0x2000116c
 800c570:	20000c94 	.word	0x20000c94
 800c574:	20001154 	.word	0x20001154
 800c578:	20001124 	.word	0x20001124
 800c57c:	20001120 	.word	0x20001120
 800c580:	20001188 	.word	0x20001188

0800c584 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b08a      	sub	sp, #40	; 0x28
 800c588:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c58a:	2300      	movs	r3, #0
 800c58c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c58e:	f000 fb07 	bl	800cba0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c592:	4b1c      	ldr	r3, [pc, #112]	; (800c604 <xTimerCreateTimerTask+0x80>)
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d021      	beq.n	800c5de <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c59a:	2300      	movs	r3, #0
 800c59c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c59e:	2300      	movs	r3, #0
 800c5a0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c5a2:	1d3a      	adds	r2, r7, #4
 800c5a4:	f107 0108 	add.w	r1, r7, #8
 800c5a8:	f107 030c 	add.w	r3, r7, #12
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	f7fe fb31 	bl	800ac14 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c5b2:	6879      	ldr	r1, [r7, #4]
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	68fa      	ldr	r2, [r7, #12]
 800c5b8:	9202      	str	r2, [sp, #8]
 800c5ba:	9301      	str	r3, [sp, #4]
 800c5bc:	2302      	movs	r3, #2
 800c5be:	9300      	str	r3, [sp, #0]
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	460a      	mov	r2, r1
 800c5c4:	4910      	ldr	r1, [pc, #64]	; (800c608 <xTimerCreateTimerTask+0x84>)
 800c5c6:	4811      	ldr	r0, [pc, #68]	; (800c60c <xTimerCreateTimerTask+0x88>)
 800c5c8:	f7ff f8de 	bl	800b788 <xTaskCreateStatic>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	4a10      	ldr	r2, [pc, #64]	; (800c610 <xTimerCreateTimerTask+0x8c>)
 800c5d0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c5d2:	4b0f      	ldr	r3, [pc, #60]	; (800c610 <xTimerCreateTimerTask+0x8c>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d001      	beq.n	800c5de <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c5da:	2301      	movs	r3, #1
 800c5dc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d10a      	bne.n	800c5fa <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c5e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5e8:	f383 8811 	msr	BASEPRI, r3
 800c5ec:	f3bf 8f6f 	isb	sy
 800c5f0:	f3bf 8f4f 	dsb	sy
 800c5f4:	613b      	str	r3, [r7, #16]
}
 800c5f6:	bf00      	nop
 800c5f8:	e7fe      	b.n	800c5f8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c5fa:	697b      	ldr	r3, [r7, #20]
}
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	3718      	adds	r7, #24
 800c600:	46bd      	mov	sp, r7
 800c602:	bd80      	pop	{r7, pc}
 800c604:	200011c4 	.word	0x200011c4
 800c608:	0800e510 	.word	0x0800e510
 800c60c:	0800c749 	.word	0x0800c749
 800c610:	200011c8 	.word	0x200011c8

0800c614 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b08a      	sub	sp, #40	; 0x28
 800c618:	af00      	add	r7, sp, #0
 800c61a:	60f8      	str	r0, [r7, #12]
 800c61c:	60b9      	str	r1, [r7, #8]
 800c61e:	607a      	str	r2, [r7, #4]
 800c620:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c622:	2300      	movs	r3, #0
 800c624:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d10a      	bne.n	800c642 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c62c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c630:	f383 8811 	msr	BASEPRI, r3
 800c634:	f3bf 8f6f 	isb	sy
 800c638:	f3bf 8f4f 	dsb	sy
 800c63c:	623b      	str	r3, [r7, #32]
}
 800c63e:	bf00      	nop
 800c640:	e7fe      	b.n	800c640 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c642:	4b1a      	ldr	r3, [pc, #104]	; (800c6ac <xTimerGenericCommand+0x98>)
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d02a      	beq.n	800c6a0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	2b05      	cmp	r3, #5
 800c65a:	dc18      	bgt.n	800c68e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c65c:	f7ff feb2 	bl	800c3c4 <xTaskGetSchedulerState>
 800c660:	4603      	mov	r3, r0
 800c662:	2b02      	cmp	r3, #2
 800c664:	d109      	bne.n	800c67a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c666:	4b11      	ldr	r3, [pc, #68]	; (800c6ac <xTimerGenericCommand+0x98>)
 800c668:	6818      	ldr	r0, [r3, #0]
 800c66a:	f107 0110 	add.w	r1, r7, #16
 800c66e:	2300      	movs	r3, #0
 800c670:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c672:	f7fe fca1 	bl	800afb8 <xQueueGenericSend>
 800c676:	6278      	str	r0, [r7, #36]	; 0x24
 800c678:	e012      	b.n	800c6a0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c67a:	4b0c      	ldr	r3, [pc, #48]	; (800c6ac <xTimerGenericCommand+0x98>)
 800c67c:	6818      	ldr	r0, [r3, #0]
 800c67e:	f107 0110 	add.w	r1, r7, #16
 800c682:	2300      	movs	r3, #0
 800c684:	2200      	movs	r2, #0
 800c686:	f7fe fc97 	bl	800afb8 <xQueueGenericSend>
 800c68a:	6278      	str	r0, [r7, #36]	; 0x24
 800c68c:	e008      	b.n	800c6a0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c68e:	4b07      	ldr	r3, [pc, #28]	; (800c6ac <xTimerGenericCommand+0x98>)
 800c690:	6818      	ldr	r0, [r3, #0]
 800c692:	f107 0110 	add.w	r1, r7, #16
 800c696:	2300      	movs	r3, #0
 800c698:	683a      	ldr	r2, [r7, #0]
 800c69a:	f7fe fd8b 	bl	800b1b4 <xQueueGenericSendFromISR>
 800c69e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c6a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	3728      	adds	r7, #40	; 0x28
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	bd80      	pop	{r7, pc}
 800c6aa:	bf00      	nop
 800c6ac:	200011c4 	.word	0x200011c4

0800c6b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b088      	sub	sp, #32
 800c6b4:	af02      	add	r7, sp, #8
 800c6b6:	6078      	str	r0, [r7, #4]
 800c6b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6ba:	4b22      	ldr	r3, [pc, #136]	; (800c744 <prvProcessExpiredTimer+0x94>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	68db      	ldr	r3, [r3, #12]
 800c6c0:	68db      	ldr	r3, [r3, #12]
 800c6c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	3304      	adds	r3, #4
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	f7fe fb47 	bl	800ad5c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c6ce:	697b      	ldr	r3, [r7, #20]
 800c6d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6d4:	f003 0304 	and.w	r3, r3, #4
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d022      	beq.n	800c722 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c6dc:	697b      	ldr	r3, [r7, #20]
 800c6de:	699a      	ldr	r2, [r3, #24]
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	18d1      	adds	r1, r2, r3
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	683a      	ldr	r2, [r7, #0]
 800c6e8:	6978      	ldr	r0, [r7, #20]
 800c6ea:	f000 f8d1 	bl	800c890 <prvInsertTimerInActiveList>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d01f      	beq.n	800c734 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	9300      	str	r3, [sp, #0]
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	687a      	ldr	r2, [r7, #4]
 800c6fc:	2100      	movs	r1, #0
 800c6fe:	6978      	ldr	r0, [r7, #20]
 800c700:	f7ff ff88 	bl	800c614 <xTimerGenericCommand>
 800c704:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c706:	693b      	ldr	r3, [r7, #16]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d113      	bne.n	800c734 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c70c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c710:	f383 8811 	msr	BASEPRI, r3
 800c714:	f3bf 8f6f 	isb	sy
 800c718:	f3bf 8f4f 	dsb	sy
 800c71c:	60fb      	str	r3, [r7, #12]
}
 800c71e:	bf00      	nop
 800c720:	e7fe      	b.n	800c720 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c728:	f023 0301 	bic.w	r3, r3, #1
 800c72c:	b2da      	uxtb	r2, r3
 800c72e:	697b      	ldr	r3, [r7, #20]
 800c730:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	6a1b      	ldr	r3, [r3, #32]
 800c738:	6978      	ldr	r0, [r7, #20]
 800c73a:	4798      	blx	r3
}
 800c73c:	bf00      	nop
 800c73e:	3718      	adds	r7, #24
 800c740:	46bd      	mov	sp, r7
 800c742:	bd80      	pop	{r7, pc}
 800c744:	200011bc 	.word	0x200011bc

0800c748 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b084      	sub	sp, #16
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c750:	f107 0308 	add.w	r3, r7, #8
 800c754:	4618      	mov	r0, r3
 800c756:	f000 f857 	bl	800c808 <prvGetNextExpireTime>
 800c75a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	4619      	mov	r1, r3
 800c760:	68f8      	ldr	r0, [r7, #12]
 800c762:	f000 f803 	bl	800c76c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c766:	f000 f8d5 	bl	800c914 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c76a:	e7f1      	b.n	800c750 <prvTimerTask+0x8>

0800c76c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b084      	sub	sp, #16
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c776:	f7ff fa43 	bl	800bc00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c77a:	f107 0308 	add.w	r3, r7, #8
 800c77e:	4618      	mov	r0, r3
 800c780:	f000 f866 	bl	800c850 <prvSampleTimeNow>
 800c784:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c786:	68bb      	ldr	r3, [r7, #8]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d130      	bne.n	800c7ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d10a      	bne.n	800c7a8 <prvProcessTimerOrBlockTask+0x3c>
 800c792:	687a      	ldr	r2, [r7, #4]
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	429a      	cmp	r2, r3
 800c798:	d806      	bhi.n	800c7a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c79a:	f7ff fa3f 	bl	800bc1c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c79e:	68f9      	ldr	r1, [r7, #12]
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f7ff ff85 	bl	800c6b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c7a6:	e024      	b.n	800c7f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d008      	beq.n	800c7c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c7ae:	4b13      	ldr	r3, [pc, #76]	; (800c7fc <prvProcessTimerOrBlockTask+0x90>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d101      	bne.n	800c7bc <prvProcessTimerOrBlockTask+0x50>
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	e000      	b.n	800c7be <prvProcessTimerOrBlockTask+0x52>
 800c7bc:	2300      	movs	r3, #0
 800c7be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c7c0:	4b0f      	ldr	r3, [pc, #60]	; (800c800 <prvProcessTimerOrBlockTask+0x94>)
 800c7c2:	6818      	ldr	r0, [r3, #0]
 800c7c4:	687a      	ldr	r2, [r7, #4]
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	1ad3      	subs	r3, r2, r3
 800c7ca:	683a      	ldr	r2, [r7, #0]
 800c7cc:	4619      	mov	r1, r3
 800c7ce:	f7fe ffa7 	bl	800b720 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c7d2:	f7ff fa23 	bl	800bc1c <xTaskResumeAll>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d10a      	bne.n	800c7f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c7dc:	4b09      	ldr	r3, [pc, #36]	; (800c804 <prvProcessTimerOrBlockTask+0x98>)
 800c7de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7e2:	601a      	str	r2, [r3, #0]
 800c7e4:	f3bf 8f4f 	dsb	sy
 800c7e8:	f3bf 8f6f 	isb	sy
}
 800c7ec:	e001      	b.n	800c7f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c7ee:	f7ff fa15 	bl	800bc1c <xTaskResumeAll>
}
 800c7f2:	bf00      	nop
 800c7f4:	3710      	adds	r7, #16
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	bd80      	pop	{r7, pc}
 800c7fa:	bf00      	nop
 800c7fc:	200011c0 	.word	0x200011c0
 800c800:	200011c4 	.word	0x200011c4
 800c804:	e000ed04 	.word	0xe000ed04

0800c808 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c808:	b480      	push	{r7}
 800c80a:	b085      	sub	sp, #20
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c810:	4b0e      	ldr	r3, [pc, #56]	; (800c84c <prvGetNextExpireTime+0x44>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d101      	bne.n	800c81e <prvGetNextExpireTime+0x16>
 800c81a:	2201      	movs	r2, #1
 800c81c:	e000      	b.n	800c820 <prvGetNextExpireTime+0x18>
 800c81e:	2200      	movs	r2, #0
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d105      	bne.n	800c838 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c82c:	4b07      	ldr	r3, [pc, #28]	; (800c84c <prvGetNextExpireTime+0x44>)
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	68db      	ldr	r3, [r3, #12]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	60fb      	str	r3, [r7, #12]
 800c836:	e001      	b.n	800c83c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c838:	2300      	movs	r3, #0
 800c83a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c83c:	68fb      	ldr	r3, [r7, #12]
}
 800c83e:	4618      	mov	r0, r3
 800c840:	3714      	adds	r7, #20
 800c842:	46bd      	mov	sp, r7
 800c844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c848:	4770      	bx	lr
 800c84a:	bf00      	nop
 800c84c:	200011bc 	.word	0x200011bc

0800c850 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c850:	b580      	push	{r7, lr}
 800c852:	b084      	sub	sp, #16
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c858:	f7ff fa7e 	bl	800bd58 <xTaskGetTickCount>
 800c85c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c85e:	4b0b      	ldr	r3, [pc, #44]	; (800c88c <prvSampleTimeNow+0x3c>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	68fa      	ldr	r2, [r7, #12]
 800c864:	429a      	cmp	r2, r3
 800c866:	d205      	bcs.n	800c874 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c868:	f000 f936 	bl	800cad8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	2201      	movs	r2, #1
 800c870:	601a      	str	r2, [r3, #0]
 800c872:	e002      	b.n	800c87a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	2200      	movs	r2, #0
 800c878:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c87a:	4a04      	ldr	r2, [pc, #16]	; (800c88c <prvSampleTimeNow+0x3c>)
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c880:	68fb      	ldr	r3, [r7, #12]
}
 800c882:	4618      	mov	r0, r3
 800c884:	3710      	adds	r7, #16
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}
 800c88a:	bf00      	nop
 800c88c:	200011cc 	.word	0x200011cc

0800c890 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b086      	sub	sp, #24
 800c894:	af00      	add	r7, sp, #0
 800c896:	60f8      	str	r0, [r7, #12]
 800c898:	60b9      	str	r1, [r7, #8]
 800c89a:	607a      	str	r2, [r7, #4]
 800c89c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c89e:	2300      	movs	r3, #0
 800c8a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	68ba      	ldr	r2, [r7, #8]
 800c8a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	68fa      	ldr	r2, [r7, #12]
 800c8ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c8ae:	68ba      	ldr	r2, [r7, #8]
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	429a      	cmp	r2, r3
 800c8b4:	d812      	bhi.n	800c8dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c8b6:	687a      	ldr	r2, [r7, #4]
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	1ad2      	subs	r2, r2, r3
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	699b      	ldr	r3, [r3, #24]
 800c8c0:	429a      	cmp	r2, r3
 800c8c2:	d302      	bcc.n	800c8ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c8c4:	2301      	movs	r3, #1
 800c8c6:	617b      	str	r3, [r7, #20]
 800c8c8:	e01b      	b.n	800c902 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c8ca:	4b10      	ldr	r3, [pc, #64]	; (800c90c <prvInsertTimerInActiveList+0x7c>)
 800c8cc:	681a      	ldr	r2, [r3, #0]
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	3304      	adds	r3, #4
 800c8d2:	4619      	mov	r1, r3
 800c8d4:	4610      	mov	r0, r2
 800c8d6:	f7fe fa08 	bl	800acea <vListInsert>
 800c8da:	e012      	b.n	800c902 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c8dc:	687a      	ldr	r2, [r7, #4]
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	429a      	cmp	r2, r3
 800c8e2:	d206      	bcs.n	800c8f2 <prvInsertTimerInActiveList+0x62>
 800c8e4:	68ba      	ldr	r2, [r7, #8]
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	429a      	cmp	r2, r3
 800c8ea:	d302      	bcc.n	800c8f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	617b      	str	r3, [r7, #20]
 800c8f0:	e007      	b.n	800c902 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c8f2:	4b07      	ldr	r3, [pc, #28]	; (800c910 <prvInsertTimerInActiveList+0x80>)
 800c8f4:	681a      	ldr	r2, [r3, #0]
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	3304      	adds	r3, #4
 800c8fa:	4619      	mov	r1, r3
 800c8fc:	4610      	mov	r0, r2
 800c8fe:	f7fe f9f4 	bl	800acea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c902:	697b      	ldr	r3, [r7, #20]
}
 800c904:	4618      	mov	r0, r3
 800c906:	3718      	adds	r7, #24
 800c908:	46bd      	mov	sp, r7
 800c90a:	bd80      	pop	{r7, pc}
 800c90c:	200011c0 	.word	0x200011c0
 800c910:	200011bc 	.word	0x200011bc

0800c914 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b08e      	sub	sp, #56	; 0x38
 800c918:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c91a:	e0ca      	b.n	800cab2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	da18      	bge.n	800c954 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c922:	1d3b      	adds	r3, r7, #4
 800c924:	3304      	adds	r3, #4
 800c926:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d10a      	bne.n	800c944 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c92e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c932:	f383 8811 	msr	BASEPRI, r3
 800c936:	f3bf 8f6f 	isb	sy
 800c93a:	f3bf 8f4f 	dsb	sy
 800c93e:	61fb      	str	r3, [r7, #28]
}
 800c940:	bf00      	nop
 800c942:	e7fe      	b.n	800c942 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c94a:	6850      	ldr	r0, [r2, #4]
 800c94c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c94e:	6892      	ldr	r2, [r2, #8]
 800c950:	4611      	mov	r1, r2
 800c952:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2b00      	cmp	r3, #0
 800c958:	f2c0 80ab 	blt.w	800cab2 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c962:	695b      	ldr	r3, [r3, #20]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d004      	beq.n	800c972 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c96a:	3304      	adds	r3, #4
 800c96c:	4618      	mov	r0, r3
 800c96e:	f7fe f9f5 	bl	800ad5c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c972:	463b      	mov	r3, r7
 800c974:	4618      	mov	r0, r3
 800c976:	f7ff ff6b 	bl	800c850 <prvSampleTimeNow>
 800c97a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	2b09      	cmp	r3, #9
 800c980:	f200 8096 	bhi.w	800cab0 <prvProcessReceivedCommands+0x19c>
 800c984:	a201      	add	r2, pc, #4	; (adr r2, 800c98c <prvProcessReceivedCommands+0x78>)
 800c986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c98a:	bf00      	nop
 800c98c:	0800c9b5 	.word	0x0800c9b5
 800c990:	0800c9b5 	.word	0x0800c9b5
 800c994:	0800c9b5 	.word	0x0800c9b5
 800c998:	0800ca29 	.word	0x0800ca29
 800c99c:	0800ca3d 	.word	0x0800ca3d
 800c9a0:	0800ca87 	.word	0x0800ca87
 800c9a4:	0800c9b5 	.word	0x0800c9b5
 800c9a8:	0800c9b5 	.word	0x0800c9b5
 800c9ac:	0800ca29 	.word	0x0800ca29
 800c9b0:	0800ca3d 	.word	0x0800ca3d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c9b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9ba:	f043 0301 	orr.w	r3, r3, #1
 800c9be:	b2da      	uxtb	r2, r3
 800c9c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c9c6:	68ba      	ldr	r2, [r7, #8]
 800c9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ca:	699b      	ldr	r3, [r3, #24]
 800c9cc:	18d1      	adds	r1, r2, r3
 800c9ce:	68bb      	ldr	r3, [r7, #8]
 800c9d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9d4:	f7ff ff5c 	bl	800c890 <prvInsertTimerInActiveList>
 800c9d8:	4603      	mov	r3, r0
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d069      	beq.n	800cab2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c9de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9e0:	6a1b      	ldr	r3, [r3, #32]
 800c9e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c9e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9ec:	f003 0304 	and.w	r3, r3, #4
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d05e      	beq.n	800cab2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c9f4:	68ba      	ldr	r2, [r7, #8]
 800c9f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9f8:	699b      	ldr	r3, [r3, #24]
 800c9fa:	441a      	add	r2, r3
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	9300      	str	r3, [sp, #0]
 800ca00:	2300      	movs	r3, #0
 800ca02:	2100      	movs	r1, #0
 800ca04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca06:	f7ff fe05 	bl	800c614 <xTimerGenericCommand>
 800ca0a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ca0c:	6a3b      	ldr	r3, [r7, #32]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d14f      	bne.n	800cab2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ca12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca16:	f383 8811 	msr	BASEPRI, r3
 800ca1a:	f3bf 8f6f 	isb	sy
 800ca1e:	f3bf 8f4f 	dsb	sy
 800ca22:	61bb      	str	r3, [r7, #24]
}
 800ca24:	bf00      	nop
 800ca26:	e7fe      	b.n	800ca26 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca2e:	f023 0301 	bic.w	r3, r3, #1
 800ca32:	b2da      	uxtb	r2, r3
 800ca34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ca3a:	e03a      	b.n	800cab2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca42:	f043 0301 	orr.w	r3, r3, #1
 800ca46:	b2da      	uxtb	r2, r3
 800ca48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ca4e:	68ba      	ldr	r2, [r7, #8]
 800ca50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca52:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ca54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca56:	699b      	ldr	r3, [r3, #24]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d10a      	bne.n	800ca72 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ca5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca60:	f383 8811 	msr	BASEPRI, r3
 800ca64:	f3bf 8f6f 	isb	sy
 800ca68:	f3bf 8f4f 	dsb	sy
 800ca6c:	617b      	str	r3, [r7, #20]
}
 800ca6e:	bf00      	nop
 800ca70:	e7fe      	b.n	800ca70 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ca72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca74:	699a      	ldr	r2, [r3, #24]
 800ca76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca78:	18d1      	adds	r1, r2, r3
 800ca7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca80:	f7ff ff06 	bl	800c890 <prvInsertTimerInActiveList>
					break;
 800ca84:	e015      	b.n	800cab2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ca86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca8c:	f003 0302 	and.w	r3, r3, #2
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d103      	bne.n	800ca9c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ca94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca96:	f000 fbdb 	bl	800d250 <vPortFree>
 800ca9a:	e00a      	b.n	800cab2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800caa2:	f023 0301 	bic.w	r3, r3, #1
 800caa6:	b2da      	uxtb	r2, r3
 800caa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caaa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800caae:	e000      	b.n	800cab2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800cab0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cab2:	4b08      	ldr	r3, [pc, #32]	; (800cad4 <prvProcessReceivedCommands+0x1c0>)
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	1d39      	adds	r1, r7, #4
 800cab8:	2200      	movs	r2, #0
 800caba:	4618      	mov	r0, r3
 800cabc:	f7fe fc16 	bl	800b2ec <xQueueReceive>
 800cac0:	4603      	mov	r3, r0
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	f47f af2a 	bne.w	800c91c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cac8:	bf00      	nop
 800caca:	bf00      	nop
 800cacc:	3730      	adds	r7, #48	; 0x30
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}
 800cad2:	bf00      	nop
 800cad4:	200011c4 	.word	0x200011c4

0800cad8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b088      	sub	sp, #32
 800cadc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cade:	e048      	b.n	800cb72 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cae0:	4b2d      	ldr	r3, [pc, #180]	; (800cb98 <prvSwitchTimerLists+0xc0>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	68db      	ldr	r3, [r3, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800caea:	4b2b      	ldr	r3, [pc, #172]	; (800cb98 <prvSwitchTimerLists+0xc0>)
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	68db      	ldr	r3, [r3, #12]
 800caf0:	68db      	ldr	r3, [r3, #12]
 800caf2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	3304      	adds	r3, #4
 800caf8:	4618      	mov	r0, r3
 800cafa:	f7fe f92f 	bl	800ad5c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	6a1b      	ldr	r3, [r3, #32]
 800cb02:	68f8      	ldr	r0, [r7, #12]
 800cb04:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cb0c:	f003 0304 	and.w	r3, r3, #4
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d02e      	beq.n	800cb72 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	699b      	ldr	r3, [r3, #24]
 800cb18:	693a      	ldr	r2, [r7, #16]
 800cb1a:	4413      	add	r3, r2
 800cb1c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cb1e:	68ba      	ldr	r2, [r7, #8]
 800cb20:	693b      	ldr	r3, [r7, #16]
 800cb22:	429a      	cmp	r2, r3
 800cb24:	d90e      	bls.n	800cb44 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	68ba      	ldr	r2, [r7, #8]
 800cb2a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	68fa      	ldr	r2, [r7, #12]
 800cb30:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cb32:	4b19      	ldr	r3, [pc, #100]	; (800cb98 <prvSwitchTimerLists+0xc0>)
 800cb34:	681a      	ldr	r2, [r3, #0]
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	3304      	adds	r3, #4
 800cb3a:	4619      	mov	r1, r3
 800cb3c:	4610      	mov	r0, r2
 800cb3e:	f7fe f8d4 	bl	800acea <vListInsert>
 800cb42:	e016      	b.n	800cb72 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cb44:	2300      	movs	r3, #0
 800cb46:	9300      	str	r3, [sp, #0]
 800cb48:	2300      	movs	r3, #0
 800cb4a:	693a      	ldr	r2, [r7, #16]
 800cb4c:	2100      	movs	r1, #0
 800cb4e:	68f8      	ldr	r0, [r7, #12]
 800cb50:	f7ff fd60 	bl	800c614 <xTimerGenericCommand>
 800cb54:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d10a      	bne.n	800cb72 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800cb5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb60:	f383 8811 	msr	BASEPRI, r3
 800cb64:	f3bf 8f6f 	isb	sy
 800cb68:	f3bf 8f4f 	dsb	sy
 800cb6c:	603b      	str	r3, [r7, #0]
}
 800cb6e:	bf00      	nop
 800cb70:	e7fe      	b.n	800cb70 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cb72:	4b09      	ldr	r3, [pc, #36]	; (800cb98 <prvSwitchTimerLists+0xc0>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d1b1      	bne.n	800cae0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cb7c:	4b06      	ldr	r3, [pc, #24]	; (800cb98 <prvSwitchTimerLists+0xc0>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cb82:	4b06      	ldr	r3, [pc, #24]	; (800cb9c <prvSwitchTimerLists+0xc4>)
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	4a04      	ldr	r2, [pc, #16]	; (800cb98 <prvSwitchTimerLists+0xc0>)
 800cb88:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cb8a:	4a04      	ldr	r2, [pc, #16]	; (800cb9c <prvSwitchTimerLists+0xc4>)
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	6013      	str	r3, [r2, #0]
}
 800cb90:	bf00      	nop
 800cb92:	3718      	adds	r7, #24
 800cb94:	46bd      	mov	sp, r7
 800cb96:	bd80      	pop	{r7, pc}
 800cb98:	200011bc 	.word	0x200011bc
 800cb9c:	200011c0 	.word	0x200011c0

0800cba0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b082      	sub	sp, #8
 800cba4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cba6:	f000 f965 	bl	800ce74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cbaa:	4b15      	ldr	r3, [pc, #84]	; (800cc00 <prvCheckForValidListAndQueue+0x60>)
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d120      	bne.n	800cbf4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cbb2:	4814      	ldr	r0, [pc, #80]	; (800cc04 <prvCheckForValidListAndQueue+0x64>)
 800cbb4:	f7fe f848 	bl	800ac48 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cbb8:	4813      	ldr	r0, [pc, #76]	; (800cc08 <prvCheckForValidListAndQueue+0x68>)
 800cbba:	f7fe f845 	bl	800ac48 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cbbe:	4b13      	ldr	r3, [pc, #76]	; (800cc0c <prvCheckForValidListAndQueue+0x6c>)
 800cbc0:	4a10      	ldr	r2, [pc, #64]	; (800cc04 <prvCheckForValidListAndQueue+0x64>)
 800cbc2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cbc4:	4b12      	ldr	r3, [pc, #72]	; (800cc10 <prvCheckForValidListAndQueue+0x70>)
 800cbc6:	4a10      	ldr	r2, [pc, #64]	; (800cc08 <prvCheckForValidListAndQueue+0x68>)
 800cbc8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cbca:	2300      	movs	r3, #0
 800cbcc:	9300      	str	r3, [sp, #0]
 800cbce:	4b11      	ldr	r3, [pc, #68]	; (800cc14 <prvCheckForValidListAndQueue+0x74>)
 800cbd0:	4a11      	ldr	r2, [pc, #68]	; (800cc18 <prvCheckForValidListAndQueue+0x78>)
 800cbd2:	2110      	movs	r1, #16
 800cbd4:	200a      	movs	r0, #10
 800cbd6:	f7fe f953 	bl	800ae80 <xQueueGenericCreateStatic>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	4a08      	ldr	r2, [pc, #32]	; (800cc00 <prvCheckForValidListAndQueue+0x60>)
 800cbde:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cbe0:	4b07      	ldr	r3, [pc, #28]	; (800cc00 <prvCheckForValidListAndQueue+0x60>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d005      	beq.n	800cbf4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cbe8:	4b05      	ldr	r3, [pc, #20]	; (800cc00 <prvCheckForValidListAndQueue+0x60>)
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	490b      	ldr	r1, [pc, #44]	; (800cc1c <prvCheckForValidListAndQueue+0x7c>)
 800cbee:	4618      	mov	r0, r3
 800cbf0:	f7fe fd6c 	bl	800b6cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cbf4:	f000 f96e 	bl	800ced4 <vPortExitCritical>
}
 800cbf8:	bf00      	nop
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}
 800cbfe:	bf00      	nop
 800cc00:	200011c4 	.word	0x200011c4
 800cc04:	20001194 	.word	0x20001194
 800cc08:	200011a8 	.word	0x200011a8
 800cc0c:	200011bc 	.word	0x200011bc
 800cc10:	200011c0 	.word	0x200011c0
 800cc14:	20001270 	.word	0x20001270
 800cc18:	200011d0 	.word	0x200011d0
 800cc1c:	0800e518 	.word	0x0800e518

0800cc20 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cc20:	b480      	push	{r7}
 800cc22:	b085      	sub	sp, #20
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	60f8      	str	r0, [r7, #12]
 800cc28:	60b9      	str	r1, [r7, #8]
 800cc2a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	3b04      	subs	r3, #4
 800cc30:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cc38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	3b04      	subs	r3, #4
 800cc3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	f023 0201 	bic.w	r2, r3, #1
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	3b04      	subs	r3, #4
 800cc4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cc50:	4a0c      	ldr	r2, [pc, #48]	; (800cc84 <pxPortInitialiseStack+0x64>)
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	3b14      	subs	r3, #20
 800cc5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	3b04      	subs	r3, #4
 800cc66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	f06f 0202 	mvn.w	r2, #2
 800cc6e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	3b20      	subs	r3, #32
 800cc74:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cc76:	68fb      	ldr	r3, [r7, #12]
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3714      	adds	r7, #20
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc82:	4770      	bx	lr
 800cc84:	0800cc89 	.word	0x0800cc89

0800cc88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cc88:	b480      	push	{r7}
 800cc8a:	b085      	sub	sp, #20
 800cc8c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cc92:	4b12      	ldr	r3, [pc, #72]	; (800ccdc <prvTaskExitError+0x54>)
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc9a:	d00a      	beq.n	800ccb2 <prvTaskExitError+0x2a>
	__asm volatile
 800cc9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cca0:	f383 8811 	msr	BASEPRI, r3
 800cca4:	f3bf 8f6f 	isb	sy
 800cca8:	f3bf 8f4f 	dsb	sy
 800ccac:	60fb      	str	r3, [r7, #12]
}
 800ccae:	bf00      	nop
 800ccb0:	e7fe      	b.n	800ccb0 <prvTaskExitError+0x28>
	__asm volatile
 800ccb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccb6:	f383 8811 	msr	BASEPRI, r3
 800ccba:	f3bf 8f6f 	isb	sy
 800ccbe:	f3bf 8f4f 	dsb	sy
 800ccc2:	60bb      	str	r3, [r7, #8]
}
 800ccc4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ccc6:	bf00      	nop
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d0fc      	beq.n	800ccc8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ccce:	bf00      	nop
 800ccd0:	bf00      	nop
 800ccd2:	3714      	adds	r7, #20
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccda:	4770      	bx	lr
 800ccdc:	2000014c 	.word	0x2000014c

0800cce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cce0:	4b07      	ldr	r3, [pc, #28]	; (800cd00 <pxCurrentTCBConst2>)
 800cce2:	6819      	ldr	r1, [r3, #0]
 800cce4:	6808      	ldr	r0, [r1, #0]
 800cce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccea:	f380 8809 	msr	PSP, r0
 800ccee:	f3bf 8f6f 	isb	sy
 800ccf2:	f04f 0000 	mov.w	r0, #0
 800ccf6:	f380 8811 	msr	BASEPRI, r0
 800ccfa:	4770      	bx	lr
 800ccfc:	f3af 8000 	nop.w

0800cd00 <pxCurrentTCBConst2>:
 800cd00:	20000c94 	.word	0x20000c94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cd04:	bf00      	nop
 800cd06:	bf00      	nop

0800cd08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cd08:	4808      	ldr	r0, [pc, #32]	; (800cd2c <prvPortStartFirstTask+0x24>)
 800cd0a:	6800      	ldr	r0, [r0, #0]
 800cd0c:	6800      	ldr	r0, [r0, #0]
 800cd0e:	f380 8808 	msr	MSP, r0
 800cd12:	f04f 0000 	mov.w	r0, #0
 800cd16:	f380 8814 	msr	CONTROL, r0
 800cd1a:	b662      	cpsie	i
 800cd1c:	b661      	cpsie	f
 800cd1e:	f3bf 8f4f 	dsb	sy
 800cd22:	f3bf 8f6f 	isb	sy
 800cd26:	df00      	svc	0
 800cd28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cd2a:	bf00      	nop
 800cd2c:	e000ed08 	.word	0xe000ed08

0800cd30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b086      	sub	sp, #24
 800cd34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cd36:	4b46      	ldr	r3, [pc, #280]	; (800ce50 <xPortStartScheduler+0x120>)
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	4a46      	ldr	r2, [pc, #280]	; (800ce54 <xPortStartScheduler+0x124>)
 800cd3c:	4293      	cmp	r3, r2
 800cd3e:	d10a      	bne.n	800cd56 <xPortStartScheduler+0x26>
	__asm volatile
 800cd40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd44:	f383 8811 	msr	BASEPRI, r3
 800cd48:	f3bf 8f6f 	isb	sy
 800cd4c:	f3bf 8f4f 	dsb	sy
 800cd50:	613b      	str	r3, [r7, #16]
}
 800cd52:	bf00      	nop
 800cd54:	e7fe      	b.n	800cd54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cd56:	4b3e      	ldr	r3, [pc, #248]	; (800ce50 <xPortStartScheduler+0x120>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	4a3f      	ldr	r2, [pc, #252]	; (800ce58 <xPortStartScheduler+0x128>)
 800cd5c:	4293      	cmp	r3, r2
 800cd5e:	d10a      	bne.n	800cd76 <xPortStartScheduler+0x46>
	__asm volatile
 800cd60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd64:	f383 8811 	msr	BASEPRI, r3
 800cd68:	f3bf 8f6f 	isb	sy
 800cd6c:	f3bf 8f4f 	dsb	sy
 800cd70:	60fb      	str	r3, [r7, #12]
}
 800cd72:	bf00      	nop
 800cd74:	e7fe      	b.n	800cd74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cd76:	4b39      	ldr	r3, [pc, #228]	; (800ce5c <xPortStartScheduler+0x12c>)
 800cd78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cd7a:	697b      	ldr	r3, [r7, #20]
 800cd7c:	781b      	ldrb	r3, [r3, #0]
 800cd7e:	b2db      	uxtb	r3, r3
 800cd80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cd82:	697b      	ldr	r3, [r7, #20]
 800cd84:	22ff      	movs	r2, #255	; 0xff
 800cd86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cd88:	697b      	ldr	r3, [r7, #20]
 800cd8a:	781b      	ldrb	r3, [r3, #0]
 800cd8c:	b2db      	uxtb	r3, r3
 800cd8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cd90:	78fb      	ldrb	r3, [r7, #3]
 800cd92:	b2db      	uxtb	r3, r3
 800cd94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cd98:	b2da      	uxtb	r2, r3
 800cd9a:	4b31      	ldr	r3, [pc, #196]	; (800ce60 <xPortStartScheduler+0x130>)
 800cd9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cd9e:	4b31      	ldr	r3, [pc, #196]	; (800ce64 <xPortStartScheduler+0x134>)
 800cda0:	2207      	movs	r2, #7
 800cda2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cda4:	e009      	b.n	800cdba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cda6:	4b2f      	ldr	r3, [pc, #188]	; (800ce64 <xPortStartScheduler+0x134>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	3b01      	subs	r3, #1
 800cdac:	4a2d      	ldr	r2, [pc, #180]	; (800ce64 <xPortStartScheduler+0x134>)
 800cdae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cdb0:	78fb      	ldrb	r3, [r7, #3]
 800cdb2:	b2db      	uxtb	r3, r3
 800cdb4:	005b      	lsls	r3, r3, #1
 800cdb6:	b2db      	uxtb	r3, r3
 800cdb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cdba:	78fb      	ldrb	r3, [r7, #3]
 800cdbc:	b2db      	uxtb	r3, r3
 800cdbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cdc2:	2b80      	cmp	r3, #128	; 0x80
 800cdc4:	d0ef      	beq.n	800cda6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cdc6:	4b27      	ldr	r3, [pc, #156]	; (800ce64 <xPortStartScheduler+0x134>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f1c3 0307 	rsb	r3, r3, #7
 800cdce:	2b04      	cmp	r3, #4
 800cdd0:	d00a      	beq.n	800cde8 <xPortStartScheduler+0xb8>
	__asm volatile
 800cdd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdd6:	f383 8811 	msr	BASEPRI, r3
 800cdda:	f3bf 8f6f 	isb	sy
 800cdde:	f3bf 8f4f 	dsb	sy
 800cde2:	60bb      	str	r3, [r7, #8]
}
 800cde4:	bf00      	nop
 800cde6:	e7fe      	b.n	800cde6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cde8:	4b1e      	ldr	r3, [pc, #120]	; (800ce64 <xPortStartScheduler+0x134>)
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	021b      	lsls	r3, r3, #8
 800cdee:	4a1d      	ldr	r2, [pc, #116]	; (800ce64 <xPortStartScheduler+0x134>)
 800cdf0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cdf2:	4b1c      	ldr	r3, [pc, #112]	; (800ce64 <xPortStartScheduler+0x134>)
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cdfa:	4a1a      	ldr	r2, [pc, #104]	; (800ce64 <xPortStartScheduler+0x134>)
 800cdfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	b2da      	uxtb	r2, r3
 800ce02:	697b      	ldr	r3, [r7, #20]
 800ce04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ce06:	4b18      	ldr	r3, [pc, #96]	; (800ce68 <xPortStartScheduler+0x138>)
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	4a17      	ldr	r2, [pc, #92]	; (800ce68 <xPortStartScheduler+0x138>)
 800ce0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ce10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ce12:	4b15      	ldr	r3, [pc, #84]	; (800ce68 <xPortStartScheduler+0x138>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	4a14      	ldr	r2, [pc, #80]	; (800ce68 <xPortStartScheduler+0x138>)
 800ce18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ce1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ce1e:	f000 f8dd 	bl	800cfdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ce22:	4b12      	ldr	r3, [pc, #72]	; (800ce6c <xPortStartScheduler+0x13c>)
 800ce24:	2200      	movs	r2, #0
 800ce26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ce28:	f000 f8fc 	bl	800d024 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ce2c:	4b10      	ldr	r3, [pc, #64]	; (800ce70 <xPortStartScheduler+0x140>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	4a0f      	ldr	r2, [pc, #60]	; (800ce70 <xPortStartScheduler+0x140>)
 800ce32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ce36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ce38:	f7ff ff66 	bl	800cd08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ce3c:	f7ff f856 	bl	800beec <vTaskSwitchContext>
	prvTaskExitError();
 800ce40:	f7ff ff22 	bl	800cc88 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ce44:	2300      	movs	r3, #0
}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3718      	adds	r7, #24
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	bd80      	pop	{r7, pc}
 800ce4e:	bf00      	nop
 800ce50:	e000ed00 	.word	0xe000ed00
 800ce54:	410fc271 	.word	0x410fc271
 800ce58:	410fc270 	.word	0x410fc270
 800ce5c:	e000e400 	.word	0xe000e400
 800ce60:	200012c0 	.word	0x200012c0
 800ce64:	200012c4 	.word	0x200012c4
 800ce68:	e000ed20 	.word	0xe000ed20
 800ce6c:	2000014c 	.word	0x2000014c
 800ce70:	e000ef34 	.word	0xe000ef34

0800ce74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ce74:	b480      	push	{r7}
 800ce76:	b083      	sub	sp, #12
 800ce78:	af00      	add	r7, sp, #0
	__asm volatile
 800ce7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce7e:	f383 8811 	msr	BASEPRI, r3
 800ce82:	f3bf 8f6f 	isb	sy
 800ce86:	f3bf 8f4f 	dsb	sy
 800ce8a:	607b      	str	r3, [r7, #4]
}
 800ce8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ce8e:	4b0f      	ldr	r3, [pc, #60]	; (800cecc <vPortEnterCritical+0x58>)
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	3301      	adds	r3, #1
 800ce94:	4a0d      	ldr	r2, [pc, #52]	; (800cecc <vPortEnterCritical+0x58>)
 800ce96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ce98:	4b0c      	ldr	r3, [pc, #48]	; (800cecc <vPortEnterCritical+0x58>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	2b01      	cmp	r3, #1
 800ce9e:	d10f      	bne.n	800cec0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cea0:	4b0b      	ldr	r3, [pc, #44]	; (800ced0 <vPortEnterCritical+0x5c>)
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	b2db      	uxtb	r3, r3
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d00a      	beq.n	800cec0 <vPortEnterCritical+0x4c>
	__asm volatile
 800ceaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceae:	f383 8811 	msr	BASEPRI, r3
 800ceb2:	f3bf 8f6f 	isb	sy
 800ceb6:	f3bf 8f4f 	dsb	sy
 800ceba:	603b      	str	r3, [r7, #0]
}
 800cebc:	bf00      	nop
 800cebe:	e7fe      	b.n	800cebe <vPortEnterCritical+0x4a>
	}
}
 800cec0:	bf00      	nop
 800cec2:	370c      	adds	r7, #12
 800cec4:	46bd      	mov	sp, r7
 800cec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceca:	4770      	bx	lr
 800cecc:	2000014c 	.word	0x2000014c
 800ced0:	e000ed04 	.word	0xe000ed04

0800ced4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ced4:	b480      	push	{r7}
 800ced6:	b083      	sub	sp, #12
 800ced8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ceda:	4b12      	ldr	r3, [pc, #72]	; (800cf24 <vPortExitCritical+0x50>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d10a      	bne.n	800cef8 <vPortExitCritical+0x24>
	__asm volatile
 800cee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cee6:	f383 8811 	msr	BASEPRI, r3
 800ceea:	f3bf 8f6f 	isb	sy
 800ceee:	f3bf 8f4f 	dsb	sy
 800cef2:	607b      	str	r3, [r7, #4]
}
 800cef4:	bf00      	nop
 800cef6:	e7fe      	b.n	800cef6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cef8:	4b0a      	ldr	r3, [pc, #40]	; (800cf24 <vPortExitCritical+0x50>)
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	3b01      	subs	r3, #1
 800cefe:	4a09      	ldr	r2, [pc, #36]	; (800cf24 <vPortExitCritical+0x50>)
 800cf00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cf02:	4b08      	ldr	r3, [pc, #32]	; (800cf24 <vPortExitCritical+0x50>)
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d105      	bne.n	800cf16 <vPortExitCritical+0x42>
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	f383 8811 	msr	BASEPRI, r3
}
 800cf14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cf16:	bf00      	nop
 800cf18:	370c      	adds	r7, #12
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf20:	4770      	bx	lr
 800cf22:	bf00      	nop
 800cf24:	2000014c 	.word	0x2000014c
	...

0800cf30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cf30:	f3ef 8009 	mrs	r0, PSP
 800cf34:	f3bf 8f6f 	isb	sy
 800cf38:	4b15      	ldr	r3, [pc, #84]	; (800cf90 <pxCurrentTCBConst>)
 800cf3a:	681a      	ldr	r2, [r3, #0]
 800cf3c:	f01e 0f10 	tst.w	lr, #16
 800cf40:	bf08      	it	eq
 800cf42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cf46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf4a:	6010      	str	r0, [r2, #0]
 800cf4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cf50:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cf54:	f380 8811 	msr	BASEPRI, r0
 800cf58:	f3bf 8f4f 	dsb	sy
 800cf5c:	f3bf 8f6f 	isb	sy
 800cf60:	f7fe ffc4 	bl	800beec <vTaskSwitchContext>
 800cf64:	f04f 0000 	mov.w	r0, #0
 800cf68:	f380 8811 	msr	BASEPRI, r0
 800cf6c:	bc09      	pop	{r0, r3}
 800cf6e:	6819      	ldr	r1, [r3, #0]
 800cf70:	6808      	ldr	r0, [r1, #0]
 800cf72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf76:	f01e 0f10 	tst.w	lr, #16
 800cf7a:	bf08      	it	eq
 800cf7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cf80:	f380 8809 	msr	PSP, r0
 800cf84:	f3bf 8f6f 	isb	sy
 800cf88:	4770      	bx	lr
 800cf8a:	bf00      	nop
 800cf8c:	f3af 8000 	nop.w

0800cf90 <pxCurrentTCBConst>:
 800cf90:	20000c94 	.word	0x20000c94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cf94:	bf00      	nop
 800cf96:	bf00      	nop

0800cf98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b082      	sub	sp, #8
 800cf9c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfa2:	f383 8811 	msr	BASEPRI, r3
 800cfa6:	f3bf 8f6f 	isb	sy
 800cfaa:	f3bf 8f4f 	dsb	sy
 800cfae:	607b      	str	r3, [r7, #4]
}
 800cfb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cfb2:	f7fe fee1 	bl	800bd78 <xTaskIncrementTick>
 800cfb6:	4603      	mov	r3, r0
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d003      	beq.n	800cfc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cfbc:	4b06      	ldr	r3, [pc, #24]	; (800cfd8 <xPortSysTickHandler+0x40>)
 800cfbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cfc2:	601a      	str	r2, [r3, #0]
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	f383 8811 	msr	BASEPRI, r3
}
 800cfce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cfd0:	bf00      	nop
 800cfd2:	3708      	adds	r7, #8
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	bd80      	pop	{r7, pc}
 800cfd8:	e000ed04 	.word	0xe000ed04

0800cfdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cfdc:	b480      	push	{r7}
 800cfde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cfe0:	4b0b      	ldr	r3, [pc, #44]	; (800d010 <vPortSetupTimerInterrupt+0x34>)
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cfe6:	4b0b      	ldr	r3, [pc, #44]	; (800d014 <vPortSetupTimerInterrupt+0x38>)
 800cfe8:	2200      	movs	r2, #0
 800cfea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cfec:	4b0a      	ldr	r3, [pc, #40]	; (800d018 <vPortSetupTimerInterrupt+0x3c>)
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	4a0a      	ldr	r2, [pc, #40]	; (800d01c <vPortSetupTimerInterrupt+0x40>)
 800cff2:	fba2 2303 	umull	r2, r3, r2, r3
 800cff6:	099b      	lsrs	r3, r3, #6
 800cff8:	4a09      	ldr	r2, [pc, #36]	; (800d020 <vPortSetupTimerInterrupt+0x44>)
 800cffa:	3b01      	subs	r3, #1
 800cffc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cffe:	4b04      	ldr	r3, [pc, #16]	; (800d010 <vPortSetupTimerInterrupt+0x34>)
 800d000:	2207      	movs	r2, #7
 800d002:	601a      	str	r2, [r3, #0]
}
 800d004:	bf00      	nop
 800d006:	46bd      	mov	sp, r7
 800d008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00c:	4770      	bx	lr
 800d00e:	bf00      	nop
 800d010:	e000e010 	.word	0xe000e010
 800d014:	e000e018 	.word	0xe000e018
 800d018:	20000140 	.word	0x20000140
 800d01c:	10624dd3 	.word	0x10624dd3
 800d020:	e000e014 	.word	0xe000e014

0800d024 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d024:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d034 <vPortEnableVFP+0x10>
 800d028:	6801      	ldr	r1, [r0, #0]
 800d02a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d02e:	6001      	str	r1, [r0, #0]
 800d030:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d032:	bf00      	nop
 800d034:	e000ed88 	.word	0xe000ed88

0800d038 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d038:	b480      	push	{r7}
 800d03a:	b085      	sub	sp, #20
 800d03c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d03e:	f3ef 8305 	mrs	r3, IPSR
 800d042:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	2b0f      	cmp	r3, #15
 800d048:	d914      	bls.n	800d074 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d04a:	4a17      	ldr	r2, [pc, #92]	; (800d0a8 <vPortValidateInterruptPriority+0x70>)
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	4413      	add	r3, r2
 800d050:	781b      	ldrb	r3, [r3, #0]
 800d052:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d054:	4b15      	ldr	r3, [pc, #84]	; (800d0ac <vPortValidateInterruptPriority+0x74>)
 800d056:	781b      	ldrb	r3, [r3, #0]
 800d058:	7afa      	ldrb	r2, [r7, #11]
 800d05a:	429a      	cmp	r2, r3
 800d05c:	d20a      	bcs.n	800d074 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d05e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d062:	f383 8811 	msr	BASEPRI, r3
 800d066:	f3bf 8f6f 	isb	sy
 800d06a:	f3bf 8f4f 	dsb	sy
 800d06e:	607b      	str	r3, [r7, #4]
}
 800d070:	bf00      	nop
 800d072:	e7fe      	b.n	800d072 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d074:	4b0e      	ldr	r3, [pc, #56]	; (800d0b0 <vPortValidateInterruptPriority+0x78>)
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d07c:	4b0d      	ldr	r3, [pc, #52]	; (800d0b4 <vPortValidateInterruptPriority+0x7c>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	429a      	cmp	r2, r3
 800d082:	d90a      	bls.n	800d09a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d084:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d088:	f383 8811 	msr	BASEPRI, r3
 800d08c:	f3bf 8f6f 	isb	sy
 800d090:	f3bf 8f4f 	dsb	sy
 800d094:	603b      	str	r3, [r7, #0]
}
 800d096:	bf00      	nop
 800d098:	e7fe      	b.n	800d098 <vPortValidateInterruptPriority+0x60>
	}
 800d09a:	bf00      	nop
 800d09c:	3714      	adds	r7, #20
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a4:	4770      	bx	lr
 800d0a6:	bf00      	nop
 800d0a8:	e000e3f0 	.word	0xe000e3f0
 800d0ac:	200012c0 	.word	0x200012c0
 800d0b0:	e000ed0c 	.word	0xe000ed0c
 800d0b4:	200012c4 	.word	0x200012c4

0800d0b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b08a      	sub	sp, #40	; 0x28
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d0c4:	f7fe fd9c 	bl	800bc00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d0c8:	4b5b      	ldr	r3, [pc, #364]	; (800d238 <pvPortMalloc+0x180>)
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d101      	bne.n	800d0d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d0d0:	f000 f920 	bl	800d314 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d0d4:	4b59      	ldr	r3, [pc, #356]	; (800d23c <pvPortMalloc+0x184>)
 800d0d6:	681a      	ldr	r2, [r3, #0]
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	4013      	ands	r3, r2
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	f040 8093 	bne.w	800d208 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d01d      	beq.n	800d124 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d0e8:	2208      	movs	r2, #8
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	4413      	add	r3, r2
 800d0ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	f003 0307 	and.w	r3, r3, #7
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d014      	beq.n	800d124 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	f023 0307 	bic.w	r3, r3, #7
 800d100:	3308      	adds	r3, #8
 800d102:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	f003 0307 	and.w	r3, r3, #7
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d00a      	beq.n	800d124 <pvPortMalloc+0x6c>
	__asm volatile
 800d10e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d112:	f383 8811 	msr	BASEPRI, r3
 800d116:	f3bf 8f6f 	isb	sy
 800d11a:	f3bf 8f4f 	dsb	sy
 800d11e:	617b      	str	r3, [r7, #20]
}
 800d120:	bf00      	nop
 800d122:	e7fe      	b.n	800d122 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d06e      	beq.n	800d208 <pvPortMalloc+0x150>
 800d12a:	4b45      	ldr	r3, [pc, #276]	; (800d240 <pvPortMalloc+0x188>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	687a      	ldr	r2, [r7, #4]
 800d130:	429a      	cmp	r2, r3
 800d132:	d869      	bhi.n	800d208 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d134:	4b43      	ldr	r3, [pc, #268]	; (800d244 <pvPortMalloc+0x18c>)
 800d136:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d138:	4b42      	ldr	r3, [pc, #264]	; (800d244 <pvPortMalloc+0x18c>)
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d13e:	e004      	b.n	800d14a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d142:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d14a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d14c:	685b      	ldr	r3, [r3, #4]
 800d14e:	687a      	ldr	r2, [r7, #4]
 800d150:	429a      	cmp	r2, r3
 800d152:	d903      	bls.n	800d15c <pvPortMalloc+0xa4>
 800d154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d1f1      	bne.n	800d140 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d15c:	4b36      	ldr	r3, [pc, #216]	; (800d238 <pvPortMalloc+0x180>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d162:	429a      	cmp	r2, r3
 800d164:	d050      	beq.n	800d208 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d166:	6a3b      	ldr	r3, [r7, #32]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	2208      	movs	r2, #8
 800d16c:	4413      	add	r3, r2
 800d16e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d172:	681a      	ldr	r2, [r3, #0]
 800d174:	6a3b      	ldr	r3, [r7, #32]
 800d176:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d17a:	685a      	ldr	r2, [r3, #4]
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	1ad2      	subs	r2, r2, r3
 800d180:	2308      	movs	r3, #8
 800d182:	005b      	lsls	r3, r3, #1
 800d184:	429a      	cmp	r2, r3
 800d186:	d91f      	bls.n	800d1c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d188:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	4413      	add	r3, r2
 800d18e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d190:	69bb      	ldr	r3, [r7, #24]
 800d192:	f003 0307 	and.w	r3, r3, #7
 800d196:	2b00      	cmp	r3, #0
 800d198:	d00a      	beq.n	800d1b0 <pvPortMalloc+0xf8>
	__asm volatile
 800d19a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d19e:	f383 8811 	msr	BASEPRI, r3
 800d1a2:	f3bf 8f6f 	isb	sy
 800d1a6:	f3bf 8f4f 	dsb	sy
 800d1aa:	613b      	str	r3, [r7, #16]
}
 800d1ac:	bf00      	nop
 800d1ae:	e7fe      	b.n	800d1ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1b2:	685a      	ldr	r2, [r3, #4]
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	1ad2      	subs	r2, r2, r3
 800d1b8:	69bb      	ldr	r3, [r7, #24]
 800d1ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d1bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1be:	687a      	ldr	r2, [r7, #4]
 800d1c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d1c2:	69b8      	ldr	r0, [r7, #24]
 800d1c4:	f000 f908 	bl	800d3d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d1c8:	4b1d      	ldr	r3, [pc, #116]	; (800d240 <pvPortMalloc+0x188>)
 800d1ca:	681a      	ldr	r2, [r3, #0]
 800d1cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ce:	685b      	ldr	r3, [r3, #4]
 800d1d0:	1ad3      	subs	r3, r2, r3
 800d1d2:	4a1b      	ldr	r2, [pc, #108]	; (800d240 <pvPortMalloc+0x188>)
 800d1d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d1d6:	4b1a      	ldr	r3, [pc, #104]	; (800d240 <pvPortMalloc+0x188>)
 800d1d8:	681a      	ldr	r2, [r3, #0]
 800d1da:	4b1b      	ldr	r3, [pc, #108]	; (800d248 <pvPortMalloc+0x190>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	429a      	cmp	r2, r3
 800d1e0:	d203      	bcs.n	800d1ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d1e2:	4b17      	ldr	r3, [pc, #92]	; (800d240 <pvPortMalloc+0x188>)
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	4a18      	ldr	r2, [pc, #96]	; (800d248 <pvPortMalloc+0x190>)
 800d1e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ec:	685a      	ldr	r2, [r3, #4]
 800d1ee:	4b13      	ldr	r3, [pc, #76]	; (800d23c <pvPortMalloc+0x184>)
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	431a      	orrs	r2, r3
 800d1f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d1f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d1fe:	4b13      	ldr	r3, [pc, #76]	; (800d24c <pvPortMalloc+0x194>)
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	3301      	adds	r3, #1
 800d204:	4a11      	ldr	r2, [pc, #68]	; (800d24c <pvPortMalloc+0x194>)
 800d206:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d208:	f7fe fd08 	bl	800bc1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d20c:	69fb      	ldr	r3, [r7, #28]
 800d20e:	f003 0307 	and.w	r3, r3, #7
 800d212:	2b00      	cmp	r3, #0
 800d214:	d00a      	beq.n	800d22c <pvPortMalloc+0x174>
	__asm volatile
 800d216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d21a:	f383 8811 	msr	BASEPRI, r3
 800d21e:	f3bf 8f6f 	isb	sy
 800d222:	f3bf 8f4f 	dsb	sy
 800d226:	60fb      	str	r3, [r7, #12]
}
 800d228:	bf00      	nop
 800d22a:	e7fe      	b.n	800d22a <pvPortMalloc+0x172>
	return pvReturn;
 800d22c:	69fb      	ldr	r3, [r7, #28]
}
 800d22e:	4618      	mov	r0, r3
 800d230:	3728      	adds	r7, #40	; 0x28
 800d232:	46bd      	mov	sp, r7
 800d234:	bd80      	pop	{r7, pc}
 800d236:	bf00      	nop
 800d238:	20004ed0 	.word	0x20004ed0
 800d23c:	20004ee4 	.word	0x20004ee4
 800d240:	20004ed4 	.word	0x20004ed4
 800d244:	20004ec8 	.word	0x20004ec8
 800d248:	20004ed8 	.word	0x20004ed8
 800d24c:	20004edc 	.word	0x20004edc

0800d250 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b086      	sub	sp, #24
 800d254:	af00      	add	r7, sp, #0
 800d256:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d04d      	beq.n	800d2fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d262:	2308      	movs	r3, #8
 800d264:	425b      	negs	r3, r3
 800d266:	697a      	ldr	r2, [r7, #20]
 800d268:	4413      	add	r3, r2
 800d26a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d26c:	697b      	ldr	r3, [r7, #20]
 800d26e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	685a      	ldr	r2, [r3, #4]
 800d274:	4b24      	ldr	r3, [pc, #144]	; (800d308 <vPortFree+0xb8>)
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	4013      	ands	r3, r2
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d10a      	bne.n	800d294 <vPortFree+0x44>
	__asm volatile
 800d27e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d282:	f383 8811 	msr	BASEPRI, r3
 800d286:	f3bf 8f6f 	isb	sy
 800d28a:	f3bf 8f4f 	dsb	sy
 800d28e:	60fb      	str	r3, [r7, #12]
}
 800d290:	bf00      	nop
 800d292:	e7fe      	b.n	800d292 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d294:	693b      	ldr	r3, [r7, #16]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d00a      	beq.n	800d2b2 <vPortFree+0x62>
	__asm volatile
 800d29c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2a0:	f383 8811 	msr	BASEPRI, r3
 800d2a4:	f3bf 8f6f 	isb	sy
 800d2a8:	f3bf 8f4f 	dsb	sy
 800d2ac:	60bb      	str	r3, [r7, #8]
}
 800d2ae:	bf00      	nop
 800d2b0:	e7fe      	b.n	800d2b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	685a      	ldr	r2, [r3, #4]
 800d2b6:	4b14      	ldr	r3, [pc, #80]	; (800d308 <vPortFree+0xb8>)
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	4013      	ands	r3, r2
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d01e      	beq.n	800d2fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d11a      	bne.n	800d2fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	685a      	ldr	r2, [r3, #4]
 800d2cc:	4b0e      	ldr	r3, [pc, #56]	; (800d308 <vPortFree+0xb8>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	43db      	mvns	r3, r3
 800d2d2:	401a      	ands	r2, r3
 800d2d4:	693b      	ldr	r3, [r7, #16]
 800d2d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d2d8:	f7fe fc92 	bl	800bc00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d2dc:	693b      	ldr	r3, [r7, #16]
 800d2de:	685a      	ldr	r2, [r3, #4]
 800d2e0:	4b0a      	ldr	r3, [pc, #40]	; (800d30c <vPortFree+0xbc>)
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	4413      	add	r3, r2
 800d2e6:	4a09      	ldr	r2, [pc, #36]	; (800d30c <vPortFree+0xbc>)
 800d2e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d2ea:	6938      	ldr	r0, [r7, #16]
 800d2ec:	f000 f874 	bl	800d3d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d2f0:	4b07      	ldr	r3, [pc, #28]	; (800d310 <vPortFree+0xc0>)
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	3301      	adds	r3, #1
 800d2f6:	4a06      	ldr	r2, [pc, #24]	; (800d310 <vPortFree+0xc0>)
 800d2f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d2fa:	f7fe fc8f 	bl	800bc1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d2fe:	bf00      	nop
 800d300:	3718      	adds	r7, #24
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}
 800d306:	bf00      	nop
 800d308:	20004ee4 	.word	0x20004ee4
 800d30c:	20004ed4 	.word	0x20004ed4
 800d310:	20004ee0 	.word	0x20004ee0

0800d314 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d314:	b480      	push	{r7}
 800d316:	b085      	sub	sp, #20
 800d318:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d31a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d31e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d320:	4b27      	ldr	r3, [pc, #156]	; (800d3c0 <prvHeapInit+0xac>)
 800d322:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	f003 0307 	and.w	r3, r3, #7
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d00c      	beq.n	800d348 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	3307      	adds	r3, #7
 800d332:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	f023 0307 	bic.w	r3, r3, #7
 800d33a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d33c:	68ba      	ldr	r2, [r7, #8]
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	1ad3      	subs	r3, r2, r3
 800d342:	4a1f      	ldr	r2, [pc, #124]	; (800d3c0 <prvHeapInit+0xac>)
 800d344:	4413      	add	r3, r2
 800d346:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d34c:	4a1d      	ldr	r2, [pc, #116]	; (800d3c4 <prvHeapInit+0xb0>)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d352:	4b1c      	ldr	r3, [pc, #112]	; (800d3c4 <prvHeapInit+0xb0>)
 800d354:	2200      	movs	r2, #0
 800d356:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	68ba      	ldr	r2, [r7, #8]
 800d35c:	4413      	add	r3, r2
 800d35e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d360:	2208      	movs	r2, #8
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	1a9b      	subs	r3, r3, r2
 800d366:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	f023 0307 	bic.w	r3, r3, #7
 800d36e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	4a15      	ldr	r2, [pc, #84]	; (800d3c8 <prvHeapInit+0xb4>)
 800d374:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d376:	4b14      	ldr	r3, [pc, #80]	; (800d3c8 <prvHeapInit+0xb4>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	2200      	movs	r2, #0
 800d37c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d37e:	4b12      	ldr	r3, [pc, #72]	; (800d3c8 <prvHeapInit+0xb4>)
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	2200      	movs	r2, #0
 800d384:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	68fa      	ldr	r2, [r7, #12]
 800d38e:	1ad2      	subs	r2, r2, r3
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d394:	4b0c      	ldr	r3, [pc, #48]	; (800d3c8 <prvHeapInit+0xb4>)
 800d396:	681a      	ldr	r2, [r3, #0]
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	685b      	ldr	r3, [r3, #4]
 800d3a0:	4a0a      	ldr	r2, [pc, #40]	; (800d3cc <prvHeapInit+0xb8>)
 800d3a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	685b      	ldr	r3, [r3, #4]
 800d3a8:	4a09      	ldr	r2, [pc, #36]	; (800d3d0 <prvHeapInit+0xbc>)
 800d3aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d3ac:	4b09      	ldr	r3, [pc, #36]	; (800d3d4 <prvHeapInit+0xc0>)
 800d3ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d3b2:	601a      	str	r2, [r3, #0]
}
 800d3b4:	bf00      	nop
 800d3b6:	3714      	adds	r7, #20
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3be:	4770      	bx	lr
 800d3c0:	200012c8 	.word	0x200012c8
 800d3c4:	20004ec8 	.word	0x20004ec8
 800d3c8:	20004ed0 	.word	0x20004ed0
 800d3cc:	20004ed8 	.word	0x20004ed8
 800d3d0:	20004ed4 	.word	0x20004ed4
 800d3d4:	20004ee4 	.word	0x20004ee4

0800d3d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d3d8:	b480      	push	{r7}
 800d3da:	b085      	sub	sp, #20
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d3e0:	4b28      	ldr	r3, [pc, #160]	; (800d484 <prvInsertBlockIntoFreeList+0xac>)
 800d3e2:	60fb      	str	r3, [r7, #12]
 800d3e4:	e002      	b.n	800d3ec <prvInsertBlockIntoFreeList+0x14>
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	60fb      	str	r3, [r7, #12]
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	687a      	ldr	r2, [r7, #4]
 800d3f2:	429a      	cmp	r2, r3
 800d3f4:	d8f7      	bhi.n	800d3e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	685b      	ldr	r3, [r3, #4]
 800d3fe:	68ba      	ldr	r2, [r7, #8]
 800d400:	4413      	add	r3, r2
 800d402:	687a      	ldr	r2, [r7, #4]
 800d404:	429a      	cmp	r2, r3
 800d406:	d108      	bne.n	800d41a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	685a      	ldr	r2, [r3, #4]
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	685b      	ldr	r3, [r3, #4]
 800d410:	441a      	add	r2, r3
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	685b      	ldr	r3, [r3, #4]
 800d422:	68ba      	ldr	r2, [r7, #8]
 800d424:	441a      	add	r2, r3
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	429a      	cmp	r2, r3
 800d42c:	d118      	bne.n	800d460 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	681a      	ldr	r2, [r3, #0]
 800d432:	4b15      	ldr	r3, [pc, #84]	; (800d488 <prvInsertBlockIntoFreeList+0xb0>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	429a      	cmp	r2, r3
 800d438:	d00d      	beq.n	800d456 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	685a      	ldr	r2, [r3, #4]
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	685b      	ldr	r3, [r3, #4]
 800d444:	441a      	add	r2, r3
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	681a      	ldr	r2, [r3, #0]
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	601a      	str	r2, [r3, #0]
 800d454:	e008      	b.n	800d468 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d456:	4b0c      	ldr	r3, [pc, #48]	; (800d488 <prvInsertBlockIntoFreeList+0xb0>)
 800d458:	681a      	ldr	r2, [r3, #0]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	601a      	str	r2, [r3, #0]
 800d45e:	e003      	b.n	800d468 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	681a      	ldr	r2, [r3, #0]
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d468:	68fa      	ldr	r2, [r7, #12]
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d002      	beq.n	800d476 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	687a      	ldr	r2, [r7, #4]
 800d474:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d476:	bf00      	nop
 800d478:	3714      	adds	r7, #20
 800d47a:	46bd      	mov	sp, r7
 800d47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d480:	4770      	bx	lr
 800d482:	bf00      	nop
 800d484:	20004ec8 	.word	0x20004ec8
 800d488:	20004ed0 	.word	0x20004ed0

0800d48c <_ICM20948_SelectUserBank>:
#define ICM20948_AUTO_SELECT_CLOCK 0x01

uint8_t readGyroDataZ[2];

HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, int userBankNum)
{
 800d48c:	b580      	push	{r7, lr}
 800d48e:	b08a      	sub	sp, #40	; 0x28
 800d490:	af04      	add	r7, sp, #16
 800d492:	60f8      	str	r0, [r7, #12]
 800d494:	460b      	mov	r3, r1
 800d496:	607a      	str	r2, [r7, #4]
 800d498:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 800d49a:	2300      	movs	r3, #0
 800d49c:	75fb      	strb	r3, [r7, #23]
	uint8_t writeData = userBankNum << BIT_4;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	b2db      	uxtb	r3, r3
 800d4a2:	011b      	lsls	r3, r3, #4
 800d4a4:	b2db      	uxtb	r3, r3
 800d4a6:	757b      	strb	r3, [r7, #21]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800d4a8:	7afb      	ldrb	r3, [r7, #11]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d101      	bne.n	800d4b2 <_ICM20948_SelectUserBank+0x26>
 800d4ae:	2368      	movs	r3, #104	; 0x68
 800d4b0:	e000      	b.n	800d4b4 <_ICM20948_SelectUserBank+0x28>
 800d4b2:	2369      	movs	r3, #105	; 0x69
 800d4b4:	75bb      	strb	r3, [r7, #22]

	status = HAL_I2C_Mem_Write(
 800d4b6:	7dbb      	ldrb	r3, [r7, #22]
 800d4b8:	b29b      	uxth	r3, r3
 800d4ba:	005b      	lsls	r3, r3, #1
 800d4bc:	b299      	uxth	r1, r3
 800d4be:	230a      	movs	r3, #10
 800d4c0:	9302      	str	r3, [sp, #8]
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	9301      	str	r3, [sp, #4]
 800d4c6:	f107 0315 	add.w	r3, r7, #21
 800d4ca:	9300      	str	r3, [sp, #0]
 800d4cc:	2301      	movs	r3, #1
 800d4ce:	227f      	movs	r2, #127	; 0x7f
 800d4d0:	68f8      	ldr	r0, [r7, #12]
 800d4d2:	f7f9 f849 	bl	8006568 <HAL_I2C_Mem_Write>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	75fb      	strb	r3, [r7, #23]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800d4da:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4dc:	4618      	mov	r0, r3
 800d4de:	3718      	adds	r7, #24
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	bd80      	pop	{r7, pc}

0800d4e4 <_ICM20948_WriteByte>:

HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, uint8_t const registerAddress, uint8_t writeData)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b088      	sub	sp, #32
 800d4e8:	af04      	add	r7, sp, #16
 800d4ea:	6078      	str	r0, [r7, #4]
 800d4ec:	4608      	mov	r0, r1
 800d4ee:	4611      	mov	r1, r2
 800d4f0:	461a      	mov	r2, r3
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	70fb      	strb	r3, [r7, #3]
 800d4f6:	460b      	mov	r3, r1
 800d4f8:	70bb      	strb	r3, [r7, #2]
 800d4fa:	4613      	mov	r3, r2
 800d4fc:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800d4fe:	2300      	movs	r3, #0
 800d500:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800d502:	78fb      	ldrb	r3, [r7, #3]
 800d504:	2b00      	cmp	r3, #0
 800d506:	d101      	bne.n	800d50c <_ICM20948_WriteByte+0x28>
 800d508:	2368      	movs	r3, #104	; 0x68
 800d50a:	e000      	b.n	800d50e <_ICM20948_WriteByte+0x2a>
 800d50c:	2369      	movs	r3, #105	; 0x69
 800d50e:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 800d510:	7bbb      	ldrb	r3, [r7, #14]
 800d512:	b29b      	uxth	r3, r3
 800d514:	005b      	lsls	r3, r3, #1
 800d516:	b299      	uxth	r1, r3
 800d518:	78bb      	ldrb	r3, [r7, #2]
 800d51a:	b29a      	uxth	r2, r3
 800d51c:	230a      	movs	r3, #10
 800d51e:	9302      	str	r3, [sp, #8]
 800d520:	2301      	movs	r3, #1
 800d522:	9301      	str	r3, [sp, #4]
 800d524:	1c7b      	adds	r3, r7, #1
 800d526:	9300      	str	r3, [sp, #0]
 800d528:	2301      	movs	r3, #1
 800d52a:	6878      	ldr	r0, [r7, #4]
 800d52c:	f7f9 f81c 	bl	8006568 <HAL_I2C_Mem_Write>
 800d530:	4603      	mov	r3, r0
 800d532:	73fb      	strb	r3, [r7, #15]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800d534:	7bfb      	ldrb	r3, [r7, #15]
}
 800d536:	4618      	mov	r0, r3
 800d538:	3710      	adds	r7, #16
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}

0800d53e <ICM20948_init>:

	return 0;
}

void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity, uint8_t const selectAccelSensitivity)
{
 800d53e:	b580      	push	{r7, lr}
 800d540:	b084      	sub	sp, #16
 800d542:	af00      	add	r7, sp, #0
 800d544:	6078      	str	r0, [r7, #4]
 800d546:	4608      	mov	r0, r1
 800d548:	4611      	mov	r1, r2
 800d54a:	461a      	mov	r2, r3
 800d54c:	4603      	mov	r3, r0
 800d54e:	70fb      	strb	r3, [r7, #3]
 800d550:	460b      	mov	r3, r1
 800d552:	70bb      	strb	r3, [r7, #2]
 800d554:	4613      	mov	r3, r2
 800d556:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800d558:	2300      	movs	r3, #0
 800d55a:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800d55c:	78fb      	ldrb	r3, [r7, #3]
 800d55e:	2200      	movs	r2, #0
 800d560:	4619      	mov	r1, r3
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	f7ff ff92 	bl	800d48c <_ICM20948_SelectUserBank>
 800d568:	4603      	mov	r3, r0
 800d56a:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800d56c:	78f9      	ldrb	r1, [r7, #3]
 800d56e:	2380      	movs	r3, #128	; 0x80
 800d570:	2206      	movs	r2, #6
 800d572:	6878      	ldr	r0, [r7, #4]
 800d574:	f7ff ffb6 	bl	800d4e4 <_ICM20948_WriteByte>
 800d578:	4603      	mov	r3, r0
 800d57a:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
		ICM20948_RESET);

	HAL_Delay(200);
 800d57c:	20c8      	movs	r0, #200	; 0xc8
 800d57e:	f7f8 f8ff 	bl	8005780 <HAL_Delay>

	status = _ICM20948_WriteByte(
 800d582:	78f9      	ldrb	r1, [r7, #3]
 800d584:	2301      	movs	r3, #1
 800d586:	2206      	movs	r2, #6
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f7ff ffab 	bl	800d4e4 <_ICM20948_WriteByte>
 800d58e:	4603      	mov	r3, r0
 800d590:	73fb      	strb	r3, [r7, #15]
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
		ICM20948_AUTO_SELECT_CLOCK);

	// enable sensors
	status = _ICM20948_WriteByte(
 800d592:	78f9      	ldrb	r1, [r7, #3]
 800d594:	2300      	movs	r3, #0
 800d596:	2207      	movs	r2, #7
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f7ff ffa3 	bl	800d4e4 <_ICM20948_WriteByte>
 800d59e:	4603      	mov	r3, r0
 800d5a0:	73fb      	strb	r3, [r7, #15]
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
		ICM20948_ENABLE_SENSORS);
	// For some reason this needs to be tested

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 800d5a2:	78fb      	ldrb	r3, [r7, #3]
 800d5a4:	2202      	movs	r2, #2
 800d5a6:	4619      	mov	r1, r3
 800d5a8:	6878      	ldr	r0, [r7, #4]
 800d5aa:	f7ff ff6f 	bl	800d48c <_ICM20948_SelectUserBank>
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
		3 << GYRO_DLPFCFG_BIT | selectGyroSensitivity << BIT_1 | EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 800d5b2:	78bb      	ldrb	r3, [r7, #2]
 800d5b4:	005b      	lsls	r3, r3, #1
 800d5b6:	b25b      	sxtb	r3, r3
 800d5b8:	f043 0319 	orr.w	r3, r3, #25
 800d5bc:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800d5be:	b2db      	uxtb	r3, r3
 800d5c0:	78f9      	ldrb	r1, [r7, #3]
 800d5c2:	2201      	movs	r2, #1
 800d5c4:	6878      	ldr	r0, [r7, #4]
 800d5c6:	f7ff ff8d 	bl	800d4e4 <_ICM20948_WriteByte>
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800d5ce:	78f9      	ldrb	r1, [r7, #3]
 800d5d0:	2303      	movs	r3, #3
 800d5d2:	2253      	movs	r2, #83	; 0x53
 800d5d4:	6878      	ldr	r0, [r7, #4]
 800d5d6:	f7ff ff85 	bl	800d4e4 <_ICM20948_WriteByte>
 800d5da:	4603      	mov	r3, r0
 800d5dc:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__TEMP_CONFIG__REGISTER,
		0x03); // Don't understand how this works

	status = _ICM20948_WriteByte(
 800d5de:	78f9      	ldrb	r1, [r7, #3]
 800d5e0:	2304      	movs	r3, #4
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	f7ff ff7d 	bl	800d4e4 <_ICM20948_WriteByte>
 800d5ea:	4603      	mov	r3, r0
 800d5ec:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
		0x03 << BIT_3 | selectAccelSensitivity << BIT_1 | 0x01 << BIT_0);
 800d5ee:	787b      	ldrb	r3, [r7, #1]
 800d5f0:	005b      	lsls	r3, r3, #1
 800d5f2:	b25b      	sxtb	r3, r3
 800d5f4:	f043 0319 	orr.w	r3, r3, #25
 800d5f8:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800d5fa:	b2db      	uxtb	r3, r3
 800d5fc:	78f9      	ldrb	r1, [r7, #3]
 800d5fe:	2214      	movs	r2, #20
 800d600:	6878      	ldr	r0, [r7, #4]
 800d602:	f7ff ff6f 	bl	800d4e4 <_ICM20948_WriteByte>
 800d606:	4603      	mov	r3, r0
 800d608:	73fb      	strb	r3, [r7, #15]
	//
	status = _ICM20948_WriteByte(
 800d60a:	78f9      	ldrb	r1, [r7, #3]
 800d60c:	2304      	movs	r3, #4
 800d60e:	2211      	movs	r2, #17
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f7ff ff67 	bl	800d4e4 <_ICM20948_WriteByte>
 800d616:	4603      	mov	r3, r0
 800d618:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER,
		0x04); // Don't understand how this works

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800d61a:	78fb      	ldrb	r3, [r7, #3]
 800d61c:	2200      	movs	r2, #0
 800d61e:	4619      	mov	r1, r3
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f7ff ff33 	bl	800d48c <_ICM20948_SelectUserBank>
 800d626:	4603      	mov	r3, r0
 800d628:	73fb      	strb	r3, [r7, #15]
	//
	status = _ICM20948_WriteByte(
 800d62a:	78f9      	ldrb	r1, [r7, #3]
 800d62c:	2302      	movs	r3, #2
 800d62e:	220f      	movs	r2, #15
 800d630:	6878      	ldr	r0, [r7, #4]
 800d632:	f7ff ff57 	bl	800d4e4 <_ICM20948_WriteByte>
 800d636:	4603      	mov	r3, r0
 800d638:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
		0x02); // Don't understand how this works

	status = _AK09918_WriteByte(hi2c, AK09916__CNTL2__REGISTER, 0x08);
 800d63a:	2208      	movs	r2, #8
 800d63c:	2131      	movs	r1, #49	; 0x31
 800d63e:	6878      	ldr	r0, [r7, #4]
 800d640:	f000 f806 	bl	800d650 <_AK09918_WriteByte>
 800d644:	4603      	mov	r3, r0
 800d646:	73fb      	strb	r3, [r7, #15]
}
 800d648:	bf00      	nop
 800d64a:	3710      	adds	r7, #16
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bd80      	pop	{r7, pc}

0800d650 <_AK09918_WriteByte>:

	return status;
}

HAL_StatusTypeDef _AK09918_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t const registerAddress, uint8_t writeData)
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b088      	sub	sp, #32
 800d654:	af04      	add	r7, sp, #16
 800d656:	6078      	str	r0, [r7, #4]
 800d658:	460b      	mov	r3, r1
 800d65a:	70fb      	strb	r3, [r7, #3]
 800d65c:	4613      	mov	r3, r2
 800d65e:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 800d660:	2300      	movs	r3, #0
 800d662:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(
 800d664:	78fb      	ldrb	r3, [r7, #3]
 800d666:	b29a      	uxth	r2, r3
 800d668:	230a      	movs	r3, #10
 800d66a:	9302      	str	r3, [sp, #8]
 800d66c:	2301      	movs	r3, #1
 800d66e:	9301      	str	r3, [sp, #4]
 800d670:	1cbb      	adds	r3, r7, #2
 800d672:	9300      	str	r3, [sp, #0]
 800d674:	2301      	movs	r3, #1
 800d676:	2118      	movs	r1, #24
 800d678:	6878      	ldr	r0, [r7, #4]
 800d67a:	f7f8 ff75 	bl	8006568 <HAL_I2C_Mem_Write>
 800d67e:	4603      	mov	r3, r0
 800d680:	73fb      	strb	r3, [r7, #15]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800d682:	7bfb      	ldrb	r3, [r7, #15]
}
 800d684:	4618      	mov	r0, r3
 800d686:	3710      	adds	r7, #16
 800d688:	46bd      	mov	sp, r7
 800d68a:	bd80      	pop	{r7, pc}

0800d68c <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b082      	sub	sp, #8
 800d690:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800d692:	2300      	movs	r3, #0
 800d694:	71fb      	strb	r3, [r7, #7]
 800d696:	e026      	b.n	800d6e6 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte(0xb0 + i, OLED_CMD);
 800d698:	79fb      	ldrb	r3, [r7, #7]
 800d69a:	3b50      	subs	r3, #80	; 0x50
 800d69c:	b2db      	uxtb	r3, r3
 800d69e:	2100      	movs	r1, #0
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	f000 f82b 	bl	800d6fc <OLED_WR_Byte>
		OLED_WR_Byte(0x00, OLED_CMD);
 800d6a6:	2100      	movs	r1, #0
 800d6a8:	2000      	movs	r0, #0
 800d6aa:	f000 f827 	bl	800d6fc <OLED_WR_Byte>
		OLED_WR_Byte(0x10, OLED_CMD);
 800d6ae:	2100      	movs	r1, #0
 800d6b0:	2010      	movs	r0, #16
 800d6b2:	f000 f823 	bl	800d6fc <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	71bb      	strb	r3, [r7, #6]
 800d6ba:	e00d      	b.n	800d6d8 <OLED_Refresh_Gram+0x4c>
			OLED_WR_Byte(OLED_GRAM[n][i], OLED_DATA);
 800d6bc:	79ba      	ldrb	r2, [r7, #6]
 800d6be:	79fb      	ldrb	r3, [r7, #7]
 800d6c0:	490d      	ldr	r1, [pc, #52]	; (800d6f8 <OLED_Refresh_Gram+0x6c>)
 800d6c2:	00d2      	lsls	r2, r2, #3
 800d6c4:	440a      	add	r2, r1
 800d6c6:	4413      	add	r3, r2
 800d6c8:	781b      	ldrb	r3, [r3, #0]
 800d6ca:	2101      	movs	r1, #1
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	f000 f815 	bl	800d6fc <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800d6d2:	79bb      	ldrb	r3, [r7, #6]
 800d6d4:	3301      	adds	r3, #1
 800d6d6:	71bb      	strb	r3, [r7, #6]
 800d6d8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	daed      	bge.n	800d6bc <OLED_Refresh_Gram+0x30>
	for (i = 0; i < 8; i++)
 800d6e0:	79fb      	ldrb	r3, [r7, #7]
 800d6e2:	3301      	adds	r3, #1
 800d6e4:	71fb      	strb	r3, [r7, #7]
 800d6e6:	79fb      	ldrb	r3, [r7, #7]
 800d6e8:	2b07      	cmp	r3, #7
 800d6ea:	d9d5      	bls.n	800d698 <OLED_Refresh_Gram+0xc>
	}
}
 800d6ec:	bf00      	nop
 800d6ee:	bf00      	nop
 800d6f0:	3708      	adds	r7, #8
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}
 800d6f6:	bf00      	nop
 800d6f8:	20004ee8 	.word	0x20004ee8

0800d6fc <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat, uint8_t cmd)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b084      	sub	sp, #16
 800d700:	af00      	add	r7, sp, #0
 800d702:	4603      	mov	r3, r0
 800d704:	460a      	mov	r2, r1
 800d706:	71fb      	strb	r3, [r7, #7]
 800d708:	4613      	mov	r3, r2
 800d70a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	if (cmd)
 800d70c:	79bb      	ldrb	r3, [r7, #6]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d006      	beq.n	800d720 <OLED_WR_Byte+0x24>
		OLED_RS_Set();
 800d712:	2201      	movs	r2, #1
 800d714:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d718:	481c      	ldr	r0, [pc, #112]	; (800d78c <OLED_WR_Byte+0x90>)
 800d71a:	f7f8 fdc7 	bl	80062ac <HAL_GPIO_WritePin>
 800d71e:	e005      	b.n	800d72c <OLED_WR_Byte+0x30>
	else
		OLED_RS_Clr();
 800d720:	2200      	movs	r2, #0
 800d722:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d726:	4819      	ldr	r0, [pc, #100]	; (800d78c <OLED_WR_Byte+0x90>)
 800d728:	f7f8 fdc0 	bl	80062ac <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 800d72c:	2300      	movs	r3, #0
 800d72e:	73fb      	strb	r3, [r7, #15]
 800d730:	e01e      	b.n	800d770 <OLED_WR_Byte+0x74>
	{
		OLED_SCLK_Clr();
 800d732:	2200      	movs	r2, #0
 800d734:	2120      	movs	r1, #32
 800d736:	4815      	ldr	r0, [pc, #84]	; (800d78c <OLED_WR_Byte+0x90>)
 800d738:	f7f8 fdb8 	bl	80062ac <HAL_GPIO_WritePin>
		if (dat & 0x80)
 800d73c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d740:	2b00      	cmp	r3, #0
 800d742:	da05      	bge.n	800d750 <OLED_WR_Byte+0x54>
			OLED_SDIN_Set();
 800d744:	2201      	movs	r2, #1
 800d746:	2140      	movs	r1, #64	; 0x40
 800d748:	4810      	ldr	r0, [pc, #64]	; (800d78c <OLED_WR_Byte+0x90>)
 800d74a:	f7f8 fdaf 	bl	80062ac <HAL_GPIO_WritePin>
 800d74e:	e004      	b.n	800d75a <OLED_WR_Byte+0x5e>
		else
			OLED_SDIN_Clr();
 800d750:	2200      	movs	r2, #0
 800d752:	2140      	movs	r1, #64	; 0x40
 800d754:	480d      	ldr	r0, [pc, #52]	; (800d78c <OLED_WR_Byte+0x90>)
 800d756:	f7f8 fda9 	bl	80062ac <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800d75a:	2201      	movs	r2, #1
 800d75c:	2120      	movs	r1, #32
 800d75e:	480b      	ldr	r0, [pc, #44]	; (800d78c <OLED_WR_Byte+0x90>)
 800d760:	f7f8 fda4 	bl	80062ac <HAL_GPIO_WritePin>
		dat <<= 1;
 800d764:	79fb      	ldrb	r3, [r7, #7]
 800d766:	005b      	lsls	r3, r3, #1
 800d768:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i++)
 800d76a:	7bfb      	ldrb	r3, [r7, #15]
 800d76c:	3301      	adds	r3, #1
 800d76e:	73fb      	strb	r3, [r7, #15]
 800d770:	7bfb      	ldrb	r3, [r7, #15]
 800d772:	2b07      	cmp	r3, #7
 800d774:	d9dd      	bls.n	800d732 <OLED_WR_Byte+0x36>
	}
	OLED_RS_Set();
 800d776:	2201      	movs	r2, #1
 800d778:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d77c:	4803      	ldr	r0, [pc, #12]	; (800d78c <OLED_WR_Byte+0x90>)
 800d77e:	f7f8 fd95 	bl	80062ac <HAL_GPIO_WritePin>
}
 800d782:	bf00      	nop
 800d784:	3710      	adds	r7, #16
 800d786:	46bd      	mov	sp, r7
 800d788:	bd80      	pop	{r7, pc}
 800d78a:	bf00      	nop
 800d78c:	40021000 	.word	0x40021000

0800d790 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/
void OLED_Clear(void)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b082      	sub	sp, #8
 800d794:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800d796:	2300      	movs	r3, #0
 800d798:	71fb      	strb	r3, [r7, #7]
 800d79a:	e014      	b.n	800d7c6 <OLED_Clear+0x36>
		for (n = 0; n < 128; n++)
 800d79c:	2300      	movs	r3, #0
 800d79e:	71bb      	strb	r3, [r7, #6]
 800d7a0:	e00a      	b.n	800d7b8 <OLED_Clear+0x28>
			OLED_GRAM[n][i] = 0X00;
 800d7a2:	79ba      	ldrb	r2, [r7, #6]
 800d7a4:	79fb      	ldrb	r3, [r7, #7]
 800d7a6:	490c      	ldr	r1, [pc, #48]	; (800d7d8 <OLED_Clear+0x48>)
 800d7a8:	00d2      	lsls	r2, r2, #3
 800d7aa:	440a      	add	r2, r1
 800d7ac:	4413      	add	r3, r2
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	701a      	strb	r2, [r3, #0]
		for (n = 0; n < 128; n++)
 800d7b2:	79bb      	ldrb	r3, [r7, #6]
 800d7b4:	3301      	adds	r3, #1
 800d7b6:	71bb      	strb	r3, [r7, #6]
 800d7b8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	daf0      	bge.n	800d7a2 <OLED_Clear+0x12>
	for (i = 0; i < 8; i++)
 800d7c0:	79fb      	ldrb	r3, [r7, #7]
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	71fb      	strb	r3, [r7, #7]
 800d7c6:	79fb      	ldrb	r3, [r7, #7]
 800d7c8:	2b07      	cmp	r3, #7
 800d7ca:	d9e7      	bls.n	800d79c <OLED_Clear+0xc>
	OLED_Refresh_Gram(); // Refresh
 800d7cc:	f7ff ff5e 	bl	800d68c <OLED_Refresh_Gram>
}
 800d7d0:	bf00      	nop
 800d7d2:	3708      	adds	r7, #8
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}
 800d7d8:	20004ee8 	.word	0x20004ee8

0800d7dc <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/
void OLED_DrawPoint(uint8_t x, uint8_t y, uint8_t t)
{
 800d7dc:	b480      	push	{r7}
 800d7de:	b085      	sub	sp, #20
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	71fb      	strb	r3, [r7, #7]
 800d7e6:	460b      	mov	r3, r1
 800d7e8:	71bb      	strb	r3, [r7, #6]
 800d7ea:	4613      	mov	r3, r2
 800d7ec:	717b      	strb	r3, [r7, #5]
	uint8_t pos, bx, temp = 0;
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	73fb      	strb	r3, [r7, #15]
	if (x > 127 || y > 63)
 800d7f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	db41      	blt.n	800d87e <OLED_DrawPoint+0xa2>
 800d7fa:	79bb      	ldrb	r3, [r7, #6]
 800d7fc:	2b3f      	cmp	r3, #63	; 0x3f
 800d7fe:	d83e      	bhi.n	800d87e <OLED_DrawPoint+0xa2>
		return; // Out of reach
	pos = 7 - y / 8;
 800d800:	79bb      	ldrb	r3, [r7, #6]
 800d802:	08db      	lsrs	r3, r3, #3
 800d804:	b2db      	uxtb	r3, r3
 800d806:	f1c3 0307 	rsb	r3, r3, #7
 800d80a:	73bb      	strb	r3, [r7, #14]
	bx = y % 8;
 800d80c:	79bb      	ldrb	r3, [r7, #6]
 800d80e:	f003 0307 	and.w	r3, r3, #7
 800d812:	737b      	strb	r3, [r7, #13]
	temp = 1 << (7 - bx);
 800d814:	7b7b      	ldrb	r3, [r7, #13]
 800d816:	f1c3 0307 	rsb	r3, r3, #7
 800d81a:	2201      	movs	r2, #1
 800d81c:	fa02 f303 	lsl.w	r3, r2, r3
 800d820:	73fb      	strb	r3, [r7, #15]
	if (t)
 800d822:	797b      	ldrb	r3, [r7, #5]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d012      	beq.n	800d84e <OLED_DrawPoint+0x72>
		OLED_GRAM[x][pos] |= temp;
 800d828:	79fa      	ldrb	r2, [r7, #7]
 800d82a:	7bbb      	ldrb	r3, [r7, #14]
 800d82c:	4917      	ldr	r1, [pc, #92]	; (800d88c <OLED_DrawPoint+0xb0>)
 800d82e:	00d2      	lsls	r2, r2, #3
 800d830:	440a      	add	r2, r1
 800d832:	4413      	add	r3, r2
 800d834:	7818      	ldrb	r0, [r3, #0]
 800d836:	79fa      	ldrb	r2, [r7, #7]
 800d838:	7bbb      	ldrb	r3, [r7, #14]
 800d83a:	7bf9      	ldrb	r1, [r7, #15]
 800d83c:	4301      	orrs	r1, r0
 800d83e:	b2c8      	uxtb	r0, r1
 800d840:	4912      	ldr	r1, [pc, #72]	; (800d88c <OLED_DrawPoint+0xb0>)
 800d842:	00d2      	lsls	r2, r2, #3
 800d844:	440a      	add	r2, r1
 800d846:	4413      	add	r3, r2
 800d848:	4602      	mov	r2, r0
 800d84a:	701a      	strb	r2, [r3, #0]
 800d84c:	e018      	b.n	800d880 <OLED_DrawPoint+0xa4>
	else
		OLED_GRAM[x][pos] &= ~temp;
 800d84e:	79fa      	ldrb	r2, [r7, #7]
 800d850:	7bbb      	ldrb	r3, [r7, #14]
 800d852:	490e      	ldr	r1, [pc, #56]	; (800d88c <OLED_DrawPoint+0xb0>)
 800d854:	00d2      	lsls	r2, r2, #3
 800d856:	440a      	add	r2, r1
 800d858:	4413      	add	r3, r2
 800d85a:	781b      	ldrb	r3, [r3, #0]
 800d85c:	b25a      	sxtb	r2, r3
 800d85e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d862:	43db      	mvns	r3, r3
 800d864:	b25b      	sxtb	r3, r3
 800d866:	4013      	ands	r3, r2
 800d868:	b259      	sxtb	r1, r3
 800d86a:	79fa      	ldrb	r2, [r7, #7]
 800d86c:	7bbb      	ldrb	r3, [r7, #14]
 800d86e:	b2c8      	uxtb	r0, r1
 800d870:	4906      	ldr	r1, [pc, #24]	; (800d88c <OLED_DrawPoint+0xb0>)
 800d872:	00d2      	lsls	r2, r2, #3
 800d874:	440a      	add	r2, r1
 800d876:	4413      	add	r3, r2
 800d878:	4602      	mov	r2, r0
 800d87a:	701a      	strb	r2, [r3, #0]
 800d87c:	e000      	b.n	800d880 <OLED_DrawPoint+0xa4>
		return; // Out of reach
 800d87e:	bf00      	nop
}
 800d880:	3714      	adds	r7, #20
 800d882:	46bd      	mov	sp, r7
 800d884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d888:	4770      	bx	lr
 800d88a:	bf00      	nop
 800d88c:	20004ee8 	.word	0x20004ee8

0800d890 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t size, uint8_t mode)
{
 800d890:	b590      	push	{r4, r7, lr}
 800d892:	b085      	sub	sp, #20
 800d894:	af00      	add	r7, sp, #0
 800d896:	4604      	mov	r4, r0
 800d898:	4608      	mov	r0, r1
 800d89a:	4611      	mov	r1, r2
 800d89c:	461a      	mov	r2, r3
 800d89e:	4623      	mov	r3, r4
 800d8a0:	71fb      	strb	r3, [r7, #7]
 800d8a2:	4603      	mov	r3, r0
 800d8a4:	71bb      	strb	r3, [r7, #6]
 800d8a6:	460b      	mov	r3, r1
 800d8a8:	717b      	strb	r3, [r7, #5]
 800d8aa:	4613      	mov	r3, r2
 800d8ac:	713b      	strb	r3, [r7, #4]
	uint8_t temp, t, t1;
	uint8_t y0 = y;
 800d8ae:	79bb      	ldrb	r3, [r7, #6]
 800d8b0:	733b      	strb	r3, [r7, #12]
	chr = chr - ' ';
 800d8b2:	797b      	ldrb	r3, [r7, #5]
 800d8b4:	3b20      	subs	r3, #32
 800d8b6:	717b      	strb	r3, [r7, #5]
	for (t = 0; t < size; t++)
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	73bb      	strb	r3, [r7, #14]
 800d8bc:	e04d      	b.n	800d95a <OLED_ShowChar+0xca>
	{
		if (size == 12)
 800d8be:	793b      	ldrb	r3, [r7, #4]
 800d8c0:	2b0c      	cmp	r3, #12
 800d8c2:	d10b      	bne.n	800d8dc <OLED_ShowChar+0x4c>
			temp = oled_asc2_1206[chr][t]; // 1206 Size
 800d8c4:	797a      	ldrb	r2, [r7, #5]
 800d8c6:	7bb9      	ldrb	r1, [r7, #14]
 800d8c8:	4828      	ldr	r0, [pc, #160]	; (800d96c <OLED_ShowChar+0xdc>)
 800d8ca:	4613      	mov	r3, r2
 800d8cc:	005b      	lsls	r3, r3, #1
 800d8ce:	4413      	add	r3, r2
 800d8d0:	009b      	lsls	r3, r3, #2
 800d8d2:	4403      	add	r3, r0
 800d8d4:	440b      	add	r3, r1
 800d8d6:	781b      	ldrb	r3, [r3, #0]
 800d8d8:	73fb      	strb	r3, [r7, #15]
 800d8da:	e007      	b.n	800d8ec <OLED_ShowChar+0x5c>
		else
			temp = oled_asc2_1608[chr][t]; // 1608 Size
 800d8dc:	797a      	ldrb	r2, [r7, #5]
 800d8de:	7bbb      	ldrb	r3, [r7, #14]
 800d8e0:	4923      	ldr	r1, [pc, #140]	; (800d970 <OLED_ShowChar+0xe0>)
 800d8e2:	0112      	lsls	r2, r2, #4
 800d8e4:	440a      	add	r2, r1
 800d8e6:	4413      	add	r3, r2
 800d8e8:	781b      	ldrb	r3, [r3, #0]
 800d8ea:	73fb      	strb	r3, [r7, #15]
		for (t1 = 0; t1 < 8; t1++)
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	737b      	strb	r3, [r7, #13]
 800d8f0:	e02d      	b.n	800d94e <OLED_ShowChar+0xbe>
		{
			if (temp & 0x80)
 800d8f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	da07      	bge.n	800d90a <OLED_ShowChar+0x7a>
				OLED_DrawPoint(x, y, mode);
 800d8fa:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d8fe:	79b9      	ldrb	r1, [r7, #6]
 800d900:	79fb      	ldrb	r3, [r7, #7]
 800d902:	4618      	mov	r0, r3
 800d904:	f7ff ff6a 	bl	800d7dc <OLED_DrawPoint>
 800d908:	e00c      	b.n	800d924 <OLED_ShowChar+0x94>
			else
				OLED_DrawPoint(x, y, !mode);
 800d90a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	bf0c      	ite	eq
 800d912:	2301      	moveq	r3, #1
 800d914:	2300      	movne	r3, #0
 800d916:	b2db      	uxtb	r3, r3
 800d918:	461a      	mov	r2, r3
 800d91a:	79b9      	ldrb	r1, [r7, #6]
 800d91c:	79fb      	ldrb	r3, [r7, #7]
 800d91e:	4618      	mov	r0, r3
 800d920:	f7ff ff5c 	bl	800d7dc <OLED_DrawPoint>
			temp <<= 1;
 800d924:	7bfb      	ldrb	r3, [r7, #15]
 800d926:	005b      	lsls	r3, r3, #1
 800d928:	73fb      	strb	r3, [r7, #15]
			y++;
 800d92a:	79bb      	ldrb	r3, [r7, #6]
 800d92c:	3301      	adds	r3, #1
 800d92e:	71bb      	strb	r3, [r7, #6]
			if ((y - y0) == size)
 800d930:	79ba      	ldrb	r2, [r7, #6]
 800d932:	7b3b      	ldrb	r3, [r7, #12]
 800d934:	1ad2      	subs	r2, r2, r3
 800d936:	793b      	ldrb	r3, [r7, #4]
 800d938:	429a      	cmp	r2, r3
 800d93a:	d105      	bne.n	800d948 <OLED_ShowChar+0xb8>
			{
				y = y0;
 800d93c:	7b3b      	ldrb	r3, [r7, #12]
 800d93e:	71bb      	strb	r3, [r7, #6]
				x++;
 800d940:	79fb      	ldrb	r3, [r7, #7]
 800d942:	3301      	adds	r3, #1
 800d944:	71fb      	strb	r3, [r7, #7]
				break;
 800d946:	e005      	b.n	800d954 <OLED_ShowChar+0xc4>
		for (t1 = 0; t1 < 8; t1++)
 800d948:	7b7b      	ldrb	r3, [r7, #13]
 800d94a:	3301      	adds	r3, #1
 800d94c:	737b      	strb	r3, [r7, #13]
 800d94e:	7b7b      	ldrb	r3, [r7, #13]
 800d950:	2b07      	cmp	r3, #7
 800d952:	d9ce      	bls.n	800d8f2 <OLED_ShowChar+0x62>
	for (t = 0; t < size; t++)
 800d954:	7bbb      	ldrb	r3, [r7, #14]
 800d956:	3301      	adds	r3, #1
 800d958:	73bb      	strb	r3, [r7, #14]
 800d95a:	7bba      	ldrb	r2, [r7, #14]
 800d95c:	793b      	ldrb	r3, [r7, #4]
 800d95e:	429a      	cmp	r2, r3
 800d960:	d3ad      	bcc.n	800d8be <OLED_ShowChar+0x2e>
			}
		}
	}
}
 800d962:	bf00      	nop
 800d964:	bf00      	nop
 800d966:	3714      	adds	r7, #20
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd90      	pop	{r4, r7, pc}
 800d96c:	0800e6e8 	.word	0x0800e6e8
 800d970:	0800eb5c 	.word	0x0800eb5c

0800d974 <OLED_ShowString>:
}
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x, uint8_t y, const uint8_t *p)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b084      	sub	sp, #16
 800d978:	af02      	add	r7, sp, #8
 800d97a:	4603      	mov	r3, r0
 800d97c:	603a      	str	r2, [r7, #0]
 800d97e:	71fb      	strb	r3, [r7, #7]
 800d980:	460b      	mov	r3, r1
 800d982:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58
	while (*p != '\0')
 800d984:	e01f      	b.n	800d9c6 <OLED_ShowString+0x52>
	{
		if (x > MAX_CHAR_POSX)
 800d986:	79fb      	ldrb	r3, [r7, #7]
 800d988:	2b7a      	cmp	r3, #122	; 0x7a
 800d98a:	d904      	bls.n	800d996 <OLED_ShowString+0x22>
		{
			x = 0;
 800d98c:	2300      	movs	r3, #0
 800d98e:	71fb      	strb	r3, [r7, #7]
			y += 16;
 800d990:	79bb      	ldrb	r3, [r7, #6]
 800d992:	3310      	adds	r3, #16
 800d994:	71bb      	strb	r3, [r7, #6]
		}
		if (y > MAX_CHAR_POSY)
 800d996:	79bb      	ldrb	r3, [r7, #6]
 800d998:	2b3a      	cmp	r3, #58	; 0x3a
 800d99a:	d905      	bls.n	800d9a8 <OLED_ShowString+0x34>
		{
			y = x = 0;
 800d99c:	2300      	movs	r3, #0
 800d99e:	71fb      	strb	r3, [r7, #7]
 800d9a0:	79fb      	ldrb	r3, [r7, #7]
 800d9a2:	71bb      	strb	r3, [r7, #6]
			OLED_Clear();
 800d9a4:	f7ff fef4 	bl	800d790 <OLED_Clear>
		}
		OLED_ShowChar(x, y, *p, 12, 1);
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	781a      	ldrb	r2, [r3, #0]
 800d9ac:	79b9      	ldrb	r1, [r7, #6]
 800d9ae:	79f8      	ldrb	r0, [r7, #7]
 800d9b0:	2301      	movs	r3, #1
 800d9b2:	9300      	str	r3, [sp, #0]
 800d9b4:	230c      	movs	r3, #12
 800d9b6:	f7ff ff6b 	bl	800d890 <OLED_ShowChar>
		x += 8;
 800d9ba:	79fb      	ldrb	r3, [r7, #7]
 800d9bc:	3308      	adds	r3, #8
 800d9be:	71fb      	strb	r3, [r7, #7]
		p++;
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	3301      	adds	r3, #1
 800d9c4:	603b      	str	r3, [r7, #0]
	while (*p != '\0')
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	781b      	ldrb	r3, [r3, #0]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d1db      	bne.n	800d986 <OLED_ShowString+0x12>
	}
}
 800d9ce:	bf00      	nop
 800d9d0:	bf00      	nop
 800d9d2:	3708      	adds	r7, #8
 800d9d4:	46bd      	mov	sp, r7
 800d9d6:	bd80      	pop	{r7, pc}

0800d9d8 <OLED_Init>:
		OLED_ShowChar(x + (size / 2) * (t + z_len) + 5, y, temp + '0', size, mode);
	}
}

void OLED_Init(void)
{
 800d9d8:	b580      	push	{r7, lr}
 800d9da:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess();		   // Enable access to the RTC and Backup Register
 800d9dc:	f7f9 fc40 	bl	8007260 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); // turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800d9e0:	4b41      	ldr	r3, [pc, #260]	; (800dae8 <OLED_Init+0x110>)
 800d9e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9e4:	4a40      	ldr	r2, [pc, #256]	; (800dae8 <OLED_Init+0x110>)
 800d9e6:	f023 0301 	bic.w	r3, r3, #1
 800d9ea:	6713      	str	r3, [r2, #112]	; 0x70
 800d9ec:	4b3e      	ldr	r3, [pc, #248]	; (800dae8 <OLED_Init+0x110>)
 800d9ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9f0:	4a3d      	ldr	r2, [pc, #244]	; (800dae8 <OLED_Init+0x110>)
 800d9f2:	f023 0304 	bic.w	r3, r3, #4
 800d9f6:	6713      	str	r3, [r2, #112]	; 0x70
									   // LSE oscillator switch off to let PC13 PC14 PC15 be IO

	HAL_PWR_DisableBkUpAccess();
 800d9f8:	f7f9 fc46 	bl	8007288 <HAL_PWR_DisableBkUpAccess>

	OLED_RST_Clr();
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	2180      	movs	r1, #128	; 0x80
 800da00:	483a      	ldr	r0, [pc, #232]	; (800daec <OLED_Init+0x114>)
 800da02:	f7f8 fc53 	bl	80062ac <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800da06:	2064      	movs	r0, #100	; 0x64
 800da08:	f7f7 feba 	bl	8005780 <HAL_Delay>
	OLED_RST_Set();
 800da0c:	2201      	movs	r2, #1
 800da0e:	2180      	movs	r1, #128	; 0x80
 800da10:	4836      	ldr	r0, [pc, #216]	; (800daec <OLED_Init+0x114>)
 800da12:	f7f8 fc4b 	bl	80062ac <HAL_GPIO_WritePin>

	OLED_WR_Byte(0xAE, OLED_CMD); // Off Display
 800da16:	2100      	movs	r1, #0
 800da18:	20ae      	movs	r0, #174	; 0xae
 800da1a:	f7ff fe6f 	bl	800d6fc <OLED_WR_Byte>

	OLED_WR_Byte(0xD5, OLED_CMD); // Set Oscillator Division
 800da1e:	2100      	movs	r1, #0
 800da20:	20d5      	movs	r0, #213	; 0xd5
 800da22:	f7ff fe6b 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(80, OLED_CMD);	  //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800da26:	2100      	movs	r1, #0
 800da28:	2050      	movs	r0, #80	; 0x50
 800da2a:	f7ff fe67 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xA8, OLED_CMD); // multiplex ratio
 800da2e:	2100      	movs	r1, #0
 800da30:	20a8      	movs	r0, #168	; 0xa8
 800da32:	f7ff fe63 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0X3F, OLED_CMD); // duty = 0X3F(1/64)
 800da36:	2100      	movs	r1, #0
 800da38:	203f      	movs	r0, #63	; 0x3f
 800da3a:	f7ff fe5f 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xD3, OLED_CMD); // set display offset
 800da3e:	2100      	movs	r1, #0
 800da40:	20d3      	movs	r0, #211	; 0xd3
 800da42:	f7ff fe5b 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0X00, OLED_CMD); // 0
 800da46:	2100      	movs	r1, #0
 800da48:	2000      	movs	r0, #0
 800da4a:	f7ff fe57 	bl	800d6fc <OLED_WR_Byte>

	OLED_WR_Byte(0x40, OLED_CMD); // set display start line [5:0]- from 0-63. RESET
 800da4e:	2100      	movs	r1, #0
 800da50:	2040      	movs	r0, #64	; 0x40
 800da52:	f7ff fe53 	bl	800d6fc <OLED_WR_Byte>

	OLED_WR_Byte(0x8D, OLED_CMD); // Set charge pump
 800da56:	2100      	movs	r1, #0
 800da58:	208d      	movs	r0, #141	; 0x8d
 800da5a:	f7ff fe4f 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0x14, OLED_CMD); // Enable Charge Pump
 800da5e:	2100      	movs	r1, #0
 800da60:	2014      	movs	r0, #20
 800da62:	f7ff fe4b 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0x20, OLED_CMD); // Set Memory Addressing Mode
 800da66:	2100      	movs	r1, #0
 800da68:	2020      	movs	r0, #32
 800da6a:	f7ff fe47 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0x02, OLED_CMD); // Page Addressing Mode (RESET)
 800da6e:	2100      	movs	r1, #0
 800da70:	2002      	movs	r0, #2
 800da72:	f7ff fe43 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xA1, OLED_CMD); // Set segment remap, bit0:0,0->0;1,0->127;
 800da76:	2100      	movs	r1, #0
 800da78:	20a1      	movs	r0, #161	; 0xa1
 800da7a:	f7ff fe3f 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xC0, OLED_CMD); // Set COM Output Scan Direction
 800da7e:	2100      	movs	r1, #0
 800da80:	20c0      	movs	r0, #192	; 0xc0
 800da82:	f7ff fe3b 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xDA, OLED_CMD); // Set COM Pins
 800da86:	2100      	movs	r1, #0
 800da88:	20da      	movs	r0, #218	; 0xda
 800da8a:	f7ff fe37 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0x12, OLED_CMD); //[5:4] setting
 800da8e:	2100      	movs	r1, #0
 800da90:	2012      	movs	r0, #18
 800da92:	f7ff fe33 	bl	800d6fc <OLED_WR_Byte>

	OLED_WR_Byte(0x81, OLED_CMD); // Contrast Control
 800da96:	2100      	movs	r1, #0
 800da98:	2081      	movs	r0, #129	; 0x81
 800da9a:	f7ff fe2f 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xEF, OLED_CMD); // 1~256; Default: 0X7F
 800da9e:	2100      	movs	r1, #0
 800daa0:	20ef      	movs	r0, #239	; 0xef
 800daa2:	f7ff fe2b 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xD9, OLED_CMD); // Set Pre-charge Period
 800daa6:	2100      	movs	r1, #0
 800daa8:	20d9      	movs	r0, #217	; 0xd9
 800daaa:	f7ff fe27 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xf1, OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800daae:	2100      	movs	r1, #0
 800dab0:	20f1      	movs	r0, #241	; 0xf1
 800dab2:	f7ff fe23 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xDB, OLED_CMD); // Set VCOMH
 800dab6:	2100      	movs	r1, #0
 800dab8:	20db      	movs	r0, #219	; 0xdb
 800daba:	f7ff fe1f 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0x30, OLED_CMD); //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800dabe:	2100      	movs	r1, #0
 800dac0:	2030      	movs	r0, #48	; 0x30
 800dac2:	f7ff fe1b 	bl	800d6fc <OLED_WR_Byte>

	OLED_WR_Byte(0xA4, OLED_CMD); // Enable display outputs according to the GDDRAM contents
 800dac6:	2100      	movs	r1, #0
 800dac8:	20a4      	movs	r0, #164	; 0xa4
 800daca:	f7ff fe17 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD); // Set normal display
 800dace:	2100      	movs	r1, #0
 800dad0:	20a6      	movs	r0, #166	; 0xa6
 800dad2:	f7ff fe13 	bl	800d6fc <OLED_WR_Byte>
	OLED_WR_Byte(0xAF, OLED_CMD); // DISPLAY ON
 800dad6:	2100      	movs	r1, #0
 800dad8:	20af      	movs	r0, #175	; 0xaf
 800dada:	f7ff fe0f 	bl	800d6fc <OLED_WR_Byte>
	OLED_Clear();
 800dade:	f7ff fe57 	bl	800d790 <OLED_Clear>
 800dae2:	bf00      	nop
 800dae4:	bd80      	pop	{r7, pc}
 800dae6:	bf00      	nop
 800dae8:	40023800 	.word	0x40023800
 800daec:	40021000 	.word	0x40021000

0800daf0 <sniprintf>:
 800daf0:	b40c      	push	{r2, r3}
 800daf2:	b530      	push	{r4, r5, lr}
 800daf4:	4b17      	ldr	r3, [pc, #92]	; (800db54 <sniprintf+0x64>)
 800daf6:	1e0c      	subs	r4, r1, #0
 800daf8:	681d      	ldr	r5, [r3, #0]
 800dafa:	b09d      	sub	sp, #116	; 0x74
 800dafc:	da08      	bge.n	800db10 <sniprintf+0x20>
 800dafe:	238b      	movs	r3, #139	; 0x8b
 800db00:	602b      	str	r3, [r5, #0]
 800db02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800db06:	b01d      	add	sp, #116	; 0x74
 800db08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800db0c:	b002      	add	sp, #8
 800db0e:	4770      	bx	lr
 800db10:	f44f 7302 	mov.w	r3, #520	; 0x208
 800db14:	f8ad 3014 	strh.w	r3, [sp, #20]
 800db18:	bf14      	ite	ne
 800db1a:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800db1e:	4623      	moveq	r3, r4
 800db20:	9304      	str	r3, [sp, #16]
 800db22:	9307      	str	r3, [sp, #28]
 800db24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800db28:	9002      	str	r0, [sp, #8]
 800db2a:	9006      	str	r0, [sp, #24]
 800db2c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800db30:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800db32:	ab21      	add	r3, sp, #132	; 0x84
 800db34:	a902      	add	r1, sp, #8
 800db36:	4628      	mov	r0, r5
 800db38:	9301      	str	r3, [sp, #4]
 800db3a:	f000 f8a9 	bl	800dc90 <_svfiprintf_r>
 800db3e:	1c43      	adds	r3, r0, #1
 800db40:	bfbc      	itt	lt
 800db42:	238b      	movlt	r3, #139	; 0x8b
 800db44:	602b      	strlt	r3, [r5, #0]
 800db46:	2c00      	cmp	r4, #0
 800db48:	d0dd      	beq.n	800db06 <sniprintf+0x16>
 800db4a:	9b02      	ldr	r3, [sp, #8]
 800db4c:	2200      	movs	r2, #0
 800db4e:	701a      	strb	r2, [r3, #0]
 800db50:	e7d9      	b.n	800db06 <sniprintf+0x16>
 800db52:	bf00      	nop
 800db54:	2000019c 	.word	0x2000019c

0800db58 <memset>:
 800db58:	4402      	add	r2, r0
 800db5a:	4603      	mov	r3, r0
 800db5c:	4293      	cmp	r3, r2
 800db5e:	d100      	bne.n	800db62 <memset+0xa>
 800db60:	4770      	bx	lr
 800db62:	f803 1b01 	strb.w	r1, [r3], #1
 800db66:	e7f9      	b.n	800db5c <memset+0x4>

0800db68 <__errno>:
 800db68:	4b01      	ldr	r3, [pc, #4]	; (800db70 <__errno+0x8>)
 800db6a:	6818      	ldr	r0, [r3, #0]
 800db6c:	4770      	bx	lr
 800db6e:	bf00      	nop
 800db70:	2000019c 	.word	0x2000019c

0800db74 <__libc_init_array>:
 800db74:	b570      	push	{r4, r5, r6, lr}
 800db76:	4d0d      	ldr	r5, [pc, #52]	; (800dbac <__libc_init_array+0x38>)
 800db78:	4c0d      	ldr	r4, [pc, #52]	; (800dbb0 <__libc_init_array+0x3c>)
 800db7a:	1b64      	subs	r4, r4, r5
 800db7c:	10a4      	asrs	r4, r4, #2
 800db7e:	2600      	movs	r6, #0
 800db80:	42a6      	cmp	r6, r4
 800db82:	d109      	bne.n	800db98 <__libc_init_array+0x24>
 800db84:	4d0b      	ldr	r5, [pc, #44]	; (800dbb4 <__libc_init_array+0x40>)
 800db86:	4c0c      	ldr	r4, [pc, #48]	; (800dbb8 <__libc_init_array+0x44>)
 800db88:	f000 fc6a 	bl	800e460 <_init>
 800db8c:	1b64      	subs	r4, r4, r5
 800db8e:	10a4      	asrs	r4, r4, #2
 800db90:	2600      	movs	r6, #0
 800db92:	42a6      	cmp	r6, r4
 800db94:	d105      	bne.n	800dba2 <__libc_init_array+0x2e>
 800db96:	bd70      	pop	{r4, r5, r6, pc}
 800db98:	f855 3b04 	ldr.w	r3, [r5], #4
 800db9c:	4798      	blx	r3
 800db9e:	3601      	adds	r6, #1
 800dba0:	e7ee      	b.n	800db80 <__libc_init_array+0xc>
 800dba2:	f855 3b04 	ldr.w	r3, [r5], #4
 800dba6:	4798      	blx	r3
 800dba8:	3601      	adds	r6, #1
 800dbaa:	e7f2      	b.n	800db92 <__libc_init_array+0x1e>
 800dbac:	0800f188 	.word	0x0800f188
 800dbb0:	0800f188 	.word	0x0800f188
 800dbb4:	0800f188 	.word	0x0800f188
 800dbb8:	0800f18c 	.word	0x0800f18c

0800dbbc <__retarget_lock_acquire_recursive>:
 800dbbc:	4770      	bx	lr

0800dbbe <__retarget_lock_release_recursive>:
 800dbbe:	4770      	bx	lr

0800dbc0 <memcpy>:
 800dbc0:	440a      	add	r2, r1
 800dbc2:	4291      	cmp	r1, r2
 800dbc4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800dbc8:	d100      	bne.n	800dbcc <memcpy+0xc>
 800dbca:	4770      	bx	lr
 800dbcc:	b510      	push	{r4, lr}
 800dbce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbd6:	4291      	cmp	r1, r2
 800dbd8:	d1f9      	bne.n	800dbce <memcpy+0xe>
 800dbda:	bd10      	pop	{r4, pc}

0800dbdc <__ssputs_r>:
 800dbdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbe0:	688e      	ldr	r6, [r1, #8]
 800dbe2:	461f      	mov	r7, r3
 800dbe4:	42be      	cmp	r6, r7
 800dbe6:	680b      	ldr	r3, [r1, #0]
 800dbe8:	4682      	mov	sl, r0
 800dbea:	460c      	mov	r4, r1
 800dbec:	4690      	mov	r8, r2
 800dbee:	d82c      	bhi.n	800dc4a <__ssputs_r+0x6e>
 800dbf0:	898a      	ldrh	r2, [r1, #12]
 800dbf2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dbf6:	d026      	beq.n	800dc46 <__ssputs_r+0x6a>
 800dbf8:	6965      	ldr	r5, [r4, #20]
 800dbfa:	6909      	ldr	r1, [r1, #16]
 800dbfc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dc00:	eba3 0901 	sub.w	r9, r3, r1
 800dc04:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dc08:	1c7b      	adds	r3, r7, #1
 800dc0a:	444b      	add	r3, r9
 800dc0c:	106d      	asrs	r5, r5, #1
 800dc0e:	429d      	cmp	r5, r3
 800dc10:	bf38      	it	cc
 800dc12:	461d      	movcc	r5, r3
 800dc14:	0553      	lsls	r3, r2, #21
 800dc16:	d527      	bpl.n	800dc68 <__ssputs_r+0x8c>
 800dc18:	4629      	mov	r1, r5
 800dc1a:	f000 f957 	bl	800decc <_malloc_r>
 800dc1e:	4606      	mov	r6, r0
 800dc20:	b360      	cbz	r0, 800dc7c <__ssputs_r+0xa0>
 800dc22:	6921      	ldr	r1, [r4, #16]
 800dc24:	464a      	mov	r2, r9
 800dc26:	f7ff ffcb 	bl	800dbc0 <memcpy>
 800dc2a:	89a3      	ldrh	r3, [r4, #12]
 800dc2c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dc30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc34:	81a3      	strh	r3, [r4, #12]
 800dc36:	6126      	str	r6, [r4, #16]
 800dc38:	6165      	str	r5, [r4, #20]
 800dc3a:	444e      	add	r6, r9
 800dc3c:	eba5 0509 	sub.w	r5, r5, r9
 800dc40:	6026      	str	r6, [r4, #0]
 800dc42:	60a5      	str	r5, [r4, #8]
 800dc44:	463e      	mov	r6, r7
 800dc46:	42be      	cmp	r6, r7
 800dc48:	d900      	bls.n	800dc4c <__ssputs_r+0x70>
 800dc4a:	463e      	mov	r6, r7
 800dc4c:	6820      	ldr	r0, [r4, #0]
 800dc4e:	4632      	mov	r2, r6
 800dc50:	4641      	mov	r1, r8
 800dc52:	f000 fb86 	bl	800e362 <memmove>
 800dc56:	68a3      	ldr	r3, [r4, #8]
 800dc58:	1b9b      	subs	r3, r3, r6
 800dc5a:	60a3      	str	r3, [r4, #8]
 800dc5c:	6823      	ldr	r3, [r4, #0]
 800dc5e:	4433      	add	r3, r6
 800dc60:	6023      	str	r3, [r4, #0]
 800dc62:	2000      	movs	r0, #0
 800dc64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc68:	462a      	mov	r2, r5
 800dc6a:	f000 fb4b 	bl	800e304 <_realloc_r>
 800dc6e:	4606      	mov	r6, r0
 800dc70:	2800      	cmp	r0, #0
 800dc72:	d1e0      	bne.n	800dc36 <__ssputs_r+0x5a>
 800dc74:	6921      	ldr	r1, [r4, #16]
 800dc76:	4650      	mov	r0, sl
 800dc78:	f000 fb9e 	bl	800e3b8 <_free_r>
 800dc7c:	230c      	movs	r3, #12
 800dc7e:	f8ca 3000 	str.w	r3, [sl]
 800dc82:	89a3      	ldrh	r3, [r4, #12]
 800dc84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc88:	81a3      	strh	r3, [r4, #12]
 800dc8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dc8e:	e7e9      	b.n	800dc64 <__ssputs_r+0x88>

0800dc90 <_svfiprintf_r>:
 800dc90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc94:	4698      	mov	r8, r3
 800dc96:	898b      	ldrh	r3, [r1, #12]
 800dc98:	061b      	lsls	r3, r3, #24
 800dc9a:	b09d      	sub	sp, #116	; 0x74
 800dc9c:	4607      	mov	r7, r0
 800dc9e:	460d      	mov	r5, r1
 800dca0:	4614      	mov	r4, r2
 800dca2:	d50e      	bpl.n	800dcc2 <_svfiprintf_r+0x32>
 800dca4:	690b      	ldr	r3, [r1, #16]
 800dca6:	b963      	cbnz	r3, 800dcc2 <_svfiprintf_r+0x32>
 800dca8:	2140      	movs	r1, #64	; 0x40
 800dcaa:	f000 f90f 	bl	800decc <_malloc_r>
 800dcae:	6028      	str	r0, [r5, #0]
 800dcb0:	6128      	str	r0, [r5, #16]
 800dcb2:	b920      	cbnz	r0, 800dcbe <_svfiprintf_r+0x2e>
 800dcb4:	230c      	movs	r3, #12
 800dcb6:	603b      	str	r3, [r7, #0]
 800dcb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dcbc:	e0d0      	b.n	800de60 <_svfiprintf_r+0x1d0>
 800dcbe:	2340      	movs	r3, #64	; 0x40
 800dcc0:	616b      	str	r3, [r5, #20]
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	9309      	str	r3, [sp, #36]	; 0x24
 800dcc6:	2320      	movs	r3, #32
 800dcc8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dccc:	f8cd 800c 	str.w	r8, [sp, #12]
 800dcd0:	2330      	movs	r3, #48	; 0x30
 800dcd2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800de78 <_svfiprintf_r+0x1e8>
 800dcd6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dcda:	f04f 0901 	mov.w	r9, #1
 800dcde:	4623      	mov	r3, r4
 800dce0:	469a      	mov	sl, r3
 800dce2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dce6:	b10a      	cbz	r2, 800dcec <_svfiprintf_r+0x5c>
 800dce8:	2a25      	cmp	r2, #37	; 0x25
 800dcea:	d1f9      	bne.n	800dce0 <_svfiprintf_r+0x50>
 800dcec:	ebba 0b04 	subs.w	fp, sl, r4
 800dcf0:	d00b      	beq.n	800dd0a <_svfiprintf_r+0x7a>
 800dcf2:	465b      	mov	r3, fp
 800dcf4:	4622      	mov	r2, r4
 800dcf6:	4629      	mov	r1, r5
 800dcf8:	4638      	mov	r0, r7
 800dcfa:	f7ff ff6f 	bl	800dbdc <__ssputs_r>
 800dcfe:	3001      	adds	r0, #1
 800dd00:	f000 80a9 	beq.w	800de56 <_svfiprintf_r+0x1c6>
 800dd04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd06:	445a      	add	r2, fp
 800dd08:	9209      	str	r2, [sp, #36]	; 0x24
 800dd0a:	f89a 3000 	ldrb.w	r3, [sl]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	f000 80a1 	beq.w	800de56 <_svfiprintf_r+0x1c6>
 800dd14:	2300      	movs	r3, #0
 800dd16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd1e:	f10a 0a01 	add.w	sl, sl, #1
 800dd22:	9304      	str	r3, [sp, #16]
 800dd24:	9307      	str	r3, [sp, #28]
 800dd26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dd2a:	931a      	str	r3, [sp, #104]	; 0x68
 800dd2c:	4654      	mov	r4, sl
 800dd2e:	2205      	movs	r2, #5
 800dd30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd34:	4850      	ldr	r0, [pc, #320]	; (800de78 <_svfiprintf_r+0x1e8>)
 800dd36:	f7f2 fa4b 	bl	80001d0 <memchr>
 800dd3a:	9a04      	ldr	r2, [sp, #16]
 800dd3c:	b9d8      	cbnz	r0, 800dd76 <_svfiprintf_r+0xe6>
 800dd3e:	06d0      	lsls	r0, r2, #27
 800dd40:	bf44      	itt	mi
 800dd42:	2320      	movmi	r3, #32
 800dd44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd48:	0711      	lsls	r1, r2, #28
 800dd4a:	bf44      	itt	mi
 800dd4c:	232b      	movmi	r3, #43	; 0x2b
 800dd4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd52:	f89a 3000 	ldrb.w	r3, [sl]
 800dd56:	2b2a      	cmp	r3, #42	; 0x2a
 800dd58:	d015      	beq.n	800dd86 <_svfiprintf_r+0xf6>
 800dd5a:	9a07      	ldr	r2, [sp, #28]
 800dd5c:	4654      	mov	r4, sl
 800dd5e:	2000      	movs	r0, #0
 800dd60:	f04f 0c0a 	mov.w	ip, #10
 800dd64:	4621      	mov	r1, r4
 800dd66:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd6a:	3b30      	subs	r3, #48	; 0x30
 800dd6c:	2b09      	cmp	r3, #9
 800dd6e:	d94d      	bls.n	800de0c <_svfiprintf_r+0x17c>
 800dd70:	b1b0      	cbz	r0, 800dda0 <_svfiprintf_r+0x110>
 800dd72:	9207      	str	r2, [sp, #28]
 800dd74:	e014      	b.n	800dda0 <_svfiprintf_r+0x110>
 800dd76:	eba0 0308 	sub.w	r3, r0, r8
 800dd7a:	fa09 f303 	lsl.w	r3, r9, r3
 800dd7e:	4313      	orrs	r3, r2
 800dd80:	9304      	str	r3, [sp, #16]
 800dd82:	46a2      	mov	sl, r4
 800dd84:	e7d2      	b.n	800dd2c <_svfiprintf_r+0x9c>
 800dd86:	9b03      	ldr	r3, [sp, #12]
 800dd88:	1d19      	adds	r1, r3, #4
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	9103      	str	r1, [sp, #12]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	bfbb      	ittet	lt
 800dd92:	425b      	neglt	r3, r3
 800dd94:	f042 0202 	orrlt.w	r2, r2, #2
 800dd98:	9307      	strge	r3, [sp, #28]
 800dd9a:	9307      	strlt	r3, [sp, #28]
 800dd9c:	bfb8      	it	lt
 800dd9e:	9204      	strlt	r2, [sp, #16]
 800dda0:	7823      	ldrb	r3, [r4, #0]
 800dda2:	2b2e      	cmp	r3, #46	; 0x2e
 800dda4:	d10c      	bne.n	800ddc0 <_svfiprintf_r+0x130>
 800dda6:	7863      	ldrb	r3, [r4, #1]
 800dda8:	2b2a      	cmp	r3, #42	; 0x2a
 800ddaa:	d134      	bne.n	800de16 <_svfiprintf_r+0x186>
 800ddac:	9b03      	ldr	r3, [sp, #12]
 800ddae:	1d1a      	adds	r2, r3, #4
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	9203      	str	r2, [sp, #12]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	bfb8      	it	lt
 800ddb8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ddbc:	3402      	adds	r4, #2
 800ddbe:	9305      	str	r3, [sp, #20]
 800ddc0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800de88 <_svfiprintf_r+0x1f8>
 800ddc4:	7821      	ldrb	r1, [r4, #0]
 800ddc6:	2203      	movs	r2, #3
 800ddc8:	4650      	mov	r0, sl
 800ddca:	f7f2 fa01 	bl	80001d0 <memchr>
 800ddce:	b138      	cbz	r0, 800dde0 <_svfiprintf_r+0x150>
 800ddd0:	9b04      	ldr	r3, [sp, #16]
 800ddd2:	eba0 000a 	sub.w	r0, r0, sl
 800ddd6:	2240      	movs	r2, #64	; 0x40
 800ddd8:	4082      	lsls	r2, r0
 800ddda:	4313      	orrs	r3, r2
 800dddc:	3401      	adds	r4, #1
 800ddde:	9304      	str	r3, [sp, #16]
 800dde0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dde4:	4825      	ldr	r0, [pc, #148]	; (800de7c <_svfiprintf_r+0x1ec>)
 800dde6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ddea:	2206      	movs	r2, #6
 800ddec:	f7f2 f9f0 	bl	80001d0 <memchr>
 800ddf0:	2800      	cmp	r0, #0
 800ddf2:	d038      	beq.n	800de66 <_svfiprintf_r+0x1d6>
 800ddf4:	4b22      	ldr	r3, [pc, #136]	; (800de80 <_svfiprintf_r+0x1f0>)
 800ddf6:	bb1b      	cbnz	r3, 800de40 <_svfiprintf_r+0x1b0>
 800ddf8:	9b03      	ldr	r3, [sp, #12]
 800ddfa:	3307      	adds	r3, #7
 800ddfc:	f023 0307 	bic.w	r3, r3, #7
 800de00:	3308      	adds	r3, #8
 800de02:	9303      	str	r3, [sp, #12]
 800de04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de06:	4433      	add	r3, r6
 800de08:	9309      	str	r3, [sp, #36]	; 0x24
 800de0a:	e768      	b.n	800dcde <_svfiprintf_r+0x4e>
 800de0c:	fb0c 3202 	mla	r2, ip, r2, r3
 800de10:	460c      	mov	r4, r1
 800de12:	2001      	movs	r0, #1
 800de14:	e7a6      	b.n	800dd64 <_svfiprintf_r+0xd4>
 800de16:	2300      	movs	r3, #0
 800de18:	3401      	adds	r4, #1
 800de1a:	9305      	str	r3, [sp, #20]
 800de1c:	4619      	mov	r1, r3
 800de1e:	f04f 0c0a 	mov.w	ip, #10
 800de22:	4620      	mov	r0, r4
 800de24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de28:	3a30      	subs	r2, #48	; 0x30
 800de2a:	2a09      	cmp	r2, #9
 800de2c:	d903      	bls.n	800de36 <_svfiprintf_r+0x1a6>
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d0c6      	beq.n	800ddc0 <_svfiprintf_r+0x130>
 800de32:	9105      	str	r1, [sp, #20]
 800de34:	e7c4      	b.n	800ddc0 <_svfiprintf_r+0x130>
 800de36:	fb0c 2101 	mla	r1, ip, r1, r2
 800de3a:	4604      	mov	r4, r0
 800de3c:	2301      	movs	r3, #1
 800de3e:	e7f0      	b.n	800de22 <_svfiprintf_r+0x192>
 800de40:	ab03      	add	r3, sp, #12
 800de42:	9300      	str	r3, [sp, #0]
 800de44:	462a      	mov	r2, r5
 800de46:	4b0f      	ldr	r3, [pc, #60]	; (800de84 <_svfiprintf_r+0x1f4>)
 800de48:	a904      	add	r1, sp, #16
 800de4a:	4638      	mov	r0, r7
 800de4c:	f3af 8000 	nop.w
 800de50:	1c42      	adds	r2, r0, #1
 800de52:	4606      	mov	r6, r0
 800de54:	d1d6      	bne.n	800de04 <_svfiprintf_r+0x174>
 800de56:	89ab      	ldrh	r3, [r5, #12]
 800de58:	065b      	lsls	r3, r3, #25
 800de5a:	f53f af2d 	bmi.w	800dcb8 <_svfiprintf_r+0x28>
 800de5e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de60:	b01d      	add	sp, #116	; 0x74
 800de62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de66:	ab03      	add	r3, sp, #12
 800de68:	9300      	str	r3, [sp, #0]
 800de6a:	462a      	mov	r2, r5
 800de6c:	4b05      	ldr	r3, [pc, #20]	; (800de84 <_svfiprintf_r+0x1f4>)
 800de6e:	a904      	add	r1, sp, #16
 800de70:	4638      	mov	r0, r7
 800de72:	f000 f919 	bl	800e0a8 <_printf_i>
 800de76:	e7eb      	b.n	800de50 <_svfiprintf_r+0x1c0>
 800de78:	0800f14c 	.word	0x0800f14c
 800de7c:	0800f156 	.word	0x0800f156
 800de80:	00000000 	.word	0x00000000
 800de84:	0800dbdd 	.word	0x0800dbdd
 800de88:	0800f152 	.word	0x0800f152

0800de8c <sbrk_aligned>:
 800de8c:	b570      	push	{r4, r5, r6, lr}
 800de8e:	4e0e      	ldr	r6, [pc, #56]	; (800dec8 <sbrk_aligned+0x3c>)
 800de90:	460c      	mov	r4, r1
 800de92:	6831      	ldr	r1, [r6, #0]
 800de94:	4605      	mov	r5, r0
 800de96:	b911      	cbnz	r1, 800de9e <sbrk_aligned+0x12>
 800de98:	f000 fa7e 	bl	800e398 <_sbrk_r>
 800de9c:	6030      	str	r0, [r6, #0]
 800de9e:	4621      	mov	r1, r4
 800dea0:	4628      	mov	r0, r5
 800dea2:	f000 fa79 	bl	800e398 <_sbrk_r>
 800dea6:	1c43      	adds	r3, r0, #1
 800dea8:	d00a      	beq.n	800dec0 <sbrk_aligned+0x34>
 800deaa:	1cc4      	adds	r4, r0, #3
 800deac:	f024 0403 	bic.w	r4, r4, #3
 800deb0:	42a0      	cmp	r0, r4
 800deb2:	d007      	beq.n	800dec4 <sbrk_aligned+0x38>
 800deb4:	1a21      	subs	r1, r4, r0
 800deb6:	4628      	mov	r0, r5
 800deb8:	f000 fa6e 	bl	800e398 <_sbrk_r>
 800debc:	3001      	adds	r0, #1
 800debe:	d101      	bne.n	800dec4 <sbrk_aligned+0x38>
 800dec0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800dec4:	4620      	mov	r0, r4
 800dec6:	bd70      	pop	{r4, r5, r6, pc}
 800dec8:	20005428 	.word	0x20005428

0800decc <_malloc_r>:
 800decc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ded0:	1ccd      	adds	r5, r1, #3
 800ded2:	f025 0503 	bic.w	r5, r5, #3
 800ded6:	3508      	adds	r5, #8
 800ded8:	2d0c      	cmp	r5, #12
 800deda:	bf38      	it	cc
 800dedc:	250c      	movcc	r5, #12
 800dede:	2d00      	cmp	r5, #0
 800dee0:	4607      	mov	r7, r0
 800dee2:	db01      	blt.n	800dee8 <_malloc_r+0x1c>
 800dee4:	42a9      	cmp	r1, r5
 800dee6:	d905      	bls.n	800def4 <_malloc_r+0x28>
 800dee8:	230c      	movs	r3, #12
 800deea:	603b      	str	r3, [r7, #0]
 800deec:	2600      	movs	r6, #0
 800deee:	4630      	mov	r0, r6
 800def0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800def4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800dfc8 <_malloc_r+0xfc>
 800def8:	f000 f9f8 	bl	800e2ec <__malloc_lock>
 800defc:	f8d8 3000 	ldr.w	r3, [r8]
 800df00:	461c      	mov	r4, r3
 800df02:	bb5c      	cbnz	r4, 800df5c <_malloc_r+0x90>
 800df04:	4629      	mov	r1, r5
 800df06:	4638      	mov	r0, r7
 800df08:	f7ff ffc0 	bl	800de8c <sbrk_aligned>
 800df0c:	1c43      	adds	r3, r0, #1
 800df0e:	4604      	mov	r4, r0
 800df10:	d155      	bne.n	800dfbe <_malloc_r+0xf2>
 800df12:	f8d8 4000 	ldr.w	r4, [r8]
 800df16:	4626      	mov	r6, r4
 800df18:	2e00      	cmp	r6, #0
 800df1a:	d145      	bne.n	800dfa8 <_malloc_r+0xdc>
 800df1c:	2c00      	cmp	r4, #0
 800df1e:	d048      	beq.n	800dfb2 <_malloc_r+0xe6>
 800df20:	6823      	ldr	r3, [r4, #0]
 800df22:	4631      	mov	r1, r6
 800df24:	4638      	mov	r0, r7
 800df26:	eb04 0903 	add.w	r9, r4, r3
 800df2a:	f000 fa35 	bl	800e398 <_sbrk_r>
 800df2e:	4581      	cmp	r9, r0
 800df30:	d13f      	bne.n	800dfb2 <_malloc_r+0xe6>
 800df32:	6821      	ldr	r1, [r4, #0]
 800df34:	1a6d      	subs	r5, r5, r1
 800df36:	4629      	mov	r1, r5
 800df38:	4638      	mov	r0, r7
 800df3a:	f7ff ffa7 	bl	800de8c <sbrk_aligned>
 800df3e:	3001      	adds	r0, #1
 800df40:	d037      	beq.n	800dfb2 <_malloc_r+0xe6>
 800df42:	6823      	ldr	r3, [r4, #0]
 800df44:	442b      	add	r3, r5
 800df46:	6023      	str	r3, [r4, #0]
 800df48:	f8d8 3000 	ldr.w	r3, [r8]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d038      	beq.n	800dfc2 <_malloc_r+0xf6>
 800df50:	685a      	ldr	r2, [r3, #4]
 800df52:	42a2      	cmp	r2, r4
 800df54:	d12b      	bne.n	800dfae <_malloc_r+0xe2>
 800df56:	2200      	movs	r2, #0
 800df58:	605a      	str	r2, [r3, #4]
 800df5a:	e00f      	b.n	800df7c <_malloc_r+0xb0>
 800df5c:	6822      	ldr	r2, [r4, #0]
 800df5e:	1b52      	subs	r2, r2, r5
 800df60:	d41f      	bmi.n	800dfa2 <_malloc_r+0xd6>
 800df62:	2a0b      	cmp	r2, #11
 800df64:	d917      	bls.n	800df96 <_malloc_r+0xca>
 800df66:	1961      	adds	r1, r4, r5
 800df68:	42a3      	cmp	r3, r4
 800df6a:	6025      	str	r5, [r4, #0]
 800df6c:	bf18      	it	ne
 800df6e:	6059      	strne	r1, [r3, #4]
 800df70:	6863      	ldr	r3, [r4, #4]
 800df72:	bf08      	it	eq
 800df74:	f8c8 1000 	streq.w	r1, [r8]
 800df78:	5162      	str	r2, [r4, r5]
 800df7a:	604b      	str	r3, [r1, #4]
 800df7c:	4638      	mov	r0, r7
 800df7e:	f104 060b 	add.w	r6, r4, #11
 800df82:	f000 f9b9 	bl	800e2f8 <__malloc_unlock>
 800df86:	f026 0607 	bic.w	r6, r6, #7
 800df8a:	1d23      	adds	r3, r4, #4
 800df8c:	1af2      	subs	r2, r6, r3
 800df8e:	d0ae      	beq.n	800deee <_malloc_r+0x22>
 800df90:	1b9b      	subs	r3, r3, r6
 800df92:	50a3      	str	r3, [r4, r2]
 800df94:	e7ab      	b.n	800deee <_malloc_r+0x22>
 800df96:	42a3      	cmp	r3, r4
 800df98:	6862      	ldr	r2, [r4, #4]
 800df9a:	d1dd      	bne.n	800df58 <_malloc_r+0x8c>
 800df9c:	f8c8 2000 	str.w	r2, [r8]
 800dfa0:	e7ec      	b.n	800df7c <_malloc_r+0xb0>
 800dfa2:	4623      	mov	r3, r4
 800dfa4:	6864      	ldr	r4, [r4, #4]
 800dfa6:	e7ac      	b.n	800df02 <_malloc_r+0x36>
 800dfa8:	4634      	mov	r4, r6
 800dfaa:	6876      	ldr	r6, [r6, #4]
 800dfac:	e7b4      	b.n	800df18 <_malloc_r+0x4c>
 800dfae:	4613      	mov	r3, r2
 800dfb0:	e7cc      	b.n	800df4c <_malloc_r+0x80>
 800dfb2:	230c      	movs	r3, #12
 800dfb4:	603b      	str	r3, [r7, #0]
 800dfb6:	4638      	mov	r0, r7
 800dfb8:	f000 f99e 	bl	800e2f8 <__malloc_unlock>
 800dfbc:	e797      	b.n	800deee <_malloc_r+0x22>
 800dfbe:	6025      	str	r5, [r4, #0]
 800dfc0:	e7dc      	b.n	800df7c <_malloc_r+0xb0>
 800dfc2:	605b      	str	r3, [r3, #4]
 800dfc4:	deff      	udf	#255	; 0xff
 800dfc6:	bf00      	nop
 800dfc8:	20005424 	.word	0x20005424

0800dfcc <_printf_common>:
 800dfcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfd0:	4616      	mov	r6, r2
 800dfd2:	4699      	mov	r9, r3
 800dfd4:	688a      	ldr	r2, [r1, #8]
 800dfd6:	690b      	ldr	r3, [r1, #16]
 800dfd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dfdc:	4293      	cmp	r3, r2
 800dfde:	bfb8      	it	lt
 800dfe0:	4613      	movlt	r3, r2
 800dfe2:	6033      	str	r3, [r6, #0]
 800dfe4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dfe8:	4607      	mov	r7, r0
 800dfea:	460c      	mov	r4, r1
 800dfec:	b10a      	cbz	r2, 800dff2 <_printf_common+0x26>
 800dfee:	3301      	adds	r3, #1
 800dff0:	6033      	str	r3, [r6, #0]
 800dff2:	6823      	ldr	r3, [r4, #0]
 800dff4:	0699      	lsls	r1, r3, #26
 800dff6:	bf42      	ittt	mi
 800dff8:	6833      	ldrmi	r3, [r6, #0]
 800dffa:	3302      	addmi	r3, #2
 800dffc:	6033      	strmi	r3, [r6, #0]
 800dffe:	6825      	ldr	r5, [r4, #0]
 800e000:	f015 0506 	ands.w	r5, r5, #6
 800e004:	d106      	bne.n	800e014 <_printf_common+0x48>
 800e006:	f104 0a19 	add.w	sl, r4, #25
 800e00a:	68e3      	ldr	r3, [r4, #12]
 800e00c:	6832      	ldr	r2, [r6, #0]
 800e00e:	1a9b      	subs	r3, r3, r2
 800e010:	42ab      	cmp	r3, r5
 800e012:	dc26      	bgt.n	800e062 <_printf_common+0x96>
 800e014:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e018:	1e13      	subs	r3, r2, #0
 800e01a:	6822      	ldr	r2, [r4, #0]
 800e01c:	bf18      	it	ne
 800e01e:	2301      	movne	r3, #1
 800e020:	0692      	lsls	r2, r2, #26
 800e022:	d42b      	bmi.n	800e07c <_printf_common+0xb0>
 800e024:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e028:	4649      	mov	r1, r9
 800e02a:	4638      	mov	r0, r7
 800e02c:	47c0      	blx	r8
 800e02e:	3001      	adds	r0, #1
 800e030:	d01e      	beq.n	800e070 <_printf_common+0xa4>
 800e032:	6823      	ldr	r3, [r4, #0]
 800e034:	6922      	ldr	r2, [r4, #16]
 800e036:	f003 0306 	and.w	r3, r3, #6
 800e03a:	2b04      	cmp	r3, #4
 800e03c:	bf02      	ittt	eq
 800e03e:	68e5      	ldreq	r5, [r4, #12]
 800e040:	6833      	ldreq	r3, [r6, #0]
 800e042:	1aed      	subeq	r5, r5, r3
 800e044:	68a3      	ldr	r3, [r4, #8]
 800e046:	bf0c      	ite	eq
 800e048:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e04c:	2500      	movne	r5, #0
 800e04e:	4293      	cmp	r3, r2
 800e050:	bfc4      	itt	gt
 800e052:	1a9b      	subgt	r3, r3, r2
 800e054:	18ed      	addgt	r5, r5, r3
 800e056:	2600      	movs	r6, #0
 800e058:	341a      	adds	r4, #26
 800e05a:	42b5      	cmp	r5, r6
 800e05c:	d11a      	bne.n	800e094 <_printf_common+0xc8>
 800e05e:	2000      	movs	r0, #0
 800e060:	e008      	b.n	800e074 <_printf_common+0xa8>
 800e062:	2301      	movs	r3, #1
 800e064:	4652      	mov	r2, sl
 800e066:	4649      	mov	r1, r9
 800e068:	4638      	mov	r0, r7
 800e06a:	47c0      	blx	r8
 800e06c:	3001      	adds	r0, #1
 800e06e:	d103      	bne.n	800e078 <_printf_common+0xac>
 800e070:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e078:	3501      	adds	r5, #1
 800e07a:	e7c6      	b.n	800e00a <_printf_common+0x3e>
 800e07c:	18e1      	adds	r1, r4, r3
 800e07e:	1c5a      	adds	r2, r3, #1
 800e080:	2030      	movs	r0, #48	; 0x30
 800e082:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e086:	4422      	add	r2, r4
 800e088:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e08c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e090:	3302      	adds	r3, #2
 800e092:	e7c7      	b.n	800e024 <_printf_common+0x58>
 800e094:	2301      	movs	r3, #1
 800e096:	4622      	mov	r2, r4
 800e098:	4649      	mov	r1, r9
 800e09a:	4638      	mov	r0, r7
 800e09c:	47c0      	blx	r8
 800e09e:	3001      	adds	r0, #1
 800e0a0:	d0e6      	beq.n	800e070 <_printf_common+0xa4>
 800e0a2:	3601      	adds	r6, #1
 800e0a4:	e7d9      	b.n	800e05a <_printf_common+0x8e>
	...

0800e0a8 <_printf_i>:
 800e0a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e0ac:	7e0f      	ldrb	r7, [r1, #24]
 800e0ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e0b0:	2f78      	cmp	r7, #120	; 0x78
 800e0b2:	4691      	mov	r9, r2
 800e0b4:	4680      	mov	r8, r0
 800e0b6:	460c      	mov	r4, r1
 800e0b8:	469a      	mov	sl, r3
 800e0ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e0be:	d807      	bhi.n	800e0d0 <_printf_i+0x28>
 800e0c0:	2f62      	cmp	r7, #98	; 0x62
 800e0c2:	d80a      	bhi.n	800e0da <_printf_i+0x32>
 800e0c4:	2f00      	cmp	r7, #0
 800e0c6:	f000 80d4 	beq.w	800e272 <_printf_i+0x1ca>
 800e0ca:	2f58      	cmp	r7, #88	; 0x58
 800e0cc:	f000 80c0 	beq.w	800e250 <_printf_i+0x1a8>
 800e0d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e0d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e0d8:	e03a      	b.n	800e150 <_printf_i+0xa8>
 800e0da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e0de:	2b15      	cmp	r3, #21
 800e0e0:	d8f6      	bhi.n	800e0d0 <_printf_i+0x28>
 800e0e2:	a101      	add	r1, pc, #4	; (adr r1, 800e0e8 <_printf_i+0x40>)
 800e0e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e0e8:	0800e141 	.word	0x0800e141
 800e0ec:	0800e155 	.word	0x0800e155
 800e0f0:	0800e0d1 	.word	0x0800e0d1
 800e0f4:	0800e0d1 	.word	0x0800e0d1
 800e0f8:	0800e0d1 	.word	0x0800e0d1
 800e0fc:	0800e0d1 	.word	0x0800e0d1
 800e100:	0800e155 	.word	0x0800e155
 800e104:	0800e0d1 	.word	0x0800e0d1
 800e108:	0800e0d1 	.word	0x0800e0d1
 800e10c:	0800e0d1 	.word	0x0800e0d1
 800e110:	0800e0d1 	.word	0x0800e0d1
 800e114:	0800e259 	.word	0x0800e259
 800e118:	0800e181 	.word	0x0800e181
 800e11c:	0800e213 	.word	0x0800e213
 800e120:	0800e0d1 	.word	0x0800e0d1
 800e124:	0800e0d1 	.word	0x0800e0d1
 800e128:	0800e27b 	.word	0x0800e27b
 800e12c:	0800e0d1 	.word	0x0800e0d1
 800e130:	0800e181 	.word	0x0800e181
 800e134:	0800e0d1 	.word	0x0800e0d1
 800e138:	0800e0d1 	.word	0x0800e0d1
 800e13c:	0800e21b 	.word	0x0800e21b
 800e140:	682b      	ldr	r3, [r5, #0]
 800e142:	1d1a      	adds	r2, r3, #4
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	602a      	str	r2, [r5, #0]
 800e148:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e14c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e150:	2301      	movs	r3, #1
 800e152:	e09f      	b.n	800e294 <_printf_i+0x1ec>
 800e154:	6820      	ldr	r0, [r4, #0]
 800e156:	682b      	ldr	r3, [r5, #0]
 800e158:	0607      	lsls	r7, r0, #24
 800e15a:	f103 0104 	add.w	r1, r3, #4
 800e15e:	6029      	str	r1, [r5, #0]
 800e160:	d501      	bpl.n	800e166 <_printf_i+0xbe>
 800e162:	681e      	ldr	r6, [r3, #0]
 800e164:	e003      	b.n	800e16e <_printf_i+0xc6>
 800e166:	0646      	lsls	r6, r0, #25
 800e168:	d5fb      	bpl.n	800e162 <_printf_i+0xba>
 800e16a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800e16e:	2e00      	cmp	r6, #0
 800e170:	da03      	bge.n	800e17a <_printf_i+0xd2>
 800e172:	232d      	movs	r3, #45	; 0x2d
 800e174:	4276      	negs	r6, r6
 800e176:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e17a:	485a      	ldr	r0, [pc, #360]	; (800e2e4 <_printf_i+0x23c>)
 800e17c:	230a      	movs	r3, #10
 800e17e:	e012      	b.n	800e1a6 <_printf_i+0xfe>
 800e180:	682b      	ldr	r3, [r5, #0]
 800e182:	6820      	ldr	r0, [r4, #0]
 800e184:	1d19      	adds	r1, r3, #4
 800e186:	6029      	str	r1, [r5, #0]
 800e188:	0605      	lsls	r5, r0, #24
 800e18a:	d501      	bpl.n	800e190 <_printf_i+0xe8>
 800e18c:	681e      	ldr	r6, [r3, #0]
 800e18e:	e002      	b.n	800e196 <_printf_i+0xee>
 800e190:	0641      	lsls	r1, r0, #25
 800e192:	d5fb      	bpl.n	800e18c <_printf_i+0xe4>
 800e194:	881e      	ldrh	r6, [r3, #0]
 800e196:	4853      	ldr	r0, [pc, #332]	; (800e2e4 <_printf_i+0x23c>)
 800e198:	2f6f      	cmp	r7, #111	; 0x6f
 800e19a:	bf0c      	ite	eq
 800e19c:	2308      	moveq	r3, #8
 800e19e:	230a      	movne	r3, #10
 800e1a0:	2100      	movs	r1, #0
 800e1a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e1a6:	6865      	ldr	r5, [r4, #4]
 800e1a8:	60a5      	str	r5, [r4, #8]
 800e1aa:	2d00      	cmp	r5, #0
 800e1ac:	bfa2      	ittt	ge
 800e1ae:	6821      	ldrge	r1, [r4, #0]
 800e1b0:	f021 0104 	bicge.w	r1, r1, #4
 800e1b4:	6021      	strge	r1, [r4, #0]
 800e1b6:	b90e      	cbnz	r6, 800e1bc <_printf_i+0x114>
 800e1b8:	2d00      	cmp	r5, #0
 800e1ba:	d04b      	beq.n	800e254 <_printf_i+0x1ac>
 800e1bc:	4615      	mov	r5, r2
 800e1be:	fbb6 f1f3 	udiv	r1, r6, r3
 800e1c2:	fb03 6711 	mls	r7, r3, r1, r6
 800e1c6:	5dc7      	ldrb	r7, [r0, r7]
 800e1c8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e1cc:	4637      	mov	r7, r6
 800e1ce:	42bb      	cmp	r3, r7
 800e1d0:	460e      	mov	r6, r1
 800e1d2:	d9f4      	bls.n	800e1be <_printf_i+0x116>
 800e1d4:	2b08      	cmp	r3, #8
 800e1d6:	d10b      	bne.n	800e1f0 <_printf_i+0x148>
 800e1d8:	6823      	ldr	r3, [r4, #0]
 800e1da:	07de      	lsls	r6, r3, #31
 800e1dc:	d508      	bpl.n	800e1f0 <_printf_i+0x148>
 800e1de:	6923      	ldr	r3, [r4, #16]
 800e1e0:	6861      	ldr	r1, [r4, #4]
 800e1e2:	4299      	cmp	r1, r3
 800e1e4:	bfde      	ittt	le
 800e1e6:	2330      	movle	r3, #48	; 0x30
 800e1e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e1ec:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e1f0:	1b52      	subs	r2, r2, r5
 800e1f2:	6122      	str	r2, [r4, #16]
 800e1f4:	f8cd a000 	str.w	sl, [sp]
 800e1f8:	464b      	mov	r3, r9
 800e1fa:	aa03      	add	r2, sp, #12
 800e1fc:	4621      	mov	r1, r4
 800e1fe:	4640      	mov	r0, r8
 800e200:	f7ff fee4 	bl	800dfcc <_printf_common>
 800e204:	3001      	adds	r0, #1
 800e206:	d14a      	bne.n	800e29e <_printf_i+0x1f6>
 800e208:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e20c:	b004      	add	sp, #16
 800e20e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e212:	6823      	ldr	r3, [r4, #0]
 800e214:	f043 0320 	orr.w	r3, r3, #32
 800e218:	6023      	str	r3, [r4, #0]
 800e21a:	4833      	ldr	r0, [pc, #204]	; (800e2e8 <_printf_i+0x240>)
 800e21c:	2778      	movs	r7, #120	; 0x78
 800e21e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e222:	6823      	ldr	r3, [r4, #0]
 800e224:	6829      	ldr	r1, [r5, #0]
 800e226:	061f      	lsls	r7, r3, #24
 800e228:	f851 6b04 	ldr.w	r6, [r1], #4
 800e22c:	d402      	bmi.n	800e234 <_printf_i+0x18c>
 800e22e:	065f      	lsls	r7, r3, #25
 800e230:	bf48      	it	mi
 800e232:	b2b6      	uxthmi	r6, r6
 800e234:	07df      	lsls	r7, r3, #31
 800e236:	bf48      	it	mi
 800e238:	f043 0320 	orrmi.w	r3, r3, #32
 800e23c:	6029      	str	r1, [r5, #0]
 800e23e:	bf48      	it	mi
 800e240:	6023      	strmi	r3, [r4, #0]
 800e242:	b91e      	cbnz	r6, 800e24c <_printf_i+0x1a4>
 800e244:	6823      	ldr	r3, [r4, #0]
 800e246:	f023 0320 	bic.w	r3, r3, #32
 800e24a:	6023      	str	r3, [r4, #0]
 800e24c:	2310      	movs	r3, #16
 800e24e:	e7a7      	b.n	800e1a0 <_printf_i+0xf8>
 800e250:	4824      	ldr	r0, [pc, #144]	; (800e2e4 <_printf_i+0x23c>)
 800e252:	e7e4      	b.n	800e21e <_printf_i+0x176>
 800e254:	4615      	mov	r5, r2
 800e256:	e7bd      	b.n	800e1d4 <_printf_i+0x12c>
 800e258:	682b      	ldr	r3, [r5, #0]
 800e25a:	6826      	ldr	r6, [r4, #0]
 800e25c:	6961      	ldr	r1, [r4, #20]
 800e25e:	1d18      	adds	r0, r3, #4
 800e260:	6028      	str	r0, [r5, #0]
 800e262:	0635      	lsls	r5, r6, #24
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	d501      	bpl.n	800e26c <_printf_i+0x1c4>
 800e268:	6019      	str	r1, [r3, #0]
 800e26a:	e002      	b.n	800e272 <_printf_i+0x1ca>
 800e26c:	0670      	lsls	r0, r6, #25
 800e26e:	d5fb      	bpl.n	800e268 <_printf_i+0x1c0>
 800e270:	8019      	strh	r1, [r3, #0]
 800e272:	2300      	movs	r3, #0
 800e274:	6123      	str	r3, [r4, #16]
 800e276:	4615      	mov	r5, r2
 800e278:	e7bc      	b.n	800e1f4 <_printf_i+0x14c>
 800e27a:	682b      	ldr	r3, [r5, #0]
 800e27c:	1d1a      	adds	r2, r3, #4
 800e27e:	602a      	str	r2, [r5, #0]
 800e280:	681d      	ldr	r5, [r3, #0]
 800e282:	6862      	ldr	r2, [r4, #4]
 800e284:	2100      	movs	r1, #0
 800e286:	4628      	mov	r0, r5
 800e288:	f7f1 ffa2 	bl	80001d0 <memchr>
 800e28c:	b108      	cbz	r0, 800e292 <_printf_i+0x1ea>
 800e28e:	1b40      	subs	r0, r0, r5
 800e290:	6060      	str	r0, [r4, #4]
 800e292:	6863      	ldr	r3, [r4, #4]
 800e294:	6123      	str	r3, [r4, #16]
 800e296:	2300      	movs	r3, #0
 800e298:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e29c:	e7aa      	b.n	800e1f4 <_printf_i+0x14c>
 800e29e:	6923      	ldr	r3, [r4, #16]
 800e2a0:	462a      	mov	r2, r5
 800e2a2:	4649      	mov	r1, r9
 800e2a4:	4640      	mov	r0, r8
 800e2a6:	47d0      	blx	sl
 800e2a8:	3001      	adds	r0, #1
 800e2aa:	d0ad      	beq.n	800e208 <_printf_i+0x160>
 800e2ac:	6823      	ldr	r3, [r4, #0]
 800e2ae:	079b      	lsls	r3, r3, #30
 800e2b0:	d413      	bmi.n	800e2da <_printf_i+0x232>
 800e2b2:	68e0      	ldr	r0, [r4, #12]
 800e2b4:	9b03      	ldr	r3, [sp, #12]
 800e2b6:	4298      	cmp	r0, r3
 800e2b8:	bfb8      	it	lt
 800e2ba:	4618      	movlt	r0, r3
 800e2bc:	e7a6      	b.n	800e20c <_printf_i+0x164>
 800e2be:	2301      	movs	r3, #1
 800e2c0:	4632      	mov	r2, r6
 800e2c2:	4649      	mov	r1, r9
 800e2c4:	4640      	mov	r0, r8
 800e2c6:	47d0      	blx	sl
 800e2c8:	3001      	adds	r0, #1
 800e2ca:	d09d      	beq.n	800e208 <_printf_i+0x160>
 800e2cc:	3501      	adds	r5, #1
 800e2ce:	68e3      	ldr	r3, [r4, #12]
 800e2d0:	9903      	ldr	r1, [sp, #12]
 800e2d2:	1a5b      	subs	r3, r3, r1
 800e2d4:	42ab      	cmp	r3, r5
 800e2d6:	dcf2      	bgt.n	800e2be <_printf_i+0x216>
 800e2d8:	e7eb      	b.n	800e2b2 <_printf_i+0x20a>
 800e2da:	2500      	movs	r5, #0
 800e2dc:	f104 0619 	add.w	r6, r4, #25
 800e2e0:	e7f5      	b.n	800e2ce <_printf_i+0x226>
 800e2e2:	bf00      	nop
 800e2e4:	0800f15d 	.word	0x0800f15d
 800e2e8:	0800f16e 	.word	0x0800f16e

0800e2ec <__malloc_lock>:
 800e2ec:	4801      	ldr	r0, [pc, #4]	; (800e2f4 <__malloc_lock+0x8>)
 800e2ee:	f7ff bc65 	b.w	800dbbc <__retarget_lock_acquire_recursive>
 800e2f2:	bf00      	nop
 800e2f4:	20005420 	.word	0x20005420

0800e2f8 <__malloc_unlock>:
 800e2f8:	4801      	ldr	r0, [pc, #4]	; (800e300 <__malloc_unlock+0x8>)
 800e2fa:	f7ff bc60 	b.w	800dbbe <__retarget_lock_release_recursive>
 800e2fe:	bf00      	nop
 800e300:	20005420 	.word	0x20005420

0800e304 <_realloc_r>:
 800e304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e308:	4680      	mov	r8, r0
 800e30a:	4614      	mov	r4, r2
 800e30c:	460e      	mov	r6, r1
 800e30e:	b921      	cbnz	r1, 800e31a <_realloc_r+0x16>
 800e310:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e314:	4611      	mov	r1, r2
 800e316:	f7ff bdd9 	b.w	800decc <_malloc_r>
 800e31a:	b92a      	cbnz	r2, 800e328 <_realloc_r+0x24>
 800e31c:	f000 f84c 	bl	800e3b8 <_free_r>
 800e320:	4625      	mov	r5, r4
 800e322:	4628      	mov	r0, r5
 800e324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e328:	f000 f892 	bl	800e450 <_malloc_usable_size_r>
 800e32c:	4284      	cmp	r4, r0
 800e32e:	4607      	mov	r7, r0
 800e330:	d802      	bhi.n	800e338 <_realloc_r+0x34>
 800e332:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e336:	d812      	bhi.n	800e35e <_realloc_r+0x5a>
 800e338:	4621      	mov	r1, r4
 800e33a:	4640      	mov	r0, r8
 800e33c:	f7ff fdc6 	bl	800decc <_malloc_r>
 800e340:	4605      	mov	r5, r0
 800e342:	2800      	cmp	r0, #0
 800e344:	d0ed      	beq.n	800e322 <_realloc_r+0x1e>
 800e346:	42bc      	cmp	r4, r7
 800e348:	4622      	mov	r2, r4
 800e34a:	4631      	mov	r1, r6
 800e34c:	bf28      	it	cs
 800e34e:	463a      	movcs	r2, r7
 800e350:	f7ff fc36 	bl	800dbc0 <memcpy>
 800e354:	4631      	mov	r1, r6
 800e356:	4640      	mov	r0, r8
 800e358:	f000 f82e 	bl	800e3b8 <_free_r>
 800e35c:	e7e1      	b.n	800e322 <_realloc_r+0x1e>
 800e35e:	4635      	mov	r5, r6
 800e360:	e7df      	b.n	800e322 <_realloc_r+0x1e>

0800e362 <memmove>:
 800e362:	4288      	cmp	r0, r1
 800e364:	b510      	push	{r4, lr}
 800e366:	eb01 0402 	add.w	r4, r1, r2
 800e36a:	d902      	bls.n	800e372 <memmove+0x10>
 800e36c:	4284      	cmp	r4, r0
 800e36e:	4623      	mov	r3, r4
 800e370:	d807      	bhi.n	800e382 <memmove+0x20>
 800e372:	1e43      	subs	r3, r0, #1
 800e374:	42a1      	cmp	r1, r4
 800e376:	d008      	beq.n	800e38a <memmove+0x28>
 800e378:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e37c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e380:	e7f8      	b.n	800e374 <memmove+0x12>
 800e382:	4402      	add	r2, r0
 800e384:	4601      	mov	r1, r0
 800e386:	428a      	cmp	r2, r1
 800e388:	d100      	bne.n	800e38c <memmove+0x2a>
 800e38a:	bd10      	pop	{r4, pc}
 800e38c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e390:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e394:	e7f7      	b.n	800e386 <memmove+0x24>
	...

0800e398 <_sbrk_r>:
 800e398:	b538      	push	{r3, r4, r5, lr}
 800e39a:	4d06      	ldr	r5, [pc, #24]	; (800e3b4 <_sbrk_r+0x1c>)
 800e39c:	2300      	movs	r3, #0
 800e39e:	4604      	mov	r4, r0
 800e3a0:	4608      	mov	r0, r1
 800e3a2:	602b      	str	r3, [r5, #0]
 800e3a4:	f7f7 f938 	bl	8005618 <_sbrk>
 800e3a8:	1c43      	adds	r3, r0, #1
 800e3aa:	d102      	bne.n	800e3b2 <_sbrk_r+0x1a>
 800e3ac:	682b      	ldr	r3, [r5, #0]
 800e3ae:	b103      	cbz	r3, 800e3b2 <_sbrk_r+0x1a>
 800e3b0:	6023      	str	r3, [r4, #0]
 800e3b2:	bd38      	pop	{r3, r4, r5, pc}
 800e3b4:	2000542c 	.word	0x2000542c

0800e3b8 <_free_r>:
 800e3b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e3ba:	2900      	cmp	r1, #0
 800e3bc:	d044      	beq.n	800e448 <_free_r+0x90>
 800e3be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3c2:	9001      	str	r0, [sp, #4]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	f1a1 0404 	sub.w	r4, r1, #4
 800e3ca:	bfb8      	it	lt
 800e3cc:	18e4      	addlt	r4, r4, r3
 800e3ce:	f7ff ff8d 	bl	800e2ec <__malloc_lock>
 800e3d2:	4a1e      	ldr	r2, [pc, #120]	; (800e44c <_free_r+0x94>)
 800e3d4:	9801      	ldr	r0, [sp, #4]
 800e3d6:	6813      	ldr	r3, [r2, #0]
 800e3d8:	b933      	cbnz	r3, 800e3e8 <_free_r+0x30>
 800e3da:	6063      	str	r3, [r4, #4]
 800e3dc:	6014      	str	r4, [r2, #0]
 800e3de:	b003      	add	sp, #12
 800e3e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e3e4:	f7ff bf88 	b.w	800e2f8 <__malloc_unlock>
 800e3e8:	42a3      	cmp	r3, r4
 800e3ea:	d908      	bls.n	800e3fe <_free_r+0x46>
 800e3ec:	6825      	ldr	r5, [r4, #0]
 800e3ee:	1961      	adds	r1, r4, r5
 800e3f0:	428b      	cmp	r3, r1
 800e3f2:	bf01      	itttt	eq
 800e3f4:	6819      	ldreq	r1, [r3, #0]
 800e3f6:	685b      	ldreq	r3, [r3, #4]
 800e3f8:	1949      	addeq	r1, r1, r5
 800e3fa:	6021      	streq	r1, [r4, #0]
 800e3fc:	e7ed      	b.n	800e3da <_free_r+0x22>
 800e3fe:	461a      	mov	r2, r3
 800e400:	685b      	ldr	r3, [r3, #4]
 800e402:	b10b      	cbz	r3, 800e408 <_free_r+0x50>
 800e404:	42a3      	cmp	r3, r4
 800e406:	d9fa      	bls.n	800e3fe <_free_r+0x46>
 800e408:	6811      	ldr	r1, [r2, #0]
 800e40a:	1855      	adds	r5, r2, r1
 800e40c:	42a5      	cmp	r5, r4
 800e40e:	d10b      	bne.n	800e428 <_free_r+0x70>
 800e410:	6824      	ldr	r4, [r4, #0]
 800e412:	4421      	add	r1, r4
 800e414:	1854      	adds	r4, r2, r1
 800e416:	42a3      	cmp	r3, r4
 800e418:	6011      	str	r1, [r2, #0]
 800e41a:	d1e0      	bne.n	800e3de <_free_r+0x26>
 800e41c:	681c      	ldr	r4, [r3, #0]
 800e41e:	685b      	ldr	r3, [r3, #4]
 800e420:	6053      	str	r3, [r2, #4]
 800e422:	440c      	add	r4, r1
 800e424:	6014      	str	r4, [r2, #0]
 800e426:	e7da      	b.n	800e3de <_free_r+0x26>
 800e428:	d902      	bls.n	800e430 <_free_r+0x78>
 800e42a:	230c      	movs	r3, #12
 800e42c:	6003      	str	r3, [r0, #0]
 800e42e:	e7d6      	b.n	800e3de <_free_r+0x26>
 800e430:	6825      	ldr	r5, [r4, #0]
 800e432:	1961      	adds	r1, r4, r5
 800e434:	428b      	cmp	r3, r1
 800e436:	bf04      	itt	eq
 800e438:	6819      	ldreq	r1, [r3, #0]
 800e43a:	685b      	ldreq	r3, [r3, #4]
 800e43c:	6063      	str	r3, [r4, #4]
 800e43e:	bf04      	itt	eq
 800e440:	1949      	addeq	r1, r1, r5
 800e442:	6021      	streq	r1, [r4, #0]
 800e444:	6054      	str	r4, [r2, #4]
 800e446:	e7ca      	b.n	800e3de <_free_r+0x26>
 800e448:	b003      	add	sp, #12
 800e44a:	bd30      	pop	{r4, r5, pc}
 800e44c:	20005424 	.word	0x20005424

0800e450 <_malloc_usable_size_r>:
 800e450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e454:	1f18      	subs	r0, r3, #4
 800e456:	2b00      	cmp	r3, #0
 800e458:	bfbc      	itt	lt
 800e45a:	580b      	ldrlt	r3, [r1, r0]
 800e45c:	18c0      	addlt	r0, r0, r3
 800e45e:	4770      	bx	lr

0800e460 <_init>:
 800e460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e462:	bf00      	nop
 800e464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e466:	bc08      	pop	{r3}
 800e468:	469e      	mov	lr, r3
 800e46a:	4770      	bx	lr

0800e46c <_fini>:
 800e46c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e46e:	bf00      	nop
 800e470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e472:	bc08      	pop	{r3}
 800e474:	469e      	mov	lr, r3
 800e476:	4770      	bx	lr
