***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2025.06.02.16:07:14 Info: Parallel IP Generation is enabled. 
2025.06.02.16:07:14 Info: Platform Designer will attempt to use 6 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2025.06.02.16:07:14 Info: 
2025.06.02.16:07:14 Info: Starting: Platform Designer system generation
2025.06.02.16:07:26 Info: 
2025.06.02.16:07:26 Info: Generating on localhost:51922
2025.06.02.16:07:26 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:26 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/ed_sim_async_clk_source_generation.rpt
2025.06.02.16:07:26 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:26 Info: Starting: Create simulation model
2025.06.02.16:07:26 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_async_clk_source.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_async_clk_source --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:26 Info: ed_sim_async_clk_source.altera_avalon_clock_source_inst: Elaborate: altera_clock_source
2025.06.02.16:07:26 Info: ed_sim_async_clk_source.altera_avalon_clock_source_inst:            $Revision: #1 $
2025.06.02.16:07:26 Info: ed_sim_async_clk_source.altera_avalon_clock_source_inst:            $Date: 2024/10/24 $
2025.06.02.16:07:26 Info: ed_sim_async_clk_source: "Transforming system: ed_sim_async_clk_source"
2025.06.02.16:07:26 Info: ed_sim_async_clk_source: "Naming system components in system: ed_sim_async_clk_source"
2025.06.02.16:07:26 Info: ed_sim_async_clk_source: "Processing generation queue"
2025.06.02.16:07:26 Info: ed_sim_async_clk_source: "Generating: ed_sim_async_clk_source"
2025.06.02.16:07:26 Info: ed_sim_async_clk_source: "Generating: altera_avalon_clock_source"
2025.06.02.16:07:26 Info: ed_sim_async_clk_source: Done "ed_sim_async_clk_source" with 2 modules, 3 files
2025.06.02.16:07:26 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:26 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/ directory:
2025.06.02.16:07:26 Info: common/modelsim_files.tcl
2025.06.02.16:07:26 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/ directory:
2025.06.02.16:07:26 Info: common/riviera_files.tcl
2025.06.02.16:07:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/.
2025.06.02.16:07:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:26 Info: Finished: Create simulation model
2025.06.02.16:07:26 Info: Starting: Create simulation script
2025.06.02.16:07:26 Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_async_clk_source.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/ --use-relative-paths=true
2025.06.02.16:07:26 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:26 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/ directory:
2025.06.02.16:07:26 Info: mentor/msim_setup.tcl
2025.06.02.16:07:26 Info: mentor/run_msim_setup.tcl
2025.06.02.16:07:26 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/ directory:
2025.06.02.16:07:26 Info: aldec/rivierapro_setup.tcl
2025.06.02.16:07:26 Info: aldec/run_rivierapro_setup.tcl
2025.06.02.16:07:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/.
2025.06.02.16:07:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:26 Info: Finished: Create simulation script
2025.06.02.16:07:26 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source.ip (ed_sim_async_clk_source) took 2121 ms
2025.06.02.16:07:26 Info: 
2025.06.02.16:07:26 Info: Generating on localhost:51921
2025.06.02.16:07:26 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:26 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source_0/ed_sim_ref_clk_source_0_generation.rpt
2025.06.02.16:07:26 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:26 Info: Starting: Create simulation model
2025.06.02.16:07:26 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_ref_clk_source_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_ref_clk_source_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:26 Info: ed_sim_ref_clk_source_0.altera_avalon_clock_source_inst: Elaborate: altera_clock_source
2025.06.02.16:07:26 Info: ed_sim_ref_clk_source_0.altera_avalon_clock_source_inst:            $Revision: #1 $
2025.06.02.16:07:26 Info: ed_sim_ref_clk_source_0.altera_avalon_clock_source_inst:            $Date: 2024/10/24 $
2025.06.02.16:07:26 Info: ed_sim_ref_clk_source_0: "Transforming system: ed_sim_ref_clk_source_0"
2025.06.02.16:07:26 Info: ed_sim_ref_clk_source_0: "Naming system components in system: ed_sim_ref_clk_source_0"
2025.06.02.16:07:26 Info: ed_sim_ref_clk_source_0: "Processing generation queue"
2025.06.02.16:07:26 Info: ed_sim_ref_clk_source_0: "Generating: ed_sim_ref_clk_source_0"
2025.06.02.16:07:26 Info: ed_sim_ref_clk_source_0: "Generating: altera_avalon_clock_source"
2025.06.02.16:07:26 Info: ed_sim_ref_clk_source_0: Done "ed_sim_ref_clk_source_0" with 2 modules, 3 files
2025.06.02.16:07:26 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:26 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source_0/sim/ directory:
2025.06.02.16:07:26 Info: common/modelsim_files.tcl
2025.06.02.16:07:26 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source_0/sim/ directory:
2025.06.02.16:07:26 Info: common/riviera_files.tcl
2025.06.02.16:07:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source_0/sim/.
2025.06.02.16:07:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:26 Info: Finished: Create simulation model
2025.06.02.16:07:26 Info: Starting: Create simulation script
2025.06.02.16:07:26 Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_ref_clk_source_0.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source_0/sim/ --use-relative-paths=true
2025.06.02.16:07:26 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:26 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source_0/sim/ directory:
2025.06.02.16:07:26 Info: mentor/msim_setup.tcl
2025.06.02.16:07:26 Info: mentor/run_msim_setup.tcl
2025.06.02.16:07:26 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source_0/sim/ directory:
2025.06.02.16:07:26 Info: aldec/rivierapro_setup.tcl
2025.06.02.16:07:26 Info: aldec/run_rivierapro_setup.tcl
2025.06.02.16:07:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source_0/sim/.
2025.06.02.16:07:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:26 Info: Finished: Create simulation script
2025.06.02.16:07:26 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source_0.ip (ed_sim_ref_clk_source_0) took 2153 ms
2025.06.02.16:07:26 Info: 
2025.06.02.16:07:26 Info: Generating on localhost:51925
2025.06.02.16:07:26 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:26 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_axil_driver_0/ed_sim_axil_driver_0_generation.rpt
2025.06.02.16:07:26 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:26 Info: Starting: Create simulation model
2025.06.02.16:07:26 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_axil_driver_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_axil_driver_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:26 Info: ed_sim_axil_driver_0: "Transforming system: ed_sim_axil_driver_0"
2025.06.02.16:07:26 Info: ed_sim_axil_driver_0: "Naming system components in system: ed_sim_axil_driver_0"
2025.06.02.16:07:26 Info: ed_sim_axil_driver_0: "Processing generation queue"
2025.06.02.16:07:26 Info: ed_sim_axil_driver_0: "Generating: ed_sim_axil_driver_0"
2025.06.02.16:07:26 Info: ed_sim_axil_driver_0: "Generating: ed_sim_axil_driver_0_emif_ph2_axil_driver_100_qakapty"
2025.06.02.16:07:26 Info: ed_sim_axil_driver_0: Done "ed_sim_axil_driver_0" with 2 modules, 3 files
2025.06.02.16:07:26 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:26 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_axil_driver_0/sim/ directory:
2025.06.02.16:07:26 Info: common/modelsim_files.tcl
2025.06.02.16:07:26 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_axil_driver_0/sim/ directory:
2025.06.02.16:07:26 Info: common/riviera_files.tcl
2025.06.02.16:07:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_axil_driver_0/sim/.
2025.06.02.16:07:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:26 Info: Finished: Create simulation model
2025.06.02.16:07:26 Info: Starting: Create simulation script
2025.06.02.16:07:26 Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_axil_driver_0.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_axil_driver_0/sim/ --use-relative-paths=true
2025.06.02.16:07:26 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:26 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_axil_driver_0/sim/ directory:
2025.06.02.16:07:26 Info: mentor/msim_setup.tcl
2025.06.02.16:07:26 Info: mentor/run_msim_setup.tcl
2025.06.02.16:07:26 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_axil_driver_0/sim/ directory:
2025.06.02.16:07:26 Info: aldec/rivierapro_setup.tcl
2025.06.02.16:07:26 Info: aldec/run_rivierapro_setup.tcl
2025.06.02.16:07:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_axil_driver_0/sim/.
2025.06.02.16:07:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:26 Info: Finished: Create simulation script
2025.06.02.16:07:26 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_axil_driver_0.ip (ed_sim_axil_driver_0) took 2021 ms
2025.06.02.16:07:27 Info: 
2025.06.02.16:07:27 Info: Generating on localhost:51923
2025.06.02.16:07:27 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:27 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_mem/ed_sim_mem_generation.rpt
2025.06.02.16:07:27 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:27 Info: Starting: Create simulation model
2025.06.02.16:07:27 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_mem.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_mem --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:27 Info: ed_sim_mem: "Transforming system: ed_sim_mem"
2025.06.02.16:07:27 Info: ed_sim_mem: "Naming system components in system: ed_sim_mem"
2025.06.02.16:07:27 Info: ed_sim_mem: "Processing generation queue"
2025.06.02.16:07:27 Info: ed_sim_mem: "Generating: ed_sim_mem"
2025.06.02.16:07:27 Info: ed_sim_mem: "Generating: altera_emif_lpddr4_model_top"
2025.06.02.16:07:27 Info: ed_sim_mem: Done "ed_sim_mem" with 2 modules, 5 files
2025.06.02.16:07:27 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:27 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2025.06.02.16:07:27 Info: common/modelsim_files.tcl
2025.06.02.16:07:27 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2025.06.02.16:07:27 Info: common/riviera_files.tcl
2025.06.02.16:07:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/.
2025.06.02.16:07:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:27 Info: Finished: Create simulation model
2025.06.02.16:07:27 Info: Starting: Create simulation script
2025.06.02.16:07:27 Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_mem.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ --use-relative-paths=true
2025.06.02.16:07:27 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:27 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2025.06.02.16:07:27 Info: mentor/msim_setup.tcl
2025.06.02.16:07:27 Info: mentor/run_msim_setup.tcl
2025.06.02.16:07:27 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2025.06.02.16:07:27 Info: aldec/rivierapro_setup.tcl
2025.06.02.16:07:27 Info: aldec/run_rivierapro_setup.tcl
2025.06.02.16:07:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/.
2025.06.02.16:07:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:27 Info: Finished: Create simulation script
2025.06.02.16:07:27 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_mem.ip (ed_sim_mem) took 1986 ms
2025.06.02.16:07:27 Info: 
2025.06.02.16:07:27 Info: Generating on localhost:51922
2025.06.02.16:07:27 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:27 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_rrip/ed_sim_rrip_generation.rpt
2025.06.02.16:07:27 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:27 Info: Starting: Create simulation model
2025.06.02.16:07:27 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_rrip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_rrip --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:27 Info: ed_sim_rrip.altera_s10_user_rst_clkgate_inst: Please use the new Intel FPGA IP named intel_user_rst_clkgate
2025.06.02.16:07:27 Info: ed_sim_rrip: "Transforming system: ed_sim_rrip"
2025.06.02.16:07:27 Info: ed_sim_rrip: "Naming system components in system: ed_sim_rrip"
2025.06.02.16:07:27 Info: ed_sim_rrip: "Processing generation queue"
2025.06.02.16:07:27 Info: ed_sim_rrip: "Generating: ed_sim_rrip"
2025.06.02.16:07:27 Info: ed_sim_rrip: "Generating: altera_s10_user_rst_clkgate"
2025.06.02.16:07:27 Info: ed_sim_rrip: Done "ed_sim_rrip" with 2 modules, 2 files
2025.06.02.16:07:27 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:27 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_rrip/sim/ directory:
2025.06.02.16:07:27 Info: common/modelsim_files.tcl
2025.06.02.16:07:27 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_rrip/sim/ directory:
2025.06.02.16:07:27 Info: common/riviera_files.tcl
2025.06.02.16:07:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_rrip/sim/.
2025.06.02.16:07:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:27 Info: Finished: Create simulation model
2025.06.02.16:07:27 Info: Starting: Create simulation script
2025.06.02.16:07:27 Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_rrip.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_rrip/sim/ --use-relative-paths=true
2025.06.02.16:07:27 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:27 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_rrip/sim/ directory:
2025.06.02.16:07:27 Info: mentor/msim_setup.tcl
2025.06.02.16:07:27 Info: mentor/run_msim_setup.tcl
2025.06.02.16:07:27 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_rrip/sim/ directory:
2025.06.02.16:07:27 Info: aldec/rivierapro_setup.tcl
2025.06.02.16:07:27 Info: aldec/run_rivierapro_setup.tcl
2025.06.02.16:07:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_rrip/sim/.
2025.06.02.16:07:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:27 Info: Finished: Create simulation script
2025.06.02.16:07:27 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_rrip.ip (ed_sim_rrip) took 1384 ms
2025.06.02.16:07:27 Info: 
2025.06.02.16:07:27 Info: Generating on localhost:51924
2025.06.02.16:07:27 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:27 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_user_pll/ed_sim_user_pll_generation.rpt
2025.06.02.16:07:27 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:27 Info: Starting: Create simulation model
2025.06.02.16:07:27 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_user_pll.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_user_pll --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:27 Info: ed_sim_user_pll.altera_iopll_inst: Able to implement PLL with user settings
2025.06.02.16:07:27 Info: ed_sim_user_pll: "Transforming system: ed_sim_user_pll"
2025.06.02.16:07:27 Info: ed_sim_user_pll: "Naming system components in system: ed_sim_user_pll"
2025.06.02.16:07:27 Info: ed_sim_user_pll: "Processing generation queue"
2025.06.02.16:07:27 Info: ed_sim_user_pll: "Generating: ed_sim_user_pll"
2025.06.02.16:07:27 Info: ed_sim_user_pll: "Generating: ed_sim_user_pll_altera_iopll_2000_y2t5sty"
2025.06.02.16:07:27 Info: ed_sim_user_pll: Done "ed_sim_user_pll" with 2 modules, 2 files
2025.06.02.16:07:27 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:27 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_user_pll/sim/ directory:
2025.06.02.16:07:27 Info: common/modelsim_files.tcl
2025.06.02.16:07:27 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_user_pll/sim/ directory:
2025.06.02.16:07:27 Info: common/riviera_files.tcl
2025.06.02.16:07:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_user_pll/sim/.
2025.06.02.16:07:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:27 Info: Finished: Create simulation model
2025.06.02.16:07:27 Info: Starting: Create simulation script
2025.06.02.16:07:27 Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_user_pll.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_user_pll/sim/ --use-relative-paths=true
2025.06.02.16:07:27 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:27 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_user_pll/sim/ directory:
2025.06.02.16:07:27 Info: mentor/msim_setup.tcl
2025.06.02.16:07:27 Info: mentor/run_msim_setup.tcl
2025.06.02.16:07:27 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_user_pll/sim/ directory:
2025.06.02.16:07:27 Info: aldec/rivierapro_setup.tcl
2025.06.02.16:07:27 Info: aldec/run_rivierapro_setup.tcl
2025.06.02.16:07:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_user_pll/sim/.
2025.06.02.16:07:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:27 Info: Finished: Create simulation script
2025.06.02.16:07:27 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_user_pll.ip (ed_sim_user_pll) took 2335 ms
2025.06.02.16:07:28 Info: 
2025.06.02.16:07:28 Info: Generating on localhost:51926
2025.06.02.16:07:28 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:28 Info: ed_sim: All Generic Component instances match their respective ip files.
2025.06.02.16:07:28 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/ed_sim_generation.rpt
2025.06.02.16:07:28 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:28 Info: Starting: Create simulation model
2025.06.02.16:07:28 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ed_sim.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ed_sim --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:28 Info: Loading sim/ed_sim.qsys
2025.06.02.16:07:28 Info: Reading input file
2025.06.02.16:07:28 Info: Parameterizing module async_clk_source
2025.06.02.16:07:28 Info: Parameterizing module axil_driver_0
2025.06.02.16:07:28 Info: Parameterizing module emif_io96b_lpddr4_0
2025.06.02.16:07:28 Info: Parameterizing module mem
2025.06.02.16:07:28 Info: Parameterizing module ref_clk_source_0
2025.06.02.16:07:28 Info: Parameterizing module reset_handler
2025.06.02.16:07:28 Info: Parameterizing module rrip
2025.06.02.16:07:28 Info: Parameterizing module traffic_generator
2025.06.02.16:07:28 Info: Parameterizing module user_pll
2025.06.02.16:07:28 Info: Building connections
2025.06.02.16:07:28 Info: Parameterizing connections
2025.06.02.16:07:28 Info: Validating
2025.06.02.16:07:28 Info: Done reading input file
2025.06.02.16:07:28 Warning: ed_sim.traffic_generator: Warnings found in IP parameterization.
2025.06.02.16:07:28 Info: ed_sim: "Transforming system: ed_sim"
2025.06.02.16:07:28 Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has awcache signal 4 bit wide, but the slave is 0 bit wide.
2025.06.02.16:07:28 Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has awuser signal 1 bit wide, but the slave is 14 bit wide.
2025.06.02.16:07:28 Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has arcache signal 4 bit wide, but the slave is 0 bit wide.
2025.06.02.16:07:28 Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has aruser signal 1 bit wide, but the slave is 14 bit wide.
2025.06.02.16:07:28 Info: ed_sim: "Naming system components in system: ed_sim"
2025.06.02.16:07:28 Info: ed_sim: "Processing generation queue"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_async_clk_source"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_axil_driver_0"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_emif_io96b_lpddr4_0"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_mem"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_ref_clk_source_0"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_reset_handler"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_rrip"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_traffic_generator"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_user_pll"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_altera_mm_interconnect_1920_h43vqey"
2025.06.02.16:07:28 Info: ed_sim: "Generating: altera_reset_controller"
2025.06.02.16:07:28 Info: ed_sim: "Generating: ed_sim_altera_merlin_axi_translator_1972_npbsrda"
2025.06.02.16:07:28 Info: ed_sim: Done "ed_sim" with 13 modules, 6 files
2025.06.02.16:07:28 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:28 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/ directory:
2025.06.02.16:07:28 Info: common/modelsim_files.tcl
2025.06.02.16:07:28 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/ directory:
2025.06.02.16:07:28 Info: common/riviera_files.tcl
2025.06.02.16:07:28 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/.
2025.06.02.16:07:28 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:28 Info: Finished: Create simulation model
2025.06.02.16:07:28 Info: Starting: Create simulation script
2025.06.02.16:07:28 Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ed_sim.qsys --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/ --use-relative-paths=true
2025.06.02.16:07:28 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:28 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/ directory:
2025.06.02.16:07:28 Info: mentor/msim_setup.tcl
2025.06.02.16:07:28 Info: mentor/run_msim_setup.tcl
2025.06.02.16:07:28 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/ directory:
2025.06.02.16:07:28 Info: aldec/rivierapro_setup.tcl
2025.06.02.16:07:28 Info: aldec/run_rivierapro_setup.tcl
2025.06.02.16:07:28 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/.
2025.06.02.16:07:28 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:28 Info: Finished: Create simulation script
2025.06.02.16:07:28 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim.qsys (ed_sim) took 4043 ms
2025.06.02.16:07:28 Info: 
2025.06.02.16:07:28 Info: Generating on localhost:51925
2025.06.02.16:07:28 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:28 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_reset_handler/ed_sim_reset_handler_generation.rpt
2025.06.02.16:07:28 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:28 Info: Starting: Create simulation model
2025.06.02.16:07:28 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_reset_handler.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_reset_handler --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:28 Info: ed_sim_reset_handler: "Transforming system: ed_sim_reset_handler"
2025.06.02.16:07:28 Info: ed_sim_reset_handler: "Naming system components in system: ed_sim_reset_handler"
2025.06.02.16:07:28 Info: ed_sim_reset_handler: "Processing generation queue"
2025.06.02.16:07:28 Info: ed_sim_reset_handler: "Generating: ed_sim_reset_handler"
2025.06.02.16:07:28 Info: ed_sim_reset_handler: "Generating: ed_sim_reset_handler_mem_reset_handler_100_tz6himy"
2025.06.02.16:07:28 Info: ed_sim_reset_handler: Done "ed_sim_reset_handler" with 2 modules, 3 files
2025.06.02.16:07:28 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:28 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_reset_handler/sim/ directory:
2025.06.02.16:07:28 Info: common/modelsim_files.tcl
2025.06.02.16:07:28 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_reset_handler/sim/ directory:
2025.06.02.16:07:28 Info: common/riviera_files.tcl
2025.06.02.16:07:28 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_reset_handler/sim/.
2025.06.02.16:07:28 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:28 Info: Finished: Create simulation model
2025.06.02.16:07:28 Info: Starting: Create simulation script
2025.06.02.16:07:28 Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_reset_handler.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_reset_handler/sim/ --use-relative-paths=true
2025.06.02.16:07:28 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:28 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_reset_handler/sim/ directory:
2025.06.02.16:07:28 Info: mentor/msim_setup.tcl
2025.06.02.16:07:28 Info: mentor/run_msim_setup.tcl
2025.06.02.16:07:28 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_reset_handler/sim/ directory:
2025.06.02.16:07:28 Info: aldec/rivierapro_setup.tcl
2025.06.02.16:07:28 Info: aldec/run_rivierapro_setup.tcl
2025.06.02.16:07:28 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_reset_handler/sim/.
2025.06.02.16:07:28 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:28 Info: Finished: Create simulation script
2025.06.02.16:07:28 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_reset_handler.ip (ed_sim_reset_handler) took 1162 ms
2025.06.02.16:07:36 Info: 
2025.06.02.16:07:36 Info: Generating on localhost:51921
2025.06.02.16:07:36 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:36 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/ed_sim_traffic_generator_generation.rpt
2025.06.02.16:07:36 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:36 Info: Starting: Create simulation model
2025.06.02.16:07:36 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_traffic_generator.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_traffic_generator --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:36 Warning: ed_sim_traffic_generator.hydra_inst: Test Engine IP is provided as a beta version and is subject to change in future releases
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Transforming system: ed_sim_traffic_generator"
2025.06.02.16:07:36 Warning: hydra_inst: Test Engine IP is provided as a beta version and is subject to change in future releases
2025.06.02.16:07:36 Info: Interconnect is inserted between master global_csr_axi_bridge.m0 and slave global_csr.apb3 because the master is of type axi4lite and the slave is of type apb.
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Naming system components in system: ed_sim_traffic_generator"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Processing generation queue"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_hydra_200_gcz73hi"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: hydra_software_dummy_top"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: hydra_rtl_library_dummy_top"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_jtag_avalon_master_191_unfwqdy"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_hydra_global_csr_100_7ggcjai"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_axi_bridge_1992_kxv226q"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: hydra_mem_axi4_driver_top"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_mm_interconnect_1920_rqcbspq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_mm_interconnect_1920_vtrezla"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: altera_reset_controller"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: altera_avalon_st_jtag_interface"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_timing_adapter_1950_obb3kfy"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: altera_avalon_st_bytes_to_packets"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: altera_avalon_st_packets_to_bytes"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: altera_avalon_packets_to_master"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_channel_adapter_1922_rd56ufy"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_channel_adapter_1922_5vp3d5a"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_apb_translator_1920_6aahr2a"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_master_ni_19100_y3ctica"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_apb_slave_agent_1940_4j3b5gq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_router_1921_iegcfmq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_router_1921_ah5veci"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_bcyqn7i"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_multiplexer_1922_faztmpq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_multiplexer_1922_wwowo6i"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_master_translator_192_54w642y"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_master_agent_1930_l64uqry"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_19112_ykxseta"
2025.06.02.16:07:36 Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
2025.06.02.16:07:36 Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
2025.06.02.16:07:36 Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
2025.06.02.16:07:36 Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
2025.06.02.16:07:36 Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_19112_5emdibi"
2025.06.02.16:07:36 Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
2025.06.02.16:07:36 Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
2025.06.02.16:07:36 Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
2025.06.02.16:07:36 Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
2025.06.02.16:07:36 Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_router_1921_lras3ty"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_router_1921_cq4uqsy"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_traffic_limiter_1921_6hyjguq"
2025.06.02.16:07:36 Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_multiplexer_1922_avyhzyy"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_qq5eekq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_multiplexer_1922_wrdg73y"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_qo57tlq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_r3vseti"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_34k67jq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_htxwsja"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_3oiloga"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_r3vseti"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_34k67jq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_htxwsja"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_ihngjoq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_avalon_st_pipeline_stage_1930_oiupeiq"
2025.06.02.16:07:36 Info: ed_sim_traffic_generator: Done "ed_sim_traffic_generator" with 49 modules, 159 files
2025.06.02.16:07:36 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:36 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/ directory:
2025.06.02.16:07:36 Info: common/modelsim_files.tcl
2025.06.02.16:07:36 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/ directory:
2025.06.02.16:07:36 Info: common/riviera_files.tcl
2025.06.02.16:07:36 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/.
2025.06.02.16:07:36 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:36 Info: Finished: Create simulation model
2025.06.02.16:07:36 Info: Starting: Create simulation script
2025.06.02.16:07:36 Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_traffic_generator.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/ --use-relative-paths=true
2025.06.02.16:07:36 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:36 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/ directory:
2025.06.02.16:07:36 Info: mentor/msim_setup.tcl
2025.06.02.16:07:36 Info: mentor/run_msim_setup.tcl
2025.06.02.16:07:36 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/ directory:
2025.06.02.16:07:36 Info: aldec/rivierapro_setup.tcl
2025.06.02.16:07:36 Info: aldec/run_rivierapro_setup.tcl
2025.06.02.16:07:36 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/.
2025.06.02.16:07:36 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:36 Info: Finished: Create simulation script
2025.06.02.16:07:36 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator.ip (ed_sim_traffic_generator) took 4383 ms
2025.06.02.16:07:36 Info: 
2025.06.02.16:07:36 Info: Generating on localhost:51923
2025.06.02.16:07:36 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2025.06.02.16:07:36 Info: Saving generation log to C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/ed_sim_emif_io96b_lpddr4_0_generation.rpt
2025.06.02.16:07:36 Info: Generated by version: 24.3.1 build 102
2025.06.02.16:07:36 Info: Starting: Create simulation model
2025.06.02.16:07:36 Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_emif_io96b_lpddr4_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_emif_io96b_lpddr4_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: The infinite traffic pattern can be stopped by resetting the Traffic Generator.
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: To reset the EMIF after the infinite traffic pattern has been stopped, the board must be power-cycled.
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: For the infinite Traffic Generator program, run-on-reset is automatically disabled. Traffic will not be run until the explicit run command is given.
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: Configuring this IP for device A5ED065BB32AE6SR0 (Agilex 5). This device has speedgrade 6.
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Transforming system: ed_sim_emif_io96b_lpddr4_0"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Naming system components in system: ed_sim_emif_io96b_lpddr4_0"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Processing generation queue"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq"
2025.06.02.16:07:36 Info: cal_0: "Generating: cal_0"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q"
2025.06.02.16:07:36 Info: jamb: "Generating: jamb"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_jtag_interface"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_bytes_to_packets"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_packets_to_bytes"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: altera_avalon_packets_to_master"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: "Generating: altera_reset_controller"
2025.06.02.16:07:36 Info: ed_sim_emif_io96b_lpddr4_0: Done "ed_sim_emif_io96b_lpddr4_0" with 15 modules, 158 files
2025.06.02.16:07:36 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:36 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ directory:
2025.06.02.16:07:36 Info: common/modelsim_files.tcl
2025.06.02.16:07:36 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ directory:
2025.06.02.16:07:36 Info: common/riviera_files.tcl
2025.06.02.16:07:36 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/.
2025.06.02.16:07:36 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:36 Info: Finished: Create simulation model
2025.06.02.16:07:36 Info: Starting: Create simulation script
2025.06.02.16:07:36 Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_emif_io96b_lpddr4_0.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ --use-relative-paths=true
2025.06.02.16:07:36 Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
2025.06.02.16:07:36 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ directory:
2025.06.02.16:07:36 Info: mentor/msim_setup.tcl
2025.06.02.16:07:36 Info: mentor/run_msim_setup.tcl
2025.06.02.16:07:36 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ directory:
2025.06.02.16:07:36 Info: aldec/rivierapro_setup.tcl
2025.06.02.16:07:36 Info: aldec/run_rivierapro_setup.tcl
2025.06.02.16:07:36 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/.
2025.06.02.16:07:36 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2025.06.02.16:07:36 Info: Finished: Create simulation script
2025.06.02.16:07:36 Info: Generation of C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0.ip (ed_sim_emif_io96b_lpddr4_0) took 3316 ms
2025.06.02.16:07:37 Info: Finished: Platform Designer system generation
