/*
 * Copyright (C) 2015-2017 Voipac.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	chosen {
		stdout-path = &uart1;
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds>;

		module-led {
			gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
			retain-state-suspended;
		};
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_h0_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 31 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&clks {
	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>;
	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 12 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";
};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 26 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";

	flash: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "st,m25p32";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 25 GPIO_ACTIVE_LOW>;
	fsl,magic-packet;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "disabled";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "disabled";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "disabled";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-rex {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_A17__GPIO2_IO21		0x80000000 /* Board variant 0 */
				MX6QDL_PAD_EIM_A16__GPIO2_IO22		0x80000000 /* Board variant 1 */
//				MX6QDL_PAD_EIM_A25__GPIO5_IO02		0x00000831 /* RSTOUT */
				MX6QDL_PAD_EIM_D22__GPIO3_IO22	 	0x80000000 /* USB0 Pwr */
				MX6QDL_PAD_EIM_D31__GPIO3_IO31		0x80000000 /* USB1 Pwr */
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x000130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x000130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x000110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x000130b0
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000130b0 /* AUD3 Clk */
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO	0x000100b1
				MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI	0x000100b1
				MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK	0x000100b1
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12	0x80000000 /* CS0 */
			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	0x000100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	0x000100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	0x000100b1
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	0x80000000 /* CS0 */
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x0001b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x0001b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x0001b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x0001b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x0001b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x0001b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x0001b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x0001b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x0001b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x0001b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x0001b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x0001b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x0001b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x0001b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x0001b0b0
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x80000000 /* PHY Int */
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	0x80000000 /* PHY Int */
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	0x00000831 /* PHY Reset */
			>;
		};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE	0x0001f8b0
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__I2C3_SCL		0x4001b8b1
				MX6QDL_PAD_EIM_D18__I2C3_SDA		0x4001b8b1
			>;
		};

		pinctrl_leds: ledsgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_2__GPIO1_IO02 		0x80000000 /* Module */
			>;
		};

		pinctrl_lvds: lvdsgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15	0x80000000 /* LVDS CABC */
//				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21		0x80000000 /* LVDS Pwm */
			>;
		};

		pinctrl_pca9535: pca9535 {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x00017059 /* INT */
			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x00017059 /* Wake */
				MX6QDL_PAD_EIM_A25__GPIO5_IO02		0x00000831 /* Reset */
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__PWM1_OUT		0x0001b0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x0001b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x0001b0b1
				MX6QDL_PAD_EIM_D20__UART1_RTS_B		0x0001b0b1
				MX6QDL_PAD_EIM_D19__UART1_CTS_B		0x0001b0b1
				MX6QDL_PAD_EIM_D25__UART1_DSR_B		0x0001b0b1
				MX6QDL_PAD_EIM_D24__UART1_DTR_B		0x0001b0b1
				MX6QDL_PAD_EIM_D23__UART1_DCD_B		0x0001b0b1
				MX6QDL_PAD_EIM_EB3__UART1_RI_B		0x0001b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	0x0001b0b1
				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	0x0001b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B	0x0001b0b1
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B	0x0001b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x0001b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x0001b0b1
				MX6QDL_PAD_EIM_EB3__UART3_RTS_B		0x0001b0b1
				MX6QDL_PAD_EIM_D23__UART3_CTS_B		0x0001b0b1
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x00017059
				MX6QDL_PAD_EIM_D21__USB_OTG_OC		0x00017059
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x00017059
				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x00010059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x00017059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x00017059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x00017059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x00017059
				MX6QDL_PAD_NANDF_D4__SD2_DATA4		0x00017059
				MX6QDL_PAD_NANDF_D5__SD2_DATA5		0x00017059
				MX6QDL_PAD_NANDF_D6__SD2_DATA6		0x00017059
				MX6QDL_PAD_NANDF_D7__SD2_DATA7		0x00017059
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02		0x80000000 /* CD */
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03		0x80000000 /* WP */
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x00017059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x00010059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x00017059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x00017059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x00017059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x00017059
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00		0x80000000 /* CD */
			>;
		};

		pinctrl_tsc2007: tsc2007grp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x00000831 /* INT */
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT8__WDOG1_B		0x80000000
			>;
		};
	};
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&gpc {
	fsl,ldo-bypass = <0>;
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: edt570 {
				clock-frequency = <25175000>;
				hactive = <640>;
				vactive = <480>;
				hback-porch = <114>;
				hfront-porch = <16>;
				vback-porch = <32>;
				vfront-porch = <10>;
				hsync-len = <30>;
				vsync-len = <3>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <1>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		display-timings {
			native-mode = <&timing1>;
			timing1: edt570 {
				clock-frequency = <25175000>;
				hactive = <640>;
				vactive = <480>;
				hback-porch = <114>;
				hfront-porch = <16>;
				vback-porch = <32>;
				vfront-porch = <10>;
				hsync-len = <30>;
				vsync-len = <3>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <1>;
			};
		};
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
	status = "disabled";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "disabled";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "disabled";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "disabled";
};

&usbotg {
	vbus-supply = <&reg_usb_h0_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <4>;
	cd-gpios = <&gpio2 2 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "disabled";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <4>;
	cd-gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "disabled";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	status = "okay";
};

&wdog2 {
	status = "disabled";
};
