; generated by Component: ARM Compiler 5.06 update 3 (build 300) Tool: ArmCC [4d35f0]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o.\objects\arm_biquad_cascade_df1_init_f32.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\arm_biquad_cascade_df1_init_f32.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=9931 -I..\..\SRC\CMSIS_DSP_4_5\inc -IC:\Users\emh203\Documents\GitHub\ESC-M4\CM4_TEST\COMMON\LIB\KEIL\RTE -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\Device\ARM\ARMCM4\Include -IC:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=521 -DARMCM4_FP -D__FPU_PRESENT=1 -DARM_MATH_CM4 --omf_browse=.\objects\arm_biquad_cascade_df1_init_f32.crf ..\..\SRC\CMSIS_DSP_4_5\src\FilteringFunctions\arm_biquad_cascade_df1_init_f32.c]
                          THUMB

                          AREA ||i.arm_biquad_cascade_df1_init_f32||, CODE, READONLY, ALIGN=1

                  arm_biquad_cascade_df1_init_f32 PROC
;;;87     
;;;88     void arm_biquad_cascade_df1_init_f32(
000000  b570              PUSH     {r4-r6,lr}
;;;89       arm_biquad_casd_df1_inst_f32 * S,
;;;90       uint8_t numStages,
;;;91       float32_t * pCoeffs,
;;;92       float32_t * pState)
;;;93     {
000002  4604              MOV      r4,r0
000004  461d              MOV      r5,r3
;;;94       /* Assign filter stages */
;;;95       S->numStages = numStages;
000006  6021              STR      r1,[r4,#0]
;;;96     
;;;97       /* Assign coefficient pointer */
;;;98       S->pCoeffs = pCoeffs;
000008  60a2              STR      r2,[r4,#8]
;;;99     
;;;100      /* Clear state buffer and size is always 4 * numStages */
;;;101      memset(pState, 0, (4u * (uint32_t) numStages) * sizeof(float32_t));
00000a  0109              LSLS     r1,r1,#4
00000c  4628              MOV      r0,r5
00000e  f7fffffe          BL       __aeabi_memclr4
;;;102    
;;;103      /* Assign state pointer */
;;;104      S->pState = pState;
000012  6065              STR      r5,[r4,#4]
;;;105    }
000014  bd70              POP      {r4-r6,pc}
;;;106    
                          ENDP


;*** Start embedded assembler ***

#line 1 "..\\..\\SRC\\CMSIS_DSP_4_5\\src\\FilteringFunctions\\arm_biquad_cascade_df1_init_f32.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___33_arm_biquad_cascade_df1_init_f32_c_02fa0436____REV16|
#line 129 "..\\..\\SRC\\CMSIS_DSP_4_5\\inc\\core_cmInstr.h"
|__asm___33_arm_biquad_cascade_df1_init_f32_c_02fa0436____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___33_arm_biquad_cascade_df1_init_f32_c_02fa0436____REVSH|
#line 144
|__asm___33_arm_biquad_cascade_df1_init_f32_c_02fa0436____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___33_arm_biquad_cascade_df1_init_f32_c_02fa0436____RRX|
#line 300
|__asm___33_arm_biquad_cascade_df1_init_f32_c_02fa0436____RRX| PROC
#line 301

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
