

================================================================
== Vitis HLS Report for 'kernel_gemver'
================================================================
* Date:           Thu Dec 12 17:03:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gemver
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2418465|  2418465|  9.674 ms|  9.674 ms|  2418466|  2418466|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                        |                                            |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                        Instance                        |                   Module                   |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +--------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_merlin_memcpy_0_1_fu_1408                           |merlin_memcpy_0_1                           |   160075|   160075|   0.640 ms|   0.640 ms|  160075|  160075|       no|
        |grp_kernel_gemver_Pipeline_L2_fu_1440                   |kernel_gemver_Pipeline_L2                   |       28|       28|   0.112 us|   0.112 us|      28|      28|       no|
        |grp_merlin_memcpy_1_1_fu_1463                           |merlin_memcpy_1_1                           |      475|      475|   1.900 us|   1.900 us|     475|     475|       no|
        |grp_kernel_gemver_Pipeline_L23_fu_1495                  |kernel_gemver_Pipeline_L23                  |       28|       28|   0.112 us|   0.112 us|      28|      28|       no|
        |grp_merlin_memcpy_2_1_fu_1518                           |merlin_memcpy_2_1                           |      475|      475|   1.900 us|   1.900 us|     475|     475|       no|
        |grp_kernel_gemver_Pipeline_L24_fu_1550                  |kernel_gemver_Pipeline_L24                  |       28|       28|   0.112 us|   0.112 us|      28|      28|       no|
        |grp_kernel_gemver_Pipeline_merlinL20_merlinL19_fu_1573  |kernel_gemver_Pipeline_merlinL20_merlinL19  |     6421|     6421|  25.684 us|  25.684 us|    6421|    6421|       no|
        |grp_merlin_memcpy_3_1_fu_1684                           |merlin_memcpy_3_1                           |       99|       99|   0.396 us|   0.396 us|      99|      99|       no|
        |grp_kernel_gemver_Pipeline_merlinL16_merlinL15_fu_1693  |kernel_gemver_Pipeline_merlinL16_merlinL15  |    60013|    60013|   0.240 ms|   0.240 ms|   60013|   60013|       no|
        |grp_merlin_memcpy_4_1_fu_1741                           |merlin_memcpy_4_1                           |       96|       96|   0.384 us|   0.384 us|      96|      96|       no|
        |grp_merlin_memcpy_5_1_fu_1750                           |merlin_memcpy_5_1                           |      475|      475|   1.900 us|   1.900 us|     475|     475|       no|
        |grp_merlin_memcpy_6_1_fu_1782                           |merlin_memcpy_6_1                           |      475|      475|   1.900 us|   1.900 us|     475|     475|       no|
        |grp_kernel_gemver_Pipeline_merlinL14_fu_1814            |kernel_gemver_Pipeline_merlinL14            |       26|       26|   0.104 us|   0.104 us|      26|      26|       no|
        |grp_merlin_memcpy_7_1_fu_1868                           |merlin_memcpy_7_1                           |      473|      473|   1.892 us|   1.892 us|     473|     473|       no|
        |grp_kernel_gemver_Pipeline_L25_fu_1900                  |kernel_gemver_Pipeline_L25                  |       28|       28|   0.112 us|   0.112 us|      28|      28|       no|
        |grp_merlin_memcpy_8_1_fu_1923                           |merlin_memcpy_8_1                           |      475|      475|   1.900 us|   1.900 us|     475|     475|       no|
        |grp_kernel_gemver_Pipeline_merlinL11_fu_1955            |kernel_gemver_Pipeline_merlinL11            |     2811|     2811|  11.244 us|  11.244 us|    2811|    2811|       no|
        |grp_kernel_gemver_Pipeline_L3_fu_2013                   |kernel_gemver_Pipeline_L3                   |       28|       28|   0.112 us|   0.112 us|      28|      28|       no|
        |grp_merlin_memcpy_9_1_fu_2036                           |merlin_memcpy_9_1                           |   160073|   160073|   0.640 ms|   0.640 ms|  160073|  160073|       no|
        +--------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL17  |   963424|   963424|     60214|          -|          -|    16|        no|
        |- merlinL12  |  1126800|  1126800|      2817|          -|          -|   400|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       69|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      270|   250|    83490|    55836|    0|
|Memory               |      400|     -|     6080|     6270|    0|
|Multiplexer          |        -|     -|        -|    14149|    -|
|Register             |        -|     -|     1098|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      670|   250|    90668|    76324|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       46|    10|       11|       19|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       15|     3|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+--------------------------------------------+---------+-----+-------+-------+-----+
    |                        Instance                        |                   Module                   | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------+--------------------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                                         |control_s_axi                               |        0|    0|    742|   1320|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U927                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U928                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U929                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U930                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U931                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U932                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U933                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U934                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U935                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U936                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U937                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U938                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U939                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U940                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U941                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U942                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U943                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U944                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U945                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U946                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U947                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U948                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U949                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U950                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U951                     |fadd_32ns_32ns_32_7_full_dsp_1              |        0|    2|    318|    198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U952                      |fmul_32ns_32ns_32_4_max_dsp_1               |        0|    3|    143|     78|    0|
    |grp_kernel_gemver_Pipeline_L2_fu_1440                   |kernel_gemver_Pipeline_L2                   |        0|    0|    532|     73|    0|
    |grp_kernel_gemver_Pipeline_L23_fu_1495                  |kernel_gemver_Pipeline_L23                  |        0|    0|    532|     73|    0|
    |grp_kernel_gemver_Pipeline_L24_fu_1550                  |kernel_gemver_Pipeline_L24                  |        0|    0|    532|     73|    0|
    |grp_kernel_gemver_Pipeline_L25_fu_1900                  |kernel_gemver_Pipeline_L25                  |        0|    0|    532|     73|    0|
    |grp_kernel_gemver_Pipeline_L3_fu_2013                   |kernel_gemver_Pipeline_L3                   |        0|    0|    522|     73|    0|
    |grp_kernel_gemver_Pipeline_merlinL11_fu_1955            |kernel_gemver_Pipeline_merlinL11            |        0|    0|   2456|   1483|    0|
    |grp_kernel_gemver_Pipeline_merlinL14_fu_1814            |kernel_gemver_Pipeline_merlinL14            |        0|    0|   4124|    863|    0|
    |grp_kernel_gemver_Pipeline_merlinL16_merlinL15_fu_1693  |kernel_gemver_Pipeline_merlinL16_merlinL15  |        0|    0|    411|    548|    0|
    |grp_kernel_gemver_Pipeline_merlinL20_merlinL19_fu_1573  |kernel_gemver_Pipeline_merlinL20_merlinL19  |        0|  197|  22962|  10051|    0|
    |merlin_gmem_kernel_gemver_32_0_m_axi_U                  |merlin_gmem_kernel_gemver_32_0_m_axi        |       30|    0|   3521|   2695|    0|
    |merlin_gmem_kernel_gemver_32_1_m_axi_U                  |merlin_gmem_kernel_gemver_32_1_m_axi        |       30|    0|   3521|   2695|    0|
    |merlin_gmem_kernel_gemver_32_2_m_axi_U                  |merlin_gmem_kernel_gemver_32_2_m_axi        |       30|    0|   3521|   2695|    0|
    |merlin_gmem_kernel_gemver_32_A_m_axi_U                  |merlin_gmem_kernel_gemver_32_A_m_axi        |       30|    0|   3521|   2695|    0|
    |merlin_gmem_kernel_gemver_32_x_m_axi_U                  |merlin_gmem_kernel_gemver_32_x_m_axi        |       30|    0|   3521|   2695|    0|
    |merlin_gmem_kernel_gemver_512_0_m_axi_U                 |merlin_gmem_kernel_gemver_512_0_m_axi       |       30|    0|   3521|   2695|    0|
    |merlin_gmem_kernel_gemver_512_1_m_axi_U                 |merlin_gmem_kernel_gemver_512_1_m_axi       |       30|    0|   3521|   2695|    0|
    |merlin_gmem_kernel_gemver_512_2_m_axi_U                 |merlin_gmem_kernel_gemver_512_2_m_axi       |       30|    0|   3521|   2695|    0|
    |merlin_gmem_kernel_gemver_512_w_m_axi_U                 |merlin_gmem_kernel_gemver_512_w_m_axi       |       30|    0|   3521|   2695|    0|
    |grp_merlin_memcpy_0_1_fu_1408                           |merlin_memcpy_0_1                           |        0|    0|   1272|    800|    0|
    |grp_merlin_memcpy_1_1_fu_1463                           |merlin_memcpy_1_1                           |        0|    0|   1200|    695|    0|
    |grp_merlin_memcpy_2_1_fu_1518                           |merlin_memcpy_2_1                           |        0|    0|   1200|    695|    0|
    |grp_merlin_memcpy_3_1_fu_1684                           |merlin_memcpy_3_1                           |        0|    0|    861|   2445|    0|
    |grp_merlin_memcpy_4_1_fu_1741                           |merlin_memcpy_4_1                           |        0|    0|    786|   2574|    0|
    |grp_merlin_memcpy_5_1_fu_1750                           |merlin_memcpy_5_1                           |        0|    0|   1200|    695|    0|
    |grp_merlin_memcpy_6_1_fu_1782                           |merlin_memcpy_6_1                           |        0|    0|   1200|    695|    0|
    |grp_merlin_memcpy_7_1_fu_1868                           |merlin_memcpy_7_1                           |        0|    0|    686|   1218|    0|
    |grp_merlin_memcpy_8_1_fu_1923                           |merlin_memcpy_8_1                           |        0|    0|   1200|    695|    0|
    |grp_merlin_memcpy_9_1_fu_2036                           |merlin_memcpy_9_1                           |        0|    0|    758|   1323|    0|
    |mul_4ns_6ns_9_1_1_U925                                  |mul_4ns_6ns_9_1_1                           |        0|    0|      0|     23|    0|
    |sparsemux_33_4_32_1_1_U926                              |sparsemux_33_4_32_1_1                       |        0|    0|      0|     65|    0|
    +--------------------------------------------------------+--------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                   |                                            |      270|  250|  83490|  55836|    0|
    +--------------------------------------------------------+--------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_buf_U           |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_1_U         |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_2_U         |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_3_U         |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_4_U         |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_5_U         |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_6_U         |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_7_U         |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_8_U         |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_9_U         |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_10_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_11_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_12_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_13_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_14_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_15_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_16_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_17_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_18_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_19_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_20_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_21_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_22_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_23_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |A_buf_24_U        |A_buf_RAM_AUTO_1R1W        |       16|   0|   0|    0|  6400|   32|     1|       204800|
    |u2_10_0_buf_U     |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_16_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_17_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_18_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_19_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_20_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_21_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_22_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_23_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_24_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_25_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_26_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_27_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_28_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_29_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u2_10_0_buf_30_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_U     |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_16_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_17_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_18_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_19_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_20_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_21_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_22_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_23_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_24_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_25_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_26_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_27_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_28_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_29_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |u1_10_0_buf_30_U  |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_U      |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_16_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_17_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_18_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_19_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_20_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_21_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_22_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_23_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_24_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_25_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_26_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_27_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_28_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_29_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |y_11_0_buf_30_U   |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_U           |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_16_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_17_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_18_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_19_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_20_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_21_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_22_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_23_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_24_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_25_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_26_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_27_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_28_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_29_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |w_buf_30_U        |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |x_buf_0_63_U      |u2_10_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |x_buf_0_U         |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_1_U       |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_2_U       |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_3_U       |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_4_U       |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_5_U       |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_6_U       |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_7_U       |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_8_U       |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_9_U       |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_10_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_11_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_12_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_13_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_14_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_15_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_16_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_17_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_18_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_19_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_20_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_21_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_22_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_23_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_buf_0_24_U      |x_buf_0_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_U       |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_1_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_2_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_3_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_4_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_5_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_6_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_7_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_8_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_9_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_10_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_11_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_12_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_13_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_14_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_15_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_16_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_17_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_18_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_19_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_20_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_21_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_22_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_23_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |z_8_0_buf_24_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_1_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_2_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_3_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_4_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_5_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_6_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_7_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_8_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_9_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_10_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_11_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_12_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_13_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_14_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_15_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_16_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_17_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_18_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_19_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_20_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_21_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_22_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_23_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v2_10_0_buf_24_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_U     |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_1_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_2_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_3_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_4_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_5_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_6_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_7_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_8_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_9_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_10_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_11_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_12_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_13_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_14_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_15_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_16_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_17_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_18_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_19_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_20_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_21_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_22_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_23_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |v1_10_0_buf_24_U  |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_U      |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_1_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_2_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_3_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_4_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_5_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_6_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_7_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_8_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_9_U    |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_10_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_11_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_12_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_13_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_14_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_15_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_16_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_17_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_18_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_19_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_20_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_21_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_22_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_23_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    |x_12_0_buf_24_U   |z_8_0_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    16|   32|     1|          512|
    +------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                           |      400|6080|6270|    0|163625| 6880|   215|      5236000|
    +------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln352_fu_2142_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln415_fu_2201_p2               |         +|   0|  0|  16|           9|           1|
    |icmp_ln352_fu_2136_p2              |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln415_fu_2195_p2              |      icmp|   0|  0|  16|           9|           8|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state155_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state166_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state84_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  69|          34|          22|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+------+-----------+-----+-----------+
    |                   Name                   |  LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+------+-----------+-----+-----------+
    |A_buf_10_address0                         |    31|          6|   13|         78|
    |A_buf_10_ce0                              |    31|          6|    1|          6|
    |A_buf_10_ce1                              |     9|          2|    1|          2|
    |A_buf_10_d0                               |    14|          3|   32|         96|
    |A_buf_10_we0                              |    14|          3|    1|          3|
    |A_buf_11_address0                         |    31|          6|   13|         78|
    |A_buf_11_ce0                              |    31|          6|    1|          6|
    |A_buf_11_ce1                              |     9|          2|    1|          2|
    |A_buf_11_d0                               |    14|          3|   32|         96|
    |A_buf_11_we0                              |    14|          3|    1|          3|
    |A_buf_12_address0                         |    31|          6|   13|         78|
    |A_buf_12_ce0                              |    31|          6|    1|          6|
    |A_buf_12_ce1                              |     9|          2|    1|          2|
    |A_buf_12_d0                               |    14|          3|   32|         96|
    |A_buf_12_we0                              |    14|          3|    1|          3|
    |A_buf_13_address0                         |    31|          6|   13|         78|
    |A_buf_13_ce0                              |    31|          6|    1|          6|
    |A_buf_13_ce1                              |     9|          2|    1|          2|
    |A_buf_13_d0                               |    14|          3|   32|         96|
    |A_buf_13_we0                              |    14|          3|    1|          3|
    |A_buf_14_address0                         |    31|          6|   13|         78|
    |A_buf_14_ce0                              |    31|          6|    1|          6|
    |A_buf_14_ce1                              |     9|          2|    1|          2|
    |A_buf_14_d0                               |    14|          3|   32|         96|
    |A_buf_14_we0                              |    14|          3|    1|          3|
    |A_buf_15_address0                         |    31|          6|   13|         78|
    |A_buf_15_ce0                              |    31|          6|    1|          6|
    |A_buf_15_ce1                              |     9|          2|    1|          2|
    |A_buf_15_d0                               |    14|          3|   32|         96|
    |A_buf_15_we0                              |    14|          3|    1|          3|
    |A_buf_16_address0                         |    31|          6|   13|         78|
    |A_buf_16_ce0                              |    31|          6|    1|          6|
    |A_buf_16_ce1                              |     9|          2|    1|          2|
    |A_buf_16_d0                               |    14|          3|   32|         96|
    |A_buf_16_we0                              |    14|          3|    1|          3|
    |A_buf_17_address0                         |    31|          6|   13|         78|
    |A_buf_17_ce0                              |    31|          6|    1|          6|
    |A_buf_17_ce1                              |     9|          2|    1|          2|
    |A_buf_17_d0                               |    14|          3|   32|         96|
    |A_buf_17_we0                              |    14|          3|    1|          3|
    |A_buf_18_address0                         |    31|          6|   13|         78|
    |A_buf_18_ce0                              |    31|          6|    1|          6|
    |A_buf_18_ce1                              |     9|          2|    1|          2|
    |A_buf_18_d0                               |    14|          3|   32|         96|
    |A_buf_18_we0                              |    14|          3|    1|          3|
    |A_buf_19_address0                         |    31|          6|   13|         78|
    |A_buf_19_ce0                              |    31|          6|    1|          6|
    |A_buf_19_ce1                              |     9|          2|    1|          2|
    |A_buf_19_d0                               |    14|          3|   32|         96|
    |A_buf_19_we0                              |    14|          3|    1|          3|
    |A_buf_1_address0                          |    31|          6|   13|         78|
    |A_buf_1_ce0                               |    31|          6|    1|          6|
    |A_buf_1_ce1                               |     9|          2|    1|          2|
    |A_buf_1_d0                                |    14|          3|   32|         96|
    |A_buf_1_we0                               |    14|          3|    1|          3|
    |A_buf_20_address0                         |    31|          6|   13|         78|
    |A_buf_20_ce0                              |    31|          6|    1|          6|
    |A_buf_20_ce1                              |     9|          2|    1|          2|
    |A_buf_20_d0                               |    14|          3|   32|         96|
    |A_buf_20_we0                              |    14|          3|    1|          3|
    |A_buf_21_address0                         |    31|          6|   13|         78|
    |A_buf_21_ce0                              |    31|          6|    1|          6|
    |A_buf_21_ce1                              |     9|          2|    1|          2|
    |A_buf_21_d0                               |    14|          3|   32|         96|
    |A_buf_21_we0                              |    14|          3|    1|          3|
    |A_buf_22_address0                         |    31|          6|   13|         78|
    |A_buf_22_ce0                              |    31|          6|    1|          6|
    |A_buf_22_ce1                              |     9|          2|    1|          2|
    |A_buf_22_d0                               |    14|          3|   32|         96|
    |A_buf_22_we0                              |    14|          3|    1|          3|
    |A_buf_23_address0                         |    31|          6|   13|         78|
    |A_buf_23_ce0                              |    31|          6|    1|          6|
    |A_buf_23_ce1                              |     9|          2|    1|          2|
    |A_buf_23_d0                               |    14|          3|   32|         96|
    |A_buf_23_we0                              |    14|          3|    1|          3|
    |A_buf_24_address0                         |    31|          6|   13|         78|
    |A_buf_24_ce0                              |    31|          6|    1|          6|
    |A_buf_24_ce1                              |     9|          2|    1|          2|
    |A_buf_24_d0                               |    14|          3|   32|         96|
    |A_buf_24_we0                              |    14|          3|    1|          3|
    |A_buf_2_address0                          |    31|          6|   13|         78|
    |A_buf_2_ce0                               |    31|          6|    1|          6|
    |A_buf_2_ce1                               |     9|          2|    1|          2|
    |A_buf_2_d0                                |    14|          3|   32|         96|
    |A_buf_2_we0                               |    14|          3|    1|          3|
    |A_buf_3_address0                          |    31|          6|   13|         78|
    |A_buf_3_ce0                               |    31|          6|    1|          6|
    |A_buf_3_ce1                               |     9|          2|    1|          2|
    |A_buf_3_d0                                |    14|          3|   32|         96|
    |A_buf_3_we0                               |    14|          3|    1|          3|
    |A_buf_4_address0                          |    31|          6|   13|         78|
    |A_buf_4_ce0                               |    31|          6|    1|          6|
    |A_buf_4_ce1                               |     9|          2|    1|          2|
    |A_buf_4_d0                                |    14|          3|   32|         96|
    |A_buf_4_we0                               |    14|          3|    1|          3|
    |A_buf_5_address0                          |    31|          6|   13|         78|
    |A_buf_5_ce0                               |    31|          6|    1|          6|
    |A_buf_5_ce1                               |     9|          2|    1|          2|
    |A_buf_5_d0                                |    14|          3|   32|         96|
    |A_buf_5_we0                               |    14|          3|    1|          3|
    |A_buf_6_address0                          |    31|          6|   13|         78|
    |A_buf_6_ce0                               |    31|          6|    1|          6|
    |A_buf_6_ce1                               |     9|          2|    1|          2|
    |A_buf_6_d0                                |    14|          3|   32|         96|
    |A_buf_6_we0                               |    14|          3|    1|          3|
    |A_buf_7_address0                          |    31|          6|   13|         78|
    |A_buf_7_ce0                               |    31|          6|    1|          6|
    |A_buf_7_ce1                               |     9|          2|    1|          2|
    |A_buf_7_d0                                |    14|          3|   32|         96|
    |A_buf_7_we0                               |    14|          3|    1|          3|
    |A_buf_8_address0                          |    31|          6|   13|         78|
    |A_buf_8_ce0                               |    31|          6|    1|          6|
    |A_buf_8_ce1                               |     9|          2|    1|          2|
    |A_buf_8_d0                                |    14|          3|   32|         96|
    |A_buf_8_we0                               |    14|          3|    1|          3|
    |A_buf_9_address0                          |    31|          6|   13|         78|
    |A_buf_9_ce0                               |    31|          6|    1|          6|
    |A_buf_9_ce1                               |     9|          2|    1|          2|
    |A_buf_9_d0                                |    14|          3|   32|         96|
    |A_buf_9_we0                               |    14|          3|    1|          3|
    |A_buf_address0                            |    31|          6|   13|         78|
    |A_buf_ce0                                 |    31|          6|    1|          6|
    |A_buf_ce1                                 |     9|          2|    1|          2|
    |A_buf_d0                                  |    14|          3|   32|         96|
    |A_buf_we0                                 |    14|          3|    1|          3|
    |ap_NS_fsm                                 |  1248|        235|    1|        235|
    |ap_done                                   |     9|          2|    1|          2|
    |grp_fu_2572_ce                            |    26|          5|    1|          5|
    |grp_fu_2572_p0                            |    26|          5|   32|        160|
    |grp_fu_2572_p1                            |    26|          5|   32|        160|
    |grp_fu_2576_ce                            |    14|          3|    1|          3|
    |grp_fu_2576_p0                            |    14|          3|   32|         96|
    |grp_fu_2576_p1                            |    14|          3|   32|         96|
    |grp_fu_2580_ce                            |    14|          3|    1|          3|
    |grp_fu_2580_p0                            |    14|          3|   32|         96|
    |grp_fu_2580_p1                            |    14|          3|   32|         96|
    |grp_fu_2584_ce                            |    14|          3|    1|          3|
    |grp_fu_2584_p0                            |    14|          3|   32|         96|
    |grp_fu_2584_p1                            |    14|          3|   32|         96|
    |grp_fu_2588_ce                            |    14|          3|    1|          3|
    |grp_fu_2588_p0                            |    14|          3|   32|         96|
    |grp_fu_2588_p1                            |    14|          3|   32|         96|
    |grp_fu_2592_ce                            |    14|          3|    1|          3|
    |grp_fu_2592_p0                            |    14|          3|   32|         96|
    |grp_fu_2592_p1                            |    14|          3|   32|         96|
    |grp_fu_2596_ce                            |    14|          3|    1|          3|
    |grp_fu_2596_p0                            |    14|          3|   32|         96|
    |grp_fu_2596_p1                            |    14|          3|   32|         96|
    |grp_fu_2600_ce                            |    14|          3|    1|          3|
    |grp_fu_2600_p0                            |    14|          3|   32|         96|
    |grp_fu_2600_p1                            |    14|          3|   32|         96|
    |grp_fu_2604_ce                            |    14|          3|    1|          3|
    |grp_fu_2604_p0                            |    14|          3|   32|         96|
    |grp_fu_2604_p1                            |    14|          3|   32|         96|
    |grp_fu_2608_ce                            |    14|          3|    1|          3|
    |grp_fu_2608_p0                            |    14|          3|   32|         96|
    |grp_fu_2608_p1                            |    14|          3|   32|         96|
    |grp_fu_2612_ce                            |    14|          3|    1|          3|
    |grp_fu_2612_p0                            |    14|          3|   32|         96|
    |grp_fu_2612_p1                            |    14|          3|   32|         96|
    |grp_fu_2616_ce                            |    14|          3|    1|          3|
    |grp_fu_2616_p0                            |    14|          3|   32|         96|
    |grp_fu_2616_p1                            |    14|          3|   32|         96|
    |grp_fu_2620_ce                            |    14|          3|    1|          3|
    |grp_fu_2620_p0                            |    14|          3|   32|         96|
    |grp_fu_2620_p1                            |    14|          3|   32|         96|
    |grp_fu_2624_ce                            |    14|          3|    1|          3|
    |grp_fu_2624_p0                            |    14|          3|   32|         96|
    |grp_fu_2624_p1                            |    14|          3|   32|         96|
    |grp_fu_2628_ce                            |    14|          3|    1|          3|
    |grp_fu_2628_p0                            |    14|          3|   32|         96|
    |grp_fu_2628_p1                            |    14|          3|   32|         96|
    |grp_fu_2632_ce                            |    14|          3|    1|          3|
    |grp_fu_2632_p0                            |    14|          3|   32|         96|
    |grp_fu_2632_p1                            |    14|          3|   32|         96|
    |grp_fu_2636_ce                            |    14|          3|    1|          3|
    |grp_fu_2636_p0                            |    14|          3|   32|         96|
    |grp_fu_2636_p1                            |    14|          3|   32|         96|
    |grp_fu_2640_ce                            |    14|          3|    1|          3|
    |grp_fu_2640_p0                            |    14|          3|   32|         96|
    |grp_fu_2640_p1                            |    14|          3|   32|         96|
    |grp_fu_2644_ce                            |    14|          3|    1|          3|
    |grp_fu_2644_p0                            |    14|          3|   32|         96|
    |grp_fu_2644_p1                            |    14|          3|   32|         96|
    |grp_fu_2648_ce                            |    14|          3|    1|          3|
    |grp_fu_2648_p0                            |    14|          3|   32|         96|
    |grp_fu_2648_p1                            |    14|          3|   32|         96|
    |grp_fu_2652_ce                            |    14|          3|    1|          3|
    |grp_fu_2652_p0                            |    14|          3|   32|         96|
    |grp_fu_2652_p1                            |    14|          3|   32|         96|
    |grp_fu_2656_ce                            |    14|          3|    1|          3|
    |grp_fu_2656_p0                            |    14|          3|   32|         96|
    |grp_fu_2656_p1                            |    14|          3|   32|         96|
    |grp_fu_2660_ce                            |    14|          3|    1|          3|
    |grp_fu_2660_p0                            |    14|          3|   32|         96|
    |grp_fu_2660_p1                            |    14|          3|   32|         96|
    |grp_fu_2664_ce                            |    14|          3|    1|          3|
    |grp_fu_2664_p0                            |    14|          3|   32|         96|
    |grp_fu_2664_p1                            |    14|          3|   32|         96|
    |grp_fu_2668_ce                            |    14|          3|    1|          3|
    |grp_fu_2668_p0                            |    14|          3|   32|         96|
    |grp_fu_2668_p1                            |    14|          3|   32|         96|
    |grp_fu_2672_ce                            |    20|          4|    1|          4|
    |grp_fu_2672_p0                            |    20|          4|   32|        128|
    |grp_fu_2672_p1                            |    20|          4|   32|        128|
    |i_10_fu_248                               |     9|          2|    5|         10|
    |i_14_fu_1116                              |     9|          2|    9|         18|
    |merlin_gmem_kernel_gemver_32_0_ARVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_0_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_1_ARVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_1_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_2_ARVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_2_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_A_ARVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_A_AWVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_A_BREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_A_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_A_WVALID     |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_32_x_ARADDR     |    20|          4|   64|        256|
    |merlin_gmem_kernel_gemver_32_x_ARLEN      |    20|          4|   32|        128|
    |merlin_gmem_kernel_gemver_32_x_ARVALID    |    20|          4|    1|          4|
    |merlin_gmem_kernel_gemver_32_x_AWADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_32_x_AWLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_32_x_AWVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_32_x_BREADY     |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_32_x_RREADY     |    20|          4|    1|          4|
    |merlin_gmem_kernel_gemver_32_x_WDATA      |    14|          3|  512|       1536|
    |merlin_gmem_kernel_gemver_32_x_WSTRB      |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_32_x_WVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_0_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_1_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_1_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_1_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_1_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_1_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_2_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_2_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_2_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_2_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_2_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_w_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_w_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_w_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_w_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemver_512_w_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemver_512_w_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_w_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemver_512_w_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_w_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_w_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_w_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_512_w_blk_n_B   |     9|          2|    1|          2|
    |u1_10_0_buf_16_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_16_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_16_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_17_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_17_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_17_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_18_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_18_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_18_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_19_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_19_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_19_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_20_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_20_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_20_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_21_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_21_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_21_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_22_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_22_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_22_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_23_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_23_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_23_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_24_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_24_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_24_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_25_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_25_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_25_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_26_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_26_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_26_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_27_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_27_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_27_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_28_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_28_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_28_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_29_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_29_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_29_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_30_address0                   |    14|          3|    5|         15|
    |u1_10_0_buf_30_ce0                        |    14|          3|    1|          3|
    |u1_10_0_buf_30_we0                        |     9|          2|    1|          2|
    |u1_10_0_buf_address0                      |    14|          3|    5|         15|
    |u1_10_0_buf_ce0                           |    14|          3|    1|          3|
    |u1_10_0_buf_we0                           |     9|          2|    1|          2|
    |u2_10_0_buf_16_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_16_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_16_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_17_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_17_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_17_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_18_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_18_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_18_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_19_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_19_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_19_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_20_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_20_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_20_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_21_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_21_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_21_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_22_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_22_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_22_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_23_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_23_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_23_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_24_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_24_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_24_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_25_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_25_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_25_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_26_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_26_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_26_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_27_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_27_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_27_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_28_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_28_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_28_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_29_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_29_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_29_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_30_address0                   |    14|          3|    5|         15|
    |u2_10_0_buf_30_ce0                        |    14|          3|    1|          3|
    |u2_10_0_buf_30_we0                        |     9|          2|    1|          2|
    |u2_10_0_buf_address0                      |    14|          3|    5|         15|
    |u2_10_0_buf_ce0                           |    14|          3|    1|          3|
    |u2_10_0_buf_we0                           |     9|          2|    1|          2|
    |v1_10_0_buf_10_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_10_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_10_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_11_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_11_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_11_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_12_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_12_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_12_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_13_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_13_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_13_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_14_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_14_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_14_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_15_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_15_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_15_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_16_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_16_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_16_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_17_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_17_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_17_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_18_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_18_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_18_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_19_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_19_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_19_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_1_address0                    |    14|          3|    4|         12|
    |v1_10_0_buf_1_ce0                         |    14|          3|    1|          3|
    |v1_10_0_buf_1_we0                         |     9|          2|    1|          2|
    |v1_10_0_buf_20_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_20_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_20_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_21_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_21_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_21_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_22_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_22_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_22_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_23_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_23_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_23_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_24_address0                   |    14|          3|    4|         12|
    |v1_10_0_buf_24_ce0                        |    14|          3|    1|          3|
    |v1_10_0_buf_24_we0                        |     9|          2|    1|          2|
    |v1_10_0_buf_2_address0                    |    14|          3|    4|         12|
    |v1_10_0_buf_2_ce0                         |    14|          3|    1|          3|
    |v1_10_0_buf_2_we0                         |     9|          2|    1|          2|
    |v1_10_0_buf_3_address0                    |    14|          3|    4|         12|
    |v1_10_0_buf_3_ce0                         |    14|          3|    1|          3|
    |v1_10_0_buf_3_we0                         |     9|          2|    1|          2|
    |v1_10_0_buf_4_address0                    |    14|          3|    4|         12|
    |v1_10_0_buf_4_ce0                         |    14|          3|    1|          3|
    |v1_10_0_buf_4_we0                         |     9|          2|    1|          2|
    |v1_10_0_buf_5_address0                    |    14|          3|    4|         12|
    |v1_10_0_buf_5_ce0                         |    14|          3|    1|          3|
    |v1_10_0_buf_5_we0                         |     9|          2|    1|          2|
    |v1_10_0_buf_6_address0                    |    14|          3|    4|         12|
    |v1_10_0_buf_6_ce0                         |    14|          3|    1|          3|
    |v1_10_0_buf_6_we0                         |     9|          2|    1|          2|
    |v1_10_0_buf_7_address0                    |    14|          3|    4|         12|
    |v1_10_0_buf_7_ce0                         |    14|          3|    1|          3|
    |v1_10_0_buf_7_we0                         |     9|          2|    1|          2|
    |v1_10_0_buf_8_address0                    |    14|          3|    4|         12|
    |v1_10_0_buf_8_ce0                         |    14|          3|    1|          3|
    |v1_10_0_buf_8_we0                         |     9|          2|    1|          2|
    |v1_10_0_buf_9_address0                    |    14|          3|    4|         12|
    |v1_10_0_buf_9_ce0                         |    14|          3|    1|          3|
    |v1_10_0_buf_9_we0                         |     9|          2|    1|          2|
    |v1_10_0_buf_address0                      |    14|          3|    4|         12|
    |v1_10_0_buf_ce0                           |    14|          3|    1|          3|
    |v1_10_0_buf_we0                           |     9|          2|    1|          2|
    |v2_10_0_buf_10_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_10_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_10_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_11_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_11_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_11_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_12_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_12_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_12_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_13_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_13_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_13_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_14_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_14_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_14_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_15_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_15_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_15_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_16_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_16_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_16_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_17_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_17_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_17_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_18_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_18_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_18_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_19_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_19_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_19_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_1_address0                    |    14|          3|    4|         12|
    |v2_10_0_buf_1_ce0                         |    14|          3|    1|          3|
    |v2_10_0_buf_1_we0                         |     9|          2|    1|          2|
    |v2_10_0_buf_20_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_20_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_20_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_21_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_21_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_21_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_22_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_22_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_22_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_23_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_23_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_23_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_24_address0                   |    14|          3|    4|         12|
    |v2_10_0_buf_24_ce0                        |    14|          3|    1|          3|
    |v2_10_0_buf_24_we0                        |     9|          2|    1|          2|
    |v2_10_0_buf_2_address0                    |    14|          3|    4|         12|
    |v2_10_0_buf_2_ce0                         |    14|          3|    1|          3|
    |v2_10_0_buf_2_we0                         |     9|          2|    1|          2|
    |v2_10_0_buf_3_address0                    |    14|          3|    4|         12|
    |v2_10_0_buf_3_ce0                         |    14|          3|    1|          3|
    |v2_10_0_buf_3_we0                         |     9|          2|    1|          2|
    |v2_10_0_buf_4_address0                    |    14|          3|    4|         12|
    |v2_10_0_buf_4_ce0                         |    14|          3|    1|          3|
    |v2_10_0_buf_4_we0                         |     9|          2|    1|          2|
    |v2_10_0_buf_5_address0                    |    14|          3|    4|         12|
    |v2_10_0_buf_5_ce0                         |    14|          3|    1|          3|
    |v2_10_0_buf_5_we0                         |     9|          2|    1|          2|
    |v2_10_0_buf_6_address0                    |    14|          3|    4|         12|
    |v2_10_0_buf_6_ce0                         |    14|          3|    1|          3|
    |v2_10_0_buf_6_we0                         |     9|          2|    1|          2|
    |v2_10_0_buf_7_address0                    |    14|          3|    4|         12|
    |v2_10_0_buf_7_ce0                         |    14|          3|    1|          3|
    |v2_10_0_buf_7_we0                         |     9|          2|    1|          2|
    |v2_10_0_buf_8_address0                    |    14|          3|    4|         12|
    |v2_10_0_buf_8_ce0                         |    14|          3|    1|          3|
    |v2_10_0_buf_8_we0                         |     9|          2|    1|          2|
    |v2_10_0_buf_9_address0                    |    14|          3|    4|         12|
    |v2_10_0_buf_9_ce0                         |    14|          3|    1|          3|
    |v2_10_0_buf_9_we0                         |     9|          2|    1|          2|
    |v2_10_0_buf_address0                      |    14|          3|    4|         12|
    |v2_10_0_buf_ce0                           |    14|          3|    1|          3|
    |v2_10_0_buf_we0                           |     9|          2|    1|          2|
    |w_buf_16_address0                         |    26|          5|    5|         25|
    |w_buf_16_ce0                              |    20|          4|    1|          4|
    |w_buf_16_d0                               |    14|          3|   32|         96|
    |w_buf_16_we0                              |    14|          3|    1|          3|
    |w_buf_17_address0                         |    26|          5|    5|         25|
    |w_buf_17_ce0                              |    20|          4|    1|          4|
    |w_buf_17_d0                               |    14|          3|   32|         96|
    |w_buf_17_we0                              |    14|          3|    1|          3|
    |w_buf_18_address0                         |    26|          5|    5|         25|
    |w_buf_18_ce0                              |    20|          4|    1|          4|
    |w_buf_18_d0                               |    14|          3|   32|         96|
    |w_buf_18_we0                              |    14|          3|    1|          3|
    |w_buf_19_address0                         |    26|          5|    5|         25|
    |w_buf_19_ce0                              |    20|          4|    1|          4|
    |w_buf_19_d0                               |    14|          3|   32|         96|
    |w_buf_19_we0                              |    14|          3|    1|          3|
    |w_buf_20_address0                         |    26|          5|    5|         25|
    |w_buf_20_ce0                              |    20|          4|    1|          4|
    |w_buf_20_d0                               |    14|          3|   32|         96|
    |w_buf_20_we0                              |    14|          3|    1|          3|
    |w_buf_21_address0                         |    26|          5|    5|         25|
    |w_buf_21_ce0                              |    20|          4|    1|          4|
    |w_buf_21_d0                               |    14|          3|   32|         96|
    |w_buf_21_we0                              |    14|          3|    1|          3|
    |w_buf_22_address0                         |    26|          5|    5|         25|
    |w_buf_22_ce0                              |    20|          4|    1|          4|
    |w_buf_22_d0                               |    14|          3|   32|         96|
    |w_buf_22_we0                              |    14|          3|    1|          3|
    |w_buf_23_address0                         |    26|          5|    5|         25|
    |w_buf_23_ce0                              |    20|          4|    1|          4|
    |w_buf_23_d0                               |    14|          3|   32|         96|
    |w_buf_23_we0                              |    14|          3|    1|          3|
    |w_buf_24_address0                         |    26|          5|    5|         25|
    |w_buf_24_ce0                              |    20|          4|    1|          4|
    |w_buf_24_d0                               |    14|          3|   32|         96|
    |w_buf_24_we0                              |    14|          3|    1|          3|
    |w_buf_25_address0                         |    26|          5|    5|         25|
    |w_buf_25_ce0                              |    20|          4|    1|          4|
    |w_buf_25_d0                               |    14|          3|   32|         96|
    |w_buf_25_we0                              |    14|          3|    1|          3|
    |w_buf_26_address0                         |    26|          5|    5|         25|
    |w_buf_26_ce0                              |    20|          4|    1|          4|
    |w_buf_26_d0                               |    14|          3|   32|         96|
    |w_buf_26_we0                              |    14|          3|    1|          3|
    |w_buf_27_address0                         |    26|          5|    5|         25|
    |w_buf_27_ce0                              |    20|          4|    1|          4|
    |w_buf_27_d0                               |    14|          3|   32|         96|
    |w_buf_27_we0                              |    14|          3|    1|          3|
    |w_buf_28_address0                         |    26|          5|    5|         25|
    |w_buf_28_ce0                              |    20|          4|    1|          4|
    |w_buf_28_d0                               |    14|          3|   32|         96|
    |w_buf_28_we0                              |    14|          3|    1|          3|
    |w_buf_29_address0                         |    26|          5|    5|         25|
    |w_buf_29_ce0                              |    20|          4|    1|          4|
    |w_buf_29_d0                               |    14|          3|   32|         96|
    |w_buf_29_we0                              |    14|          3|    1|          3|
    |w_buf_30_address0                         |    26|          5|    5|         25|
    |w_buf_30_ce0                              |    20|          4|    1|          4|
    |w_buf_30_d0                               |    14|          3|   32|         96|
    |w_buf_30_we0                              |    14|          3|    1|          3|
    |w_buf_address0                            |    26|          5|    5|         25|
    |w_buf_ce0                                 |    20|          4|    1|          4|
    |w_buf_d0                                  |    14|          3|   32|         96|
    |w_buf_we0                                 |    14|          3|    1|          3|
    |x_12_0_buf_10_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_10_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_10_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_11_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_11_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_11_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_12_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_12_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_12_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_13_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_13_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_13_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_14_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_14_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_14_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_15_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_15_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_15_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_16_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_16_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_16_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_17_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_17_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_17_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_18_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_18_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_18_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_19_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_19_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_19_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_1_address0                     |    14|          3|    4|         12|
    |x_12_0_buf_1_ce0                          |    14|          3|    1|          3|
    |x_12_0_buf_1_we0                          |     9|          2|    1|          2|
    |x_12_0_buf_20_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_20_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_20_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_21_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_21_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_21_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_22_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_22_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_22_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_23_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_23_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_23_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_24_address0                    |    14|          3|    4|         12|
    |x_12_0_buf_24_ce0                         |    14|          3|    1|          3|
    |x_12_0_buf_24_we0                         |     9|          2|    1|          2|
    |x_12_0_buf_2_address0                     |    14|          3|    4|         12|
    |x_12_0_buf_2_ce0                          |    14|          3|    1|          3|
    |x_12_0_buf_2_we0                          |     9|          2|    1|          2|
    |x_12_0_buf_3_address0                     |    14|          3|    4|         12|
    |x_12_0_buf_3_ce0                          |    14|          3|    1|          3|
    |x_12_0_buf_3_we0                          |     9|          2|    1|          2|
    |x_12_0_buf_4_address0                     |    14|          3|    4|         12|
    |x_12_0_buf_4_ce0                          |    14|          3|    1|          3|
    |x_12_0_buf_4_we0                          |     9|          2|    1|          2|
    |x_12_0_buf_5_address0                     |    14|          3|    4|         12|
    |x_12_0_buf_5_ce0                          |    14|          3|    1|          3|
    |x_12_0_buf_5_we0                          |     9|          2|    1|          2|
    |x_12_0_buf_6_address0                     |    14|          3|    4|         12|
    |x_12_0_buf_6_ce0                          |    14|          3|    1|          3|
    |x_12_0_buf_6_we0                          |     9|          2|    1|          2|
    |x_12_0_buf_7_address0                     |    14|          3|    4|         12|
    |x_12_0_buf_7_ce0                          |    14|          3|    1|          3|
    |x_12_0_buf_7_we0                          |     9|          2|    1|          2|
    |x_12_0_buf_8_address0                     |    14|          3|    4|         12|
    |x_12_0_buf_8_ce0                          |    14|          3|    1|          3|
    |x_12_0_buf_8_we0                          |     9|          2|    1|          2|
    |x_12_0_buf_9_address0                     |    14|          3|    4|         12|
    |x_12_0_buf_9_ce0                          |    14|          3|    1|          3|
    |x_12_0_buf_9_we0                          |     9|          2|    1|          2|
    |x_12_0_buf_address0                       |    14|          3|    4|         12|
    |x_12_0_buf_ce0                            |    14|          3|    1|          3|
    |x_12_0_buf_we0                            |     9|          2|    1|          2|
    |x_buf_0_10_address0                       |    20|          4|    4|         16|
    |x_buf_0_10_ce0                            |    20|          4|    1|          4|
    |x_buf_0_10_ce1                            |     9|          2|    1|          2|
    |x_buf_0_10_d0                             |    14|          3|   32|         96|
    |x_buf_0_10_we0                            |    14|          3|    1|          3|
    |x_buf_0_11_address0                       |    20|          4|    4|         16|
    |x_buf_0_11_ce0                            |    20|          4|    1|          4|
    |x_buf_0_11_ce1                            |     9|          2|    1|          2|
    |x_buf_0_11_d0                             |    14|          3|   32|         96|
    |x_buf_0_11_we0                            |    14|          3|    1|          3|
    |x_buf_0_12_address0                       |    20|          4|    4|         16|
    |x_buf_0_12_ce0                            |    20|          4|    1|          4|
    |x_buf_0_12_ce1                            |     9|          2|    1|          2|
    |x_buf_0_12_d0                             |    14|          3|   32|         96|
    |x_buf_0_12_we0                            |    14|          3|    1|          3|
    |x_buf_0_13_address0                       |    20|          4|    4|         16|
    |x_buf_0_13_ce0                            |    20|          4|    1|          4|
    |x_buf_0_13_ce1                            |     9|          2|    1|          2|
    |x_buf_0_13_d0                             |    14|          3|   32|         96|
    |x_buf_0_13_we0                            |    14|          3|    1|          3|
    |x_buf_0_14_address0                       |    20|          4|    4|         16|
    |x_buf_0_14_ce0                            |    20|          4|    1|          4|
    |x_buf_0_14_ce1                            |     9|          2|    1|          2|
    |x_buf_0_14_d0                             |    14|          3|   32|         96|
    |x_buf_0_14_we0                            |    14|          3|    1|          3|
    |x_buf_0_15_address0                       |    20|          4|    4|         16|
    |x_buf_0_15_ce0                            |    20|          4|    1|          4|
    |x_buf_0_15_ce1                            |     9|          2|    1|          2|
    |x_buf_0_15_d0                             |    14|          3|   32|         96|
    |x_buf_0_15_we0                            |    14|          3|    1|          3|
    |x_buf_0_16_address0                       |    20|          4|    4|         16|
    |x_buf_0_16_ce0                            |    20|          4|    1|          4|
    |x_buf_0_16_ce1                            |     9|          2|    1|          2|
    |x_buf_0_16_d0                             |    14|          3|   32|         96|
    |x_buf_0_16_we0                            |    14|          3|    1|          3|
    |x_buf_0_17_address0                       |    20|          4|    4|         16|
    |x_buf_0_17_ce0                            |    20|          4|    1|          4|
    |x_buf_0_17_ce1                            |     9|          2|    1|          2|
    |x_buf_0_17_d0                             |    14|          3|   32|         96|
    |x_buf_0_17_we0                            |    14|          3|    1|          3|
    |x_buf_0_18_address0                       |    20|          4|    4|         16|
    |x_buf_0_18_ce0                            |    20|          4|    1|          4|
    |x_buf_0_18_ce1                            |     9|          2|    1|          2|
    |x_buf_0_18_d0                             |    14|          3|   32|         96|
    |x_buf_0_18_we0                            |    14|          3|    1|          3|
    |x_buf_0_19_address0                       |    20|          4|    4|         16|
    |x_buf_0_19_ce0                            |    20|          4|    1|          4|
    |x_buf_0_19_ce1                            |     9|          2|    1|          2|
    |x_buf_0_19_d0                             |    14|          3|   32|         96|
    |x_buf_0_19_we0                            |    14|          3|    1|          3|
    |x_buf_0_1_address0                        |    20|          4|    4|         16|
    |x_buf_0_1_ce0                             |    20|          4|    1|          4|
    |x_buf_0_1_ce1                             |     9|          2|    1|          2|
    |x_buf_0_1_d0                              |    14|          3|   32|         96|
    |x_buf_0_1_we0                             |    14|          3|    1|          3|
    |x_buf_0_20_address0                       |    20|          4|    4|         16|
    |x_buf_0_20_ce0                            |    20|          4|    1|          4|
    |x_buf_0_20_ce1                            |     9|          2|    1|          2|
    |x_buf_0_20_d0                             |    14|          3|   32|         96|
    |x_buf_0_20_we0                            |    14|          3|    1|          3|
    |x_buf_0_21_address0                       |    20|          4|    4|         16|
    |x_buf_0_21_ce0                            |    20|          4|    1|          4|
    |x_buf_0_21_ce1                            |     9|          2|    1|          2|
    |x_buf_0_21_d0                             |    14|          3|   32|         96|
    |x_buf_0_21_we0                            |    14|          3|    1|          3|
    |x_buf_0_22_address0                       |    20|          4|    4|         16|
    |x_buf_0_22_ce0                            |    20|          4|    1|          4|
    |x_buf_0_22_ce1                            |     9|          2|    1|          2|
    |x_buf_0_22_d0                             |    14|          3|   32|         96|
    |x_buf_0_22_we0                            |    14|          3|    1|          3|
    |x_buf_0_23_address0                       |    20|          4|    4|         16|
    |x_buf_0_23_ce0                            |    20|          4|    1|          4|
    |x_buf_0_23_ce1                            |     9|          2|    1|          2|
    |x_buf_0_23_d0                             |    14|          3|   32|         96|
    |x_buf_0_23_we0                            |    14|          3|    1|          3|
    |x_buf_0_24_address0                       |    20|          4|    4|         16|
    |x_buf_0_24_ce0                            |    20|          4|    1|          4|
    |x_buf_0_24_ce1                            |     9|          2|    1|          2|
    |x_buf_0_24_d0                             |    14|          3|   32|         96|
    |x_buf_0_24_we0                            |    14|          3|    1|          3|
    |x_buf_0_2_address0                        |    20|          4|    4|         16|
    |x_buf_0_2_ce0                             |    20|          4|    1|          4|
    |x_buf_0_2_ce1                             |     9|          2|    1|          2|
    |x_buf_0_2_d0                              |    14|          3|   32|         96|
    |x_buf_0_2_we0                             |    14|          3|    1|          3|
    |x_buf_0_3_address0                        |    20|          4|    4|         16|
    |x_buf_0_3_ce0                             |    20|          4|    1|          4|
    |x_buf_0_3_ce1                             |     9|          2|    1|          2|
    |x_buf_0_3_d0                              |    14|          3|   32|         96|
    |x_buf_0_3_we0                             |    14|          3|    1|          3|
    |x_buf_0_4_address0                        |    20|          4|    4|         16|
    |x_buf_0_4_ce0                             |    20|          4|    1|          4|
    |x_buf_0_4_ce1                             |     9|          2|    1|          2|
    |x_buf_0_4_d0                              |    14|          3|   32|         96|
    |x_buf_0_4_we0                             |    14|          3|    1|          3|
    |x_buf_0_5_address0                        |    20|          4|    4|         16|
    |x_buf_0_5_ce0                             |    20|          4|    1|          4|
    |x_buf_0_5_ce1                             |     9|          2|    1|          2|
    |x_buf_0_5_d0                              |    14|          3|   32|         96|
    |x_buf_0_5_we0                             |    14|          3|    1|          3|
    |x_buf_0_63_address0                       |    20|          4|    5|         20|
    |x_buf_0_63_ce0                            |    20|          4|    1|          4|
    |x_buf_0_63_d0                             |    14|          3|   32|         96|
    |x_buf_0_63_we0                            |    14|          3|    1|          3|
    |x_buf_0_6_address0                        |    20|          4|    4|         16|
    |x_buf_0_6_ce0                             |    20|          4|    1|          4|
    |x_buf_0_6_ce1                             |     9|          2|    1|          2|
    |x_buf_0_6_d0                              |    14|          3|   32|         96|
    |x_buf_0_6_we0                             |    14|          3|    1|          3|
    |x_buf_0_7_address0                        |    20|          4|    4|         16|
    |x_buf_0_7_ce0                             |    20|          4|    1|          4|
    |x_buf_0_7_ce1                             |     9|          2|    1|          2|
    |x_buf_0_7_d0                              |    14|          3|   32|         96|
    |x_buf_0_7_we0                             |    14|          3|    1|          3|
    |x_buf_0_8_address0                        |    20|          4|    4|         16|
    |x_buf_0_8_ce0                             |    20|          4|    1|          4|
    |x_buf_0_8_ce1                             |     9|          2|    1|          2|
    |x_buf_0_8_d0                              |    14|          3|   32|         96|
    |x_buf_0_8_we0                             |    14|          3|    1|          3|
    |x_buf_0_9_address0                        |    20|          4|    4|         16|
    |x_buf_0_9_ce0                             |    20|          4|    1|          4|
    |x_buf_0_9_ce1                             |     9|          2|    1|          2|
    |x_buf_0_9_d0                              |    14|          3|   32|         96|
    |x_buf_0_9_we0                             |    14|          3|    1|          3|
    |x_buf_0_address0                          |    20|          4|    4|         16|
    |x_buf_0_ce0                               |    20|          4|    1|          4|
    |x_buf_0_ce1                               |     9|          2|    1|          2|
    |x_buf_0_d0                                |    14|          3|   32|         96|
    |x_buf_0_we0                               |    14|          3|    1|          3|
    |y_11_0_buf_16_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_16_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_16_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_17_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_17_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_17_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_18_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_18_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_18_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_19_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_19_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_19_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_20_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_20_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_20_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_21_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_21_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_21_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_22_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_22_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_22_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_23_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_23_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_23_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_24_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_24_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_24_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_25_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_25_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_25_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_26_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_26_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_26_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_27_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_27_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_27_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_28_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_28_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_28_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_29_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_29_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_29_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_30_address0                    |    14|          3|    5|         15|
    |y_11_0_buf_30_ce0                         |    14|          3|    1|          3|
    |y_11_0_buf_30_we0                         |     9|          2|    1|          2|
    |y_11_0_buf_address0                       |    14|          3|    5|         15|
    |y_11_0_buf_ce0                            |    14|          3|    1|          3|
    |y_11_0_buf_we0                            |     9|          2|    1|          2|
    |z_8_0_buf_10_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_10_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_10_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_11_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_11_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_11_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_12_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_12_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_12_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_13_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_13_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_13_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_14_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_14_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_14_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_15_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_15_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_15_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_16_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_16_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_16_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_17_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_17_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_17_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_18_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_18_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_18_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_19_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_19_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_19_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_1_address0                      |    14|          3|    4|         12|
    |z_8_0_buf_1_ce0                           |    14|          3|    1|          3|
    |z_8_0_buf_1_we0                           |     9|          2|    1|          2|
    |z_8_0_buf_20_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_20_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_20_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_21_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_21_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_21_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_22_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_22_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_22_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_23_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_23_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_23_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_24_address0                     |    14|          3|    4|         12|
    |z_8_0_buf_24_ce0                          |    14|          3|    1|          3|
    |z_8_0_buf_24_we0                          |     9|          2|    1|          2|
    |z_8_0_buf_2_address0                      |    14|          3|    4|         12|
    |z_8_0_buf_2_ce0                           |    14|          3|    1|          3|
    |z_8_0_buf_2_we0                           |     9|          2|    1|          2|
    |z_8_0_buf_3_address0                      |    14|          3|    4|         12|
    |z_8_0_buf_3_ce0                           |    14|          3|    1|          3|
    |z_8_0_buf_3_we0                           |     9|          2|    1|          2|
    |z_8_0_buf_4_address0                      |    14|          3|    4|         12|
    |z_8_0_buf_4_ce0                           |    14|          3|    1|          3|
    |z_8_0_buf_4_we0                           |     9|          2|    1|          2|
    |z_8_0_buf_5_address0                      |    14|          3|    4|         12|
    |z_8_0_buf_5_ce0                           |    14|          3|    1|          3|
    |z_8_0_buf_5_we0                           |     9|          2|    1|          2|
    |z_8_0_buf_6_address0                      |    14|          3|    4|         12|
    |z_8_0_buf_6_ce0                           |    14|          3|    1|          3|
    |z_8_0_buf_6_we0                           |     9|          2|    1|          2|
    |z_8_0_buf_7_address0                      |    14|          3|    4|         12|
    |z_8_0_buf_7_ce0                           |    14|          3|    1|          3|
    |z_8_0_buf_7_we0                           |     9|          2|    1|          2|
    |z_8_0_buf_8_address0                      |    14|          3|    4|         12|
    |z_8_0_buf_8_ce0                           |    14|          3|    1|          3|
    |z_8_0_buf_8_we0                           |     9|          2|    1|          2|
    |z_8_0_buf_9_address0                      |    14|          3|    4|         12|
    |z_8_0_buf_9_ce0                           |    14|          3|    1|          3|
    |z_8_0_buf_9_we0                           |     9|          2|    1|          2|
    |z_8_0_buf_address0                        |    14|          3|    4|         12|
    |z_8_0_buf_ce0                             |    14|          3|    1|          3|
    |z_8_0_buf_we0                             |     9|          2|    1|          2|
    +------------------------------------------+------+-----------+-----+-----------+
    |Total                                     | 14149|       2951| 6761|      21930|
    +------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+-----+----+-----+-----------+
    |                                 Name                                |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+-----+----+-----+-----------+
    |A_read_reg_2379                                                      |   64|   0|   64|          0|
    |add_ln415_reg_2473                                                   |    9|   0|    9|          0|
    |ap_CS_fsm                                                            |  234|   0|  234|          0|
    |ap_done_reg                                                          |    1|   0|    1|          0|
    |ap_rst_n_inv                                                         |    1|   0|    1|          0|
    |ap_rst_reg_1                                                         |    1|   0|    1|          0|
    |ap_rst_reg_2                                                         |    1|   0|    1|          0|
    |c_buf_10_addr_reg_2528                                               |    5|   0|    5|          0|
    |c_buf_11_addr_reg_2533                                               |    5|   0|    5|          0|
    |c_buf_12_addr_reg_2538                                               |    5|   0|    5|          0|
    |c_buf_13_addr_reg_2543                                               |    5|   0|    5|          0|
    |c_buf_14_addr_reg_2548                                               |    5|   0|    5|          0|
    |c_buf_15_addr_reg_2553                                               |    5|   0|    5|          0|
    |c_buf_1_addr_reg_2483                                                |    5|   0|    5|          0|
    |c_buf_2_addr_reg_2488                                                |    5|   0|    5|          0|
    |c_buf_3_addr_reg_2493                                                |    5|   0|    5|          0|
    |c_buf_4_addr_reg_2498                                                |    5|   0|    5|          0|
    |c_buf_5_addr_reg_2503                                                |    5|   0|    5|          0|
    |c_buf_6_addr_reg_2508                                                |    5|   0|    5|          0|
    |c_buf_7_addr_reg_2513                                                |    5|   0|    5|          0|
    |c_buf_8_addr_reg_2518                                                |    5|   0|    5|          0|
    |c_buf_9_addr_reg_2523                                                |    5|   0|    5|          0|
    |c_buf_addr_reg_2478                                                  |    5|   0|    5|          0|
    |grp_kernel_gemver_Pipeline_L23_fu_1495_ap_start_reg                  |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L24_fu_1550_ap_start_reg                  |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L25_fu_1900_ap_start_reg                  |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L2_fu_1440_ap_start_reg                   |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_L3_fu_2013_ap_start_reg                   |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_merlinL11_fu_1955_ap_start_reg            |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_merlinL14_fu_1814_ap_start_reg            |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_merlinL16_merlinL15_fu_1693_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_gemver_Pipeline_merlinL20_merlinL19_fu_1573_ap_start_reg  |    1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_1408_ap_start_reg                           |    1|   0|    1|          0|
    |grp_merlin_memcpy_1_1_fu_1463_ap_start_reg                           |    1|   0|    1|          0|
    |grp_merlin_memcpy_2_1_fu_1518_ap_start_reg                           |    1|   0|    1|          0|
    |grp_merlin_memcpy_3_1_fu_1684_ap_start_reg                           |    1|   0|    1|          0|
    |grp_merlin_memcpy_4_1_fu_1741_ap_start_reg                           |    1|   0|    1|          0|
    |grp_merlin_memcpy_5_1_fu_1750_ap_start_reg                           |    1|   0|    1|          0|
    |grp_merlin_memcpy_6_1_fu_1782_ap_start_reg                           |    1|   0|    1|          0|
    |grp_merlin_memcpy_7_1_fu_1868_ap_start_reg                           |    1|   0|    1|          0|
    |grp_merlin_memcpy_8_1_fu_1923_ap_start_reg                           |    1|   0|    1|          0|
    |grp_merlin_memcpy_9_1_fu_2036_ap_start_reg                           |    1|   0|    1|          0|
    |i_10_fu_248                                                          |    5|   0|    5|          0|
    |i_14_fu_1116                                                         |    9|   0|    9|          0|
    |merlin_gmem_kernel_gemver_512_w_addr_reg_2462                        |   64|   0|   64|          0|
    |mul_ln358_reg_2442                                                   |    9|   0|    9|          0|
    |tmp_4_reg_2562                                                       |   32|   0|   32|          0|
    |tmp_s_reg_2567                                                       |    9|   0|   13|          4|
    |trunc_ln3421_1_reg_2397                                              |   58|   0|   58|          0|
    |trunc_ln3421_2_reg_2403                                              |   58|   0|   58|          0|
    |trunc_ln3421_3_reg_2455                                              |   58|   0|   58|          0|
    |trunc_ln356_reg_2437                                                 |    4|   0|    4|          0|
    |trunc_ln415_reg_2558                                                 |    4|   0|    4|          0|
    |trunc_ln_reg_2391                                                    |   58|   0|   58|          0|
    |v1_read_reg_2374                                                     |   64|   0|   64|          0|
    |v2_read_reg_2369                                                     |   64|   0|   64|          0|
    |w_read_reg_2364                                                      |   64|   0|   64|          0|
    |x_read_reg_2355                                                      |   64|   0|   64|          0|
    |z_read_reg_2350                                                      |   64|   0|   64|          0|
    +---------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                | 1098|   0| 1102|          4|
    +---------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|    Protocol   |          Source Object          |    C Type    |
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+
|s_axi_control_AWVALID                           |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_AWREADY                           |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_AWADDR                            |   in|    8|          s_axi|                          control|        scalar|
|s_axi_control_WVALID                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_WREADY                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_WDATA                             |   in|   32|          s_axi|                          control|        scalar|
|s_axi_control_WSTRB                             |   in|    4|          s_axi|                          control|        scalar|
|s_axi_control_ARVALID                           |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_ARREADY                           |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_ARADDR                            |   in|    8|          s_axi|                          control|        scalar|
|s_axi_control_RVALID                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_RREADY                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_RDATA                             |  out|   32|          s_axi|                          control|        scalar|
|s_axi_control_RRESP                             |  out|    2|          s_axi|                          control|        scalar|
|s_axi_control_BVALID                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_BREADY                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_BRESP                             |  out|    2|          s_axi|                          control|        scalar|
|ap_clk                                          |   in|    1|  ap_ctrl_chain|                    kernel_gemver|  return value|
|ap_rst_n                                        |   in|    1|  ap_ctrl_chain|                    kernel_gemver|  return value|
|interrupt                                       |  out|    1|  ap_ctrl_chain|                    kernel_gemver|  return value|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_A_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_A|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_w_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_w|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_x_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_512_2_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemver_512_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_2_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemver_32_2|       pointer|
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+

