
---------- Begin Simulation Statistics ----------
final_tick                                60303457500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 938164                       # Number of bytes of host memory used
host_seconds                                  1484.90                       # Real time elapsed on the host
host_tick_rate                               40611222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.060303                       # Number of seconds simulated
sim_ticks                                 60303457500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 154077284                       # number of cc regfile reads
system.cpu.cc_regfile_writes                136243797                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 35114721                       # Number of Instructions Simulated
system.cpu.committedInsts::total            135114721                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090815                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  120187264                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              283278079                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.206069                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.434654                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.892626                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1382866                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   974513                       # number of floating regfile writes
system.cpu.idleCycles                           42694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               875097                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10133467                       # Number of branches executed
system.cpu.iew.exec_branches::1              16876356                       # Number of branches executed
system.cpu.iew.exec_branches::total          27009823                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.402006                       # Inst execution rate
system.cpu.iew.exec_refs::0                  26087929                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  34682792                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              60770721                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9999647                       # Number of stores executed
system.cpu.iew.exec_stores::1                15692984                       # Number of stores executed
system.cpu.iew.exec_stores::total            25692631                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                29130660                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              37191524                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              31769                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27550591                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           313040152                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           16088282                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           18989808                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       35078090                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            561841                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             289698574                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4722                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4496                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 859435                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16353                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          18351                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       465315                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         409782                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              236097195                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              139966932                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          376064127                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165611140                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  123879343                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              289490483                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.567164                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.561366                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.565006                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              133905805                       # num instructions producing a value
system.cpu.iew.wb_producers::1               78572644                       # num instructions producing a value
system.cpu.iew.wb_producers::total          212478449                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.373148                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.027133                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.400281                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165645488                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   123922339                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               289567827                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                481256874                       # number of integer regfile reads
system.cpu.int_regfile_writes               240925897                       # number of integer regfile writes
system.cpu.ipc::0                            0.829140                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.291150                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.120290                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3671303      2.21%      2.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130007188     78.32%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5570934      3.36%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184169      0.11%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               97066      0.06%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   94      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  863      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  484      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178146      0.11%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                121      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              11      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               4      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16224198      9.77%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9724484      5.86%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           31587      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         313222      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              166003889                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           9689828      7.78%      7.78% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              79226031     63.61%     71.39% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               217354      0.17%     71.56% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  9660      0.01%     71.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               69227      0.06%     71.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1023      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                40098      0.03%     71.66% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     71.66% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  187      0.00%     71.66% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               96917      0.08%     71.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  9      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd            8931      0.01%     71.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           24339      0.02%     71.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           2927      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             18781202     15.08%     86.85% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            15218586     12.22%     99.06% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          599454      0.48%     99.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         565717      0.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              124551491                       # Type of FU issued
system.cpu.iq.FU_type::total                290555380      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                14554219                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16687723                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1982677                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2734862                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 83423320                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 65815098                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            149238418                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.287117                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.226515                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.513632                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                97593625     65.39%     65.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult               11297246      7.57%     72.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   18449      0.01%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2957774      1.98%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1630      0.00%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 260110      0.17%     75.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.00%     75.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    809      0.00%     75.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                570163      0.38%     75.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  122      0.00%     75.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     75.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd              4994      0.00%     75.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            140670      0.09%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                10      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            31708      0.02%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     75.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                7852365      5.26%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              26246017     17.59%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            555966      0.37%     98.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1706754      1.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              561115142                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          989956334                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    287507806                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         340085518                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  312945281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 290555380                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               94871                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        29761919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           6493964                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          36542                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     61073321                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     120564222                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.409964                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.955468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6132385      5.09%      5.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6991408      5.80%     10.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            52528271     43.57%     54.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            42403054     35.17%     89.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11271380      9.35%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1217305      1.01%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               18397      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 335      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1687      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       120564222                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.409110                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            317065                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           992883                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17055187                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10606605                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           4871990                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          4421779                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             20136337                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            16943986                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                90079434                       # number of misc regfile reads
system.cpu.numCycles                        120606916                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       697914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1397377                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   135114721                       # Number of instructions simulated
sim_ops                                     283278079                       # Number of ops (including micro ops) simulated
host_inst_rate                                  90993                       # Simulator instruction rate (inst/s)
host_op_rate                                   190773                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                31675288                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27045624                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1075491                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24941795                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                24220059                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.106319                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1400439                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               2065                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          252341                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             199735                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            52606                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        14996                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        28267513                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           58316                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            840567                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    120541919                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.350038                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.314884                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        27165641     22.54%     22.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        32068729     26.60%     49.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        18970990     15.74%     64.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9874219      8.19%     73.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        10154434      8.42%     81.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7722561      6.41%     87.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4935924      4.09%     91.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2396740      1.99%     93.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         7252681      6.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    120541919                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          35114721                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     135114721                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090815                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           120187264                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       283278079                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 33675573                       # Number of memory references committed
system.cpu.commit.memRefs::total             59186752                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   18160140                       # Number of loads committed
system.cpu.commit.loads::total               33728450                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                    38855                       # Number of memory barriers committed
system.cpu.commit.membars::total                38873                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                16607647                       # Number of branches committed
system.cpu.commit.branches::total            26653299                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 1353047                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1931954                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434445                       # Number of committed integer instructions.
system.cpu.commit.integer::1                110379002                       # Number of committed integer instructions.
system.cpu.commit.integer::total            269813447                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             974664                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1082331                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023984     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090815                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      9591554      7.98%      7.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     76476098     63.63%     71.61% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       204686      0.17%     71.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          938      0.00%     71.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        65855      0.05%     71.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     71.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     71.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     71.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     71.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     71.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     71.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     71.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1008      0.00%     71.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     71.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        39585      0.03%     71.87% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     71.87% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     71.87% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        96017      0.08%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            9      0.00%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd         8788      0.01%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        24053      0.02%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         2927      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     17621085     14.66%     86.64% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     14970979     12.46%     99.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       539055      0.45%     99.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       544454      0.45%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    120187264                       # Class of committed instruction
system.cpu.commit.committedInstType::total    283278079      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       7252681                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     59641985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         59641985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     59643516                       # number of overall hits
system.cpu.dcache.overall_hits::total        59643516                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       149114                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         149114                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       149166                       # number of overall misses
system.cpu.dcache.overall_misses::total        149166                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1535576997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1535576997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1535576997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1535576997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     59791099                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     59791099                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     59792682                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     59792682                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002495                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002495                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10298.006874                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10298.006874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10294.416938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10294.416938                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4978                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             834                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.968825                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       123877                       # number of writebacks
system.cpu.dcache.writebacks::total            123877                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24235                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24235                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       124879                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       124879                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       124923                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       124923                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1219679998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1219679998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1220495998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1220495998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9766.894338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9766.894338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9769.986296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9769.986296                       # average overall mshr miss latency
system.cpu.dcache.replacements                 123877                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34243466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34243466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        87358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         87358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    793577000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    793577000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34330824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34330824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9084.193777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9084.193777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        24150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        63208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        63208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    540917500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    540917500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8557.737945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8557.737945                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25398519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25398519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        61756                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61756                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    741999997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    741999997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     25460275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     25460275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12015.026831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12015.026831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        61671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        61671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    678762498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    678762498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11006.186019                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11006.186019                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1531                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1531                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           52                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           52                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1583                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1583                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032849                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032849                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       816000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       816000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027795                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027795                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 18545.454545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 18545.454545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.792236                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            59768452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            124901                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            478.526609                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.792236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          720                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         119710265                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        119710265                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 57761302                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              98940496                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  50727078                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              32840133                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 859435                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             23322840                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                237075                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              318040650                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4664237                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    35152140                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    25702393                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        247868                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         47176                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             890702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      165100662                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31675288                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           25820233                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     118880356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1094419                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      20819                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                20745                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  46699059                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                101489                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    36458                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          120564222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.797373                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.094702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 30943839     25.67%     25.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 11121581      9.22%     34.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 12659976     10.50%     45.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 10040286      8.33%     53.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  8291948      6.88%     60.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 47506592     39.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            120564222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.262632                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.368915                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     46113824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         46113824                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     46113824                       # number of overall hits
system.cpu.icache.overall_hits::total        46113824                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       584440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         584440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       584440                       # number of overall misses
system.cpu.icache.overall_misses::total        584440                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4923800986                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4923800986                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4923800986                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4923800986                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     46698264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     46698264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     46698264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     46698264                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012515                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8424.818606                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8424.818606                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8424.818606                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8424.818606                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       362097                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             34751                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.419758                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    22.333333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       574024                       # number of writebacks
system.cpu.icache.writebacks::total            574024                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         9887                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9887                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         9887                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9887                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       574553                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       574553                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       574553                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       574553                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4568655053                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4568655053                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4568655053                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4568655053                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  7951.668607                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  7951.668607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  7951.668607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  7951.668607                       # average overall mshr miss latency
system.cpu.icache.replacements                 574024                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     46113824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        46113824                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       584440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        584440                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4923800986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4923800986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     46698264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     46698264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8424.818606                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8424.818606                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         9887                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9887                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       574553                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       574553                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4568655053                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4568655053                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  7951.668607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  7951.668607                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.733884                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            46688377                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            574553                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.260348                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.733884                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          93971081                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         93971081                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    46735690                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        224184                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       64766                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1486871                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  131                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                2659                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 663736                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 2857                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      652290                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1976188                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  789                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               15692                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1428549                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                23256                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    220                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  60303457500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 859435                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 79002417                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                50902954                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            134                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  64277849                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              46085655                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              314466202                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1497634                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1389805                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               26333065                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                2991381                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        11320337                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           411252461                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   790250368                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                521581404                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1655561                       # Number of floating rename lookups
system.cpu.rename.committedMaps             370679876                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 40572348                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  77018915                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1062396471                       # The number of ROB reads
system.cpu.rob.writes                       627045162                       # The number of ROB writes
system.cpu.thread0.numInsts                  35114721                       # Number of Instructions committed
system.cpu.thread0.numOps                   120187264                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               571197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               122172                       # number of demand (read+write) hits
system.l2.demand_hits::total                   693369                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              571197                       # number of overall hits
system.l2.overall_hits::.cpu.data              122172                       # number of overall hits
system.l2.overall_hits::total                  693369                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2729                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6012                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3283                       # number of overall misses
system.l2.overall_misses::.cpu.data              2729                       # number of overall misses
system.l2.overall_misses::total                  6012                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    235388500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    232888000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        468276500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    235388500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    232888000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       468276500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           574480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           124901                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               699381                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          574480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          124901                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              699381                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.005715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.021849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008596                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.005715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.021849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008596                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71699.208041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85338.219128                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77890.302728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71699.208041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85338.219128                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77890.302728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  91                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 91                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        35821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41742                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    215690500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    200817500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    416508000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    215690500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    200817500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2167395181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2583903181                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.005715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.021121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.005715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.021121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059684                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65699.208041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76124.905231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70344.198615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65699.208041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76124.905231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60506.272326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61901.757966                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       120713                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           120713                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       120713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       120713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       577127                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           577127                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       577127                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       577127                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        35821                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          35821                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2167395181                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2167395181                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60506.272326                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60506.272326                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             59377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59377                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2296                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    198352500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     198352500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         61673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.037229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86390.461672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86390.461672                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           89                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               89                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    168961000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    168961000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.035786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76556.864522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76556.864522                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         571197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             571197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    235388500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    235388500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       574480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         574480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.005715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71699.208041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71699.208041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    215690500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    215690500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.005715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65699.208041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65699.208041                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         62795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34535500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34535500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        63228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         63228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79758.660508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79758.660508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          431                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          431                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73912.993039                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73912.993039                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  310645                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              310650                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    5                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 32806                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 40987.444819                       # Cycle average of tags in use
system.l2.tags.total_refs                     1432973                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41742                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.329285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3218.558061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2518.857055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 35250.029703                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.049111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.038435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.537873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.625419                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         35821                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5921                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        35818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5899                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546585                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.090347                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22397630                       # Number of tag accesses
system.l2.tags.data_accesses                 22397630                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     35821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000767498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               95857                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41742                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41742                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2671488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     44.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   60184196500                       # Total gap between requests
system.mem_ctrls.avgGap                    1441813.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       210112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       168832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2292544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3484244.663749172352                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2799706.799564519431                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 38016791.989082880318                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3283                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2638                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        35821                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     93824528                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    102125538                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1053000117                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28578.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38713.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29396.17                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       210112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       168832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2292544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2671488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       210112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       210112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3283                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2638                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        35821                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          41742                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3484245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2799707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     38016792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         44300743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3484245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3484245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3484245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2799707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     38016792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        44300743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                41742                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               466287683                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             208710000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1248950183                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11170.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29920.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               37337                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4405                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   606.467196                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   370.944737                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   430.621515                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1050     23.84%     23.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          484     10.99%     34.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          238      5.40%     40.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          178      4.04%     44.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          153      3.47%     47.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           87      1.98%     49.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           63      1.43%     51.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           58      1.32%     52.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2094     47.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4405                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2671488                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               44.300743                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14508480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7711440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      144520740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4759772160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2001290520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21471230400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   28399033740                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.935414                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  55797591072                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2013440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2492426428                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16943220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         9005535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      153517140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4759772160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2237065890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21272682720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   28448986665                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.763773                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  55278049186                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2013440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3011968314                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39535                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2207                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39535                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83484                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83484                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83484                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2671488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2671488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2671488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41742                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41742    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41742                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            65410723                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          218303351                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            637781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       120713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       577188                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            41049                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61673                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        574553                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        63228                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1723057                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       373723                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2096780                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     73504256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15921792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               89426048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           41122                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           740525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001531                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039102                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 739391     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1134      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             740525                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  60303457500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1396589500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         861847464                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         187377969                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
