#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 11 14:59:10 2023
# Process ID: 37137
# Current directory: /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3/lec5Ex2_vhighboth/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/lec5Ex1/xsim_script.tcl}
# Log file: /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3/lec5Ex2_vhighboth/solution1/sim/verilog/xsim.log
# Journal file: /afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3/lec5Ex2_vhighboth/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/lec5Ex1/xsim_script.tcl
source lec5Ex1.tcl
